Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: procesador_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador_2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : procesador_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/UC.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/NPC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SUMADOR.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "E:/utp/Arquitectura_computadores/procesadores/Procesador2/procesador_2.vhd" in Library work.
Architecture arquitectura_procesador_2 of Entity procesador_2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <procesador_2> in library <work> (architecture <arquitectura_procesador_2>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUMADOR> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <procesador_2> in library <work> (Architecture <arquitectura_procesador_2>).
Entity <procesador_2> analyzed. Unit <procesador_2> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" line 54: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <UC> in library <work> (Architecture <behavioral>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "E:/utp/Arquitectura_computadores/procesadores/Procesador2/IM.vhd" line 70: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <NPC> in library <work> (Architecture <behavioral>).
Entity <NPC> analyzed. Unit <NPC> generated.

Analyzing Entity <SUMADOR> in library <work> (Architecture <behavioral>).
Entity <SUMADOR> analyzed. Unit <SUMADOR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registro<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ALU>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/ALU.vhd".
    Found 32-bit addsub for signal <salida$addsub0000>.
    Found 32-bit xor2 for signal <salida$xor0000> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <RF>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 55.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <UC>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/UC.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UC> synthesized.


Synthesizing Unit <IM>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/IM.vhd".
WARNING:Xst:647 - Input <entrada<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 70.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <PC>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/PC.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <NPC>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/NPC.vhd".
    Found 32-bit register for signal <SALIDA>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NPC> synthesized.


Synthesizing Unit <SUMADOR>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/SUMADOR.vhd".
    Found 32-bit adder for signal <salida>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUMADOR> synthesized.


Synthesizing Unit <procesador_2>.
    Related source file is "E:/utp/Arquitectura_computadores/procesadores/Procesador2/procesador_2.vhd".
Unit <procesador_2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <salida_3> in Unit <UC> is equivalent to the following 2 FFs/Latches, which will be removed : <salida_4> <salida_5> 
WARNING:Xst:1710 - FF/Latch <salida_3> (without init value) has a constant value of 0 in block <UC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <procesador_2> ...

Optimizing unit <ALU> ...

Optimizing unit <PC> ...

Optimizing unit <NPC> ...

Optimizing unit <RF> ...

Optimizing unit <UC> ...
WARNING:Xst:1710 - FF/Latch <Inst_UC/salida_0> (without init value) has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_0> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_1> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_2> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_3> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_4> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_5> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_6> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_7> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_8> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_9> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_10> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_11> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_12> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_13> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_14> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_31> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_30> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_29> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_28> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_27> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_26> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_25> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_24> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_23> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_22> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_21> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_20> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_19> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_18> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_17> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_16> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_15> has a constant value of 0 in block <procesador_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_5> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_31> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_30> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_29> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_28> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_27> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_26> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_25> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_24> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_23> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_22> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_21> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_20> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_19> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_18> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_17> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_16> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_15> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_14> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_13> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_12> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_11> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_10> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_9> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_8> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_7> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_6> of sequential type is unconnected in block <procesador_2>.
WARNING:Xst:2677 - Node <Inst_NPC/SALIDA_5> of sequential type is unconnected in block <procesador_2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador_2, actual ratio is 53.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : procesador_2.ngr
Top Level Output File Name         : procesador_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 767
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 3
#      LUT3                        : 295
#      LUT3_D                      : 1
#      LUT4                        : 124
#      LUT4_D                      : 24
#      LUT4_L                      : 8
#      MUXCY                       : 35
#      MUXF5                       : 129
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 300
#      FDC                         : 10
#      LD                          : 2
#      LDCE                        : 288
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      352  out of    960    36%  
 Number of Slice Flip Flops:            300  out of   1920    15%  
 Number of 4 input LUTs:                460  out of   1920    23%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                        10  out of     24    41%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)          | Load  |
------------------------------------------------------------------+--------------------------------+-------+
clk                                                               | BUFGP                          | 10    |
Inst_RF/registro_16_cmp_eq00001(Inst_RF/registro_16_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_16_31)| 32    |
Inst_RF/registro_17_cmp_eq00001(Inst_RF/registro_17_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_17_31)| 32    |
Inst_RF/registro_18_cmp_eq00001(Inst_RF/registro_18_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_18_31)| 32    |
IM_UC_RF_SEU<21>1(Inst_IM/salida<21>1:O)                          | BUFG(*)(Inst_RF/registro_19_31)| 32    |
Inst_RF/registro_24_cmp_eq00001(Inst_RF/registro_24_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_24_31)| 32    |
Inst_RF/registro_0_cmp_eq00001(Inst_RF/registro_0_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_0_31) | 32    |
Inst_RF/registro_1_cmp_eq00001(Inst_RF/registro_1_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_1_31) | 32    |
Inst_RF/registro_2_cmp_eq00001(Inst_RF/registro_2_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_2_31) | 32    |
Inst_RF/registro_8_cmp_eq00001(Inst_RF/registro_8_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_8_31) | 32    |
IM_UC_RF_SEU<31>(Inst_IM/salida<31>:O)                            | NONE(*)(Inst_UC/salida_2)      | 2     |
------------------------------------------------------------------+--------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 298   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.003ns (Maximum Frequency: 99.970MHz)
   Minimum input arrival time before clock: 15.453ns
   Maximum output required time after clock: 18.178ns
   Maximum combinational path delay: 19.299ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.292ns (frequency: 232.992MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               4.292ns (Levels of Logic = 5)
  Source:            Inst_PC/salida_1 (FF)
  Destination:       Inst_NPC/SALIDA_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_PC/salida_1 to Inst_NPC/SALIDA_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.591   1.303  Inst_PC/salida_1 (Inst_PC/salida_1)
     LUT1:I0->O            1   0.704   0.000  Inst_SUMADOR/Madd_salida_cy<1>_rt (Inst_SUMADOR/Madd_salida_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_SUMADOR/Madd_salida_cy<1> (Inst_SUMADOR/Madd_salida_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_SUMADOR/Madd_salida_cy<2> (Inst_SUMADOR/Madd_salida_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Inst_SUMADOR/Madd_salida_cy<3> (Inst_SUMADOR/Madd_salida_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Inst_SUMADOR/Madd_salida_xor<4> (SUMADOR_NPC<4>)
     FDC:D                     0.308          Inst_NPC/SALIDA_4
    ----------------------------------------
    Total                      4.292ns (2.989ns logic, 1.303ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Clock period: 9.986ns (frequency: 100.140MHz)
  Total number of paths / destination ports: 1646 / 32
-------------------------------------------------------------------------
Delay:               9.986ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_16_0 (LATCH)
  Destination:       Inst_RF/registro_16_31 (LATCH)
  Source Clock:      Inst_RF/registro_16_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: Inst_RF/registro_16_0 to Inst_RF/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_16_0 (Inst_RF/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_16_31
    ----------------------------------------
    Total                      9.986ns (8.201ns logic, 1.785ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Clock period: 9.959ns (frequency: 100.412MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_17_0 (LATCH)
  Destination:       Inst_RF/registro_17_31 (LATCH)
  Source Clock:      Inst_RF/registro_17_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: Inst_RF/registro_17_0 to Inst_RF/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_17_0 (Inst_RF/registro_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_17_31
    ----------------------------------------
    Total                      9.959ns (8.201ns logic, 1.758ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Clock period: 9.959ns (frequency: 100.412MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_18_0 (LATCH)
  Destination:       Inst_RF/registro_18_31 (LATCH)
  Source Clock:      Inst_RF/registro_18_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: Inst_RF/registro_18_0 to Inst_RF/registro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_18_0 (Inst_RF/registro_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_18_31
    ----------------------------------------
    Total                      9.959ns (8.201ns logic, 1.758ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IM_UC_RF_SEU<21>1'
  Clock period: 9.959ns (frequency: 100.412MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_19_0 (LATCH)
  Destination:       Inst_RF/registro_19_31 (LATCH)
  Source Clock:      IM_UC_RF_SEU<21>1 falling
  Destination Clock: IM_UC_RF_SEU<21>1 falling

  Data Path: Inst_RF/registro_19_0 to Inst_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_19_0 (Inst_RF/registro_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_19_31
    ----------------------------------------
    Total                      9.959ns (8.201ns logic, 1.758ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_24_cmp_eq00001'
  Clock period: 10.003ns (frequency: 99.970MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               10.003ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_24_0 (LATCH)
  Destination:       Inst_RF/registro_24_31 (LATCH)
  Source Clock:      Inst_RF/registro_24_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_24_cmp_eq00001 falling

  Data Path: Inst_RF/registro_24_0 to Inst_RF/registro_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RF/registro_24_0 (Inst_RF/registro_24_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_24_31
    ----------------------------------------
    Total                     10.003ns (8.201ns logic, 1.802ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Clock period: 9.986ns (frequency: 100.140MHz)
  Total number of paths / destination ports: 1646 / 32
-------------------------------------------------------------------------
Delay:               9.986ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_0_0 (LATCH)
  Destination:       Inst_RF/registro_0_31 (LATCH)
  Source Clock:      Inst_RF/registro_0_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: Inst_RF/registro_0_0 to Inst_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_0_0 (Inst_RF/registro_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_0_31
    ----------------------------------------
    Total                      9.986ns (8.201ns logic, 1.785ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Clock period: 9.959ns (frequency: 100.412MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_1_0 (LATCH)
  Destination:       Inst_RF/registro_1_31 (LATCH)
  Source Clock:      Inst_RF/registro_1_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: Inst_RF/registro_1_0 to Inst_RF/registro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_1_0 (Inst_RF/registro_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_1_31
    ----------------------------------------
    Total                      9.959ns (8.201ns logic, 1.758ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Clock period: 9.959ns (frequency: 100.412MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_2_0 (LATCH)
  Destination:       Inst_RF/registro_2_31 (LATCH)
  Source Clock:      Inst_RF/registro_2_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: Inst_RF/registro_2_0 to Inst_RF/registro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_2_0 (Inst_RF/registro_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_2_31
    ----------------------------------------
    Total                      9.959ns (8.201ns logic, 1.758ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_8_cmp_eq00001'
  Clock period: 10.003ns (frequency: 99.970MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               10.003ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_8_0 (LATCH)
  Destination:       Inst_RF/registro_8_31 (LATCH)
  Source Clock:      Inst_RF/registro_8_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_8_cmp_eq00001 falling

  Data Path: Inst_RF/registro_8_0 to Inst_RF/registro_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RF/registro_8_0 (Inst_RF/registro_8_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_8_31
    ----------------------------------------
    Total                     10.003ns (8.201ns logic, 1.802ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_16_31 (LATCH)
  Destination Clock: Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_16_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_17_31 (LATCH)
  Destination Clock: Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_17_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_18_31 (LATCH)
  Destination Clock: Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_18_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IM_UC_RF_SEU<21>1'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_19_31 (LATCH)
  Destination Clock: IM_UC_RF_SEU<21>1 falling

  Data Path: rst to Inst_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_19_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_24_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_24_31 (LATCH)
  Destination Clock: Inst_RF/registro_24_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_24_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_0_31 (LATCH)
  Destination Clock: Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_0_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_1_31 (LATCH)
  Destination Clock: Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_1_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_2_31 (LATCH)
  Destination Clock: Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_2_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_8_cmp_eq00001'
  Total number of paths / destination ports: 13315 / 64
-------------------------------------------------------------------------
Offset:              15.453ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Inst_RF/registro_8_31 (LATCH)
  Destination Clock: Inst_RF/registro_8_cmp_eq00001 falling

  Data Path: rst to Inst_RF/registro_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.000  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_8_31
    ----------------------------------------
    Total                     15.453ns (10.151ns logic, 5.302ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IM_UC_RF_SEU<31>'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              5.595ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_UC/salida_2 (LATCH)
  Destination Clock: IM_UC_RF_SEU<31> falling

  Data Path: rst to Inst_UC/salida_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   1.108  Inst_MUX/salida_mux<0>21 (N111)
     LUT3:I0->O            2   0.704   0.000  Inst_IM/salida<21>1 (IM_UC_RF_SEU<21>1)
     LD:D                      0.308          Inst_UC/salida_2
    ----------------------------------------
    Total                      5.595ns (2.934ns logic, 2.661ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IM_UC_RF_SEU<31>'
  Total number of paths / destination ports: 1639 / 32
-------------------------------------------------------------------------
Offset:              14.488ns (Levels of Logic = 34)
  Source:            Inst_UC/salida_2 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      IM_UC_RF_SEU<31> falling

  Data Path: Inst_UC/salida_2 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              37   0.676   1.439  Inst_UC/salida_2 (Inst_UC/salida_2)
     LUT2:I0->O           27   0.704   1.340  Inst_ALU/salida_mux00002 (Inst_ALU/salida_mux0000)
     LUT4:I1->O            6   0.704   0.748  Inst_MUX/salida_mux<3>1_SW1 (N122)
     LUT4:I1->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<3> (Inst_ALU/Maddsub_salida_addsub0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     14.488ns (9.625ns logic, 4.863ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 59047 / 32
-------------------------------------------------------------------------
Offset:              18.178ns (Levels of Logic = 41)
  Source:            Inst_PC/salida_4 (FF)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/salida_4 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.591   1.377  Inst_PC/salida_4 (Inst_PC/salida_4)
     LUT3:I0->O            1   0.704   0.424  Inst_IM/salida<0>40_SW0 (N190)
     LUT4:I3->O            1   0.704   0.424  Inst_IM/salida<0>40 (Inst_IM/salida<0>40)
     LUT4:I3->O           64   0.704   1.272  Inst_IM/salida<0>47 (IM_UC_RF_SEU<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     18.178ns (12.496ns logic, 5.682ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_8_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.849ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_8_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_8_cmp_eq00001 falling

  Data Path: Inst_RF/registro_8_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RF/registro_8_0 (Inst_RF/registro_8_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.849ns (11.165ns logic, 2.684ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 1646 / 32
-------------------------------------------------------------------------
Offset:              13.832ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_0_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: Inst_RF/registro_0_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_0_0 (Inst_RF/registro_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.832ns (11.165ns logic, 2.667ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_24_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.849ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_24_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_24_cmp_eq00001 falling

  Data Path: Inst_RF/registro_24_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RF/registro_24_0 (Inst_RF/registro_24_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.849ns (11.165ns logic, 2.684ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 1646 / 32
-------------------------------------------------------------------------
Offset:              13.832ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_16_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: Inst_RF/registro_16_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_16_0 (Inst_RF/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.832ns (11.165ns logic, 2.667ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.805ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_1_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: Inst_RF/registro_1_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_1_0 (Inst_RF/registro_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.805ns (11.165ns logic, 2.640ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.805ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_17_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: Inst_RF/registro_17_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_17_0 (Inst_RF/registro_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.805ns (11.165ns logic, 2.640ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.805ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_2_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: Inst_RF/registro_2_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_2_0 (Inst_RF/registro_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.805ns (11.165ns logic, 2.640ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.805ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_18_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: Inst_RF/registro_18_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_18_0 (Inst_RF/registro_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.805ns (11.165ns logic, 2.640ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IM_UC_RF_SEU<21>1'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.805ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_19_0 (LATCH)
  Destination:       s_procesador_2<31> (PAD)
  Source Clock:      IM_UC_RF_SEU<21>1 falling

  Data Path: Inst_RF/registro_19_0 to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  Inst_RF/registro_19_0 (Inst_RF/registro_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     13.805ns (11.165ns logic, 2.640ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13155 / 32
-------------------------------------------------------------------------
Delay:               19.299ns (Levels of Logic = 43)
  Source:            rst (PAD)
  Destination:       s_procesador_2<31> (PAD)

  Data Path: rst to s_procesador_2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           400   1.218   1.553  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.704   0.937  Inst_MUX/salida_mux<0>21 (N111)
     LUT4:I3->O          257   0.704   1.508  IM_UC_RF_SEU<10>1 (IM_UC_RF_SEU<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          1   0.704   0.424  Inst_MUX/salida_mux<0>47 (MUX_ALU<0>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT3:I2->O           10   0.704   0.882  Inst_ALU/salida<31> (s_procesador_2_31_OBUF)
     OBUF:I->O                 3.272          s_procesador_2_31_OBUF (s_procesador_2<31>)
    ----------------------------------------
    Total                     19.299ns (13.115ns logic, 6.184ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.55 secs
 
--> 

Total memory usage is 397608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  611 (   0 filtered)
Number of infos    :   15 (   0 filtered)

