vlog receiver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Nov 28,2019
# vlog -reportprogress 300 receiver.sv 
# -- Compiling module comparator
# -- Compiling module register
# -- Compiling module data_register_file
# -- Compiling module flags_register_file
# -- Compiling module sign_extension
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 10:35:18 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:21 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 10:35:21 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.receiver_tb
# vsim work.receiver_tb 
# Start time: 10:35:27 on Nov 28,2019
# Loading sv_std.std
# Loading work.receiver_tb
# Loading work.receiver
# Loading work.register
# Loading work.comparator
# Loading work.flags_register_file
# Loading work.sign_extension
# Loading work.data_register_file
add wave -position insertpoint  \
sim:/receiver_tb/clk \
sim:/receiver_tb/rst \
sim:/receiver_tb/rx_in \
sim:/receiver_tb/id \
sim:/receiver_tb/rtr_write_enable \
sim:/receiver_tb/rx_addr \
sim:/receiver_tb/flag_res \
sim:/receiver_tb/data_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/flags/address_2
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/flags/read_data
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/flags/address_1
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
vlog receiver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:35 on Nov 28,2019
# vlog -reportprogress 300 receiver.sv 
# -- Compiling module comparator
# -- Compiling module register
# -- Compiling module data_register_file
# -- Compiling module flags_register_file
# -- Compiling module sign_extension
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 10:55:35 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:38 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 10:55:38 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.receiver_tb
# End time: 10:55:49 on Nov 28,2019, Elapsed time: 0:20:22
# Errors: 0, Warnings: 3
# vsim work.receiver_tb 
# Start time: 10:55:49 on Nov 28,2019
# Loading sv_std.std
# Loading work.receiver_tb
# Loading work.receiver
# Loading work.register
# Loading work.comparator
# Loading work.flags_register_file
# Loading work.sign_extension
# Loading work.data_register_file
add wave -position insertpoint  \
sim:/receiver_tb/clk \
sim:/receiver_tb/rst \
sim:/receiver_tb/rx_in \
sim:/receiver_tb/id \
sim:/receiver_tb/rtr_write_enable \
sim:/receiver_tb/rx_addr \
sim:/receiver_tb/flag_res \
sim:/receiver_tb/data_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/flags/address_1 \
sim:/receiver_tb/rx_test/flags/address_2 \
sim:/receiver_tb/rx_test/flags/address_3 \
sim:/receiver_tb/rx_test/flags/read_data
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/flags/rx_write_enable
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:56 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 11:07:56 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.receiver_tb
# End time: 11:08:12 on Nov 28,2019, Elapsed time: 0:12:23
# Errors: 0, Warnings: 3
# vsim work.receiver_tb 
# Start time: 11:08:12 on Nov 28,2019
# Loading sv_std.std
# Loading work.receiver_tb
# Loading work.receiver
# Loading work.register
# Loading work.comparator
# Loading work.flags_register_file
# Loading work.sign_extension
# Loading work.data_register_file
add wave -position insertpoint  \
sim:/receiver_tb/clk \
sim:/receiver_tb/rst \
sim:/receiver_tb/rx_in \
sim:/receiver_tb/id \
sim:/receiver_tb/rtr_write_enable \
sim:/receiver_tb/rx_addr \
sim:/receiver_tb/flag_res \
sim:/receiver_tb/data_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:52 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 11:21:52 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.receiver_tb
# End time: 11:21:59 on Nov 28,2019, Elapsed time: 0:13:47
# Errors: 0, Warnings: 1
# vsim work.receiver_tb 
# Start time: 11:21:59 on Nov 28,2019
# Loading sv_std.std
# Loading work.receiver_tb
# Loading work.receiver
# Loading work.register
# Loading work.comparator
# Loading work.flags_register_file
# Loading work.sign_extension
# Loading work.data_register_file
add wave -position insertpoint  \
sim:/receiver_tb/clk \
sim:/receiver_tb/rst \
sim:/receiver_tb/rx_in \
sim:/receiver_tb/id \
sim:/receiver_tb/rtr_write_enable \
sim:/receiver_tb/rx_addr \
sim:/receiver_tb/flag_res \
sim:/receiver_tb/data_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/receiver_tb/rx_test/rx_in_reg/q
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:32 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 11:33:32 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.receiver_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
restart -f
vlog receiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:54 on Nov 28,2019
# vlog -reportprogress 300 receiver_tb.sv 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 11:34:54 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.receiver_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
# End time: 11:57:12 on Nov 28,2019, Elapsed time: 0:35:13
# Errors: 0, Warnings: 5
