// Seed: 3418230357
module module_0;
  tri1 id_2;
  always id_2 = 1;
  assign id_2 = !0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_4 = id_6;
  wire id_7;
  wire id_8;
  assign id_5 = id_4;
  uwire id_9 = 1;
  supply1 id_10;
  wire id_11;
  wire id_12;
  assign id_1 = id_9;
  wire id_13;
  assign id_6 = id_10++;
  wire id_14 = id_14, id_15;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6
);
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  module_0();
endmodule
