{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450100412765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450100412765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 16:40:12 2015 " "Processing started: Mon Dec 14 16:40:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450100412765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450100412765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafor_lab2 -c semafor " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafor_lab2 -c semafor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450100412765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450100413030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file semafor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 semafor_tb " "Found entity 1: semafor_tb" {  } { { "semafor_tb.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(38) " "Verilog HDL information at uart.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafor.v 1 1 " "Found 1 design units, including 1 entities, in source file semafor.v" { { "Info" "ISGN_ENTITY_NAME" "1 semafor " "Found entity 1: semafor" {  } { { "semafor.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periodrom.v 1 1 " "Found 1 design units, including 1 entities, in source file periodrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 periodrom " "Found entity 1: periodrom" {  } { { "periodrom.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_tb " "Found entity 1: lab2_tb" {  } { { "lab2_tb.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450100425334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semafor semafor:my_sem " "Elaborating entity \"semafor\" for hierarchy \"semafor:my_sem\"" {  } { { "lab2.v" "my_sem" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 semafor.v(38) " "Verilog HDL assignment warning at semafor.v(38): truncated value with size 32 to match size of target (8)" {  } { { "semafor.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450100425334 "|lab2|semafor:my_sem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 semafor.v(54) " "Verilog HDL assignment warning at semafor.v(54): truncated value with size 32 to match size of target (2)" {  } { { "semafor.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450100425334 "|lab2|semafor:my_sem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periodrom semafor:my_sem\|periodrom:b2v_inst2 " "Elaborating entity \"periodrom\" for hierarchy \"semafor:my_sem\|periodrom:b2v_inst2\"" {  } { { "semafor.v" "b2v_inst2" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "periodrom.v" "altsyncram_component" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "periodrom.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file periods.mif " "Parameter \"init_file\" = \"periods.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425381 ""}  } { { "periodrom.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450100425381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0a1 " "Found entity 1: altsyncram_h0a1" {  } { { "db/altsyncram_h0a1.tdf" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/db/altsyncram_h0a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450100425443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450100425443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0a1 semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_h0a1:auto_generated " "Elaborating entity \"altsyncram_h0a1\" for hierarchy \"semafor:my_sem\|periodrom:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_h0a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_rx " "Elaborating entity \"uart\" for hierarchy \"uart:uart_rx\"" {  } { { "lab2.v" "uart_rx" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450100425443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(24) " "Verilog HDL or VHDL warning at uart.v(24): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450100425443 "|lab2|uart:uart_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(25) " "Verilog HDL or VHDL warning at uart.v(25): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450100425443 "|lab2|uart:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(78) " "Verilog HDL assignment warning at uart.v(78): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450100425443 "|lab2|uart:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(88) " "Verilog HDL assignment warning at uart.v(88): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450100425443 "|lab2|uart:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450100425443 "|lab2|uart:uart_rx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "semafor.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v" 64 -1 0 } } { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 28 -1 0 } } { "uart.v" "" { Text "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450100426020 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450100426020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450100426145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/alteralabs/ptsuits/lab2/semafor_lab2/output_files/semafor.map.smsg " "Generated suppressed messages file C:/git/alteralabs/ptsuits/lab2/semafor_lab2/output_files/semafor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450100426629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450100426753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450100426753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450100426800 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450100426800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450100426800 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450100426800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450100426800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450100426847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 16:40:26 2015 " "Processing ended: Mon Dec 14 16:40:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450100426847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450100426847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450100426847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450100426847 ""}
