#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 10 14:57:49 2019
# Process ID: 25612
# Current directory: C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14912 C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.xpr
# Log file: C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/vivado.log
# Journal file: C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_Descrambler_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_brach_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_ALU_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_debounce_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_hazard_count_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_hazard_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_mux_output_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_instruction_clear_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_program_counter_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_pc_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_stage_MW_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_stage_EM_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_mux_reg_write_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_stage_DE_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_stage_FD_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_registers_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_RV32I_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_alu_signals_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_pc_shift_down_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_clock_div_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_clock_div_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_post_memory_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_blk_mem_gen_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_pre_memory_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_blk_mem_gen_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RV32I_pipelined_terminal_tld_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 755.438 ; gain = 170.137
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding cell -- xilinx.com:module_ref:Descrambler:1.0 - Descrambler_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:brach_logic:1.0 - brach_logic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:module_ref:hazard_count:1.0 - hazard_count_0
Adding cell -- xilinx.com:module_ref:hazard_logic:1.0 - hazard_logic_0
Adding cell -- xilinx.com:module_ref:instruction_clear:1.0 - instruction_clear_0
Adding cell -- xilinx.com:module_ref:mux_output:1.0 - mux_output_0
Adding cell -- xilinx.com:module_ref:mux_reg_descr_alu:1.0 - mux_reg_descr_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_pc_alu:1.0 - mux_reg_pc_alu_0
Adding cell -- xilinx.com:module_ref:mux_reg_write:1.0 - mux_reg_write_0
Adding cell -- xilinx.com:module_ref:pc_logic:1.0 - pc_logic_0
Adding cell -- xilinx.com:module_ref:program_counter:1.0 - program_counter_1
Adding cell -- xilinx.com:module_ref:registers:1.0 - registers_0
Adding cell -- xilinx.com:module_ref:stage_DE:1.0 - stage_DE_0
Adding cell -- xilinx.com:module_ref:stage_EM:1.0 - stage_EM_0
Adding cell -- xilinx.com:module_ref:stage_FD:1.0 - stage_FD_0
Adding cell -- xilinx.com:module_ref:stage_MW:1.0 - stage_MW_0
Adding cell -- xilinx.com:module_ref:RV32I:1.0 - RV32I_0
Adding cell -- xilinx.com:module_ref:alu_signals:1.0 - alu_signals_0
Adding cell -- xilinx.com:module_ref:pc_shift_down:1.0 - pc_shift_down_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:module_ref:post_memory_logic:1.0 - post_memory_logic_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_0
Adding cell -- xilinx.com:module_ref:clock_div:1.0 - clock_div_1
Adding cell -- xilinx.com:module_ref:pre_memory_logic:1.0 - pre_memory_logic_0
Adding cell -- xilinx.com:module_ref:terminal_tld:1.0 - terminal_tld_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_0/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /hazard_count_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /program_counter_1/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_DE_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_EM_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_FD_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /stage_MW_0/clk_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /blk_mem_gen_1/ena(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /debounce_0/dbnc(undef) and /program_counter_1/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /blk_mem_gen_1/enb(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /terminal_tld_0/clk_en(undef)
Successfully read diagram <RV32I_pipelined> from BD file <C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 808.008 ; gain = 1.723
update_module_reference RV32I_pipelined_terminal_tld_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 854.840 ; gain = 15.797
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 854.840 ; gain = 15.797
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_terminal_tld_0_0 from terminal_tld_v1_0 1.0 to terminal_tld_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_1/div_clk(clk) and /terminal_tld_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 888.305 ; gain = 49.262
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:01:22 . Memory (MB): peak = 888.305 ; gain = 49.262
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vsync'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'RV32I_pipelined_registers_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'RV32I_pipelined_registers_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 888.305 ; gain = 0.000
connect_bd_net [get_bd_pins terminal_tld_0/vga_vs] [get_bd_pins registers_0/vsync]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design -force
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
Wrote  : <C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ui/bd_190b32e9.ui> 
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
INFO: [BD 41-1662] The design 'RV32I_pipelined.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 991.004 ; gain = 73.453
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/sim/RV32I_pipelined_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_pipelined_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_clk_wiz_0_0/RV32I_pipelined_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_pipelined_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_clk_wiz_0_0/RV32I_pipelined_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_pipelined_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_1_0/sim/RV32I_pipelined_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_pipelined_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Descrambler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/RV32I.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/alu_signals.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_signals'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'brach_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_count'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_clear'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_reg_descr_alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_reg_pc_alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_reg_write'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/pc_shift_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_shift_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'post_memory_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pre_memory_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_DE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_EM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_FD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_MW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/imports/Capstone/fontROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'font_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/pixel_pusher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixel_pusher'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/select_pix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'select_pix'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/terminal_tld.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'terminal_tld'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_ALU_0_0/sim/RV32I_pipelined_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_Descrambler_0_0/sim/RV32I_pipelined_Descrambler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_Descrambler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_RV32I_0_0/sim/RV32I_pipelined_RV32I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_RV32I_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_alu_signals_0_0/sim/RV32I_pipelined_alu_signals_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_alu_signals_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_brach_logic_0_0/sim/RV32I_pipelined_brach_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_brach_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_clock_div_0_0/sim/RV32I_pipelined_clock_div_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_clock_div_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_debounce_0_0/sim/RV32I_pipelined_debounce_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_debounce_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_hazard_count_0_0/sim/RV32I_pipelined_hazard_count_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_hazard_count_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_hazard_logic_0_0/sim/RV32I_pipelined_hazard_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_hazard_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_instruction_clear_0_0/sim/RV32I_pipelined_instruction_clear_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_instruction_clear_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_mux_output_0_0/sim/RV32I_pipelined_mux_output_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_mux_output_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_mux_reg_descr_alu_0_0/sim/RV32I_pipelined_mux_reg_descr_alu_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_mux_reg_descr_alu_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_mux_reg_pc_alu_0_0/sim/RV32I_pipelined_mux_reg_pc_alu_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_mux_reg_pc_alu_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_mux_reg_write_0_0/sim/RV32I_pipelined_mux_reg_write_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_mux_reg_write_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_pc_logic_0_0/sim/RV32I_pipelined_pc_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_pc_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_pc_shift_down_0_0/sim/RV32I_pipelined_pc_shift_down_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_pc_shift_down_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/sim/RV32I_pipelined_post_memory_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_post_memory_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_pre_memory_logic_0_0/sim/RV32I_pipelined_pre_memory_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_pre_memory_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_program_counter_1_0/sim/RV32I_pipelined_program_counter_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_program_counter_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_stage_DE_0_0/sim/RV32I_pipelined_stage_DE_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_stage_DE_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_stage_EM_0_0/sim/RV32I_pipelined_stage_EM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_stage_EM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_stage_FD_0_0/sim/RV32I_pipelined_stage_FD_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_stage_FD_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_stage_MW_0_0/sim/RV32I_pipelined_stage_MW_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_stage_MW_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_clock_div_1_0/sim/RV32I_pipelined_clock_div_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_clock_div_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_terminal_tld_0_0/sim/RV32I_pipelined_terminal_tld_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_terminal_tld_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/new/RV32I_pipelined_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1025.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/xsim.dir/RV32I_pipelined_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 10 15:40:30 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/pre_memory_logic_0/U0/byte_enable was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_in was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_out was not found in the design.
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.359 ; gain = 41.324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:05 . Memory (MB): peak = 1066.359 ; gain = 41.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.711 ; gain = 0.000
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/pre_memory_logic_0/U0/byte_enable was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_in was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_out was not found in the design.
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1118.938 ; gain = 27.297
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1122.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/terminal_tld_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1122.105 ; gain = 0.000
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1414.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1414.734 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/pre_memory_logic_0/U0/byte_enable was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_in was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_out was not found in the design.
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1414.734 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1833.996 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/pre_memory_logic_0/U0/byte_enable was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_in was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_out was not found in the design.
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1833.996 ; gain = 0.000
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1833.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
validate_bd_design -force
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1833.996 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
INFO: [BD 41-1662] The design 'RV32I_pipelined.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/pre_memory_logic_0/U0/byte_enable was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_in was not found in the design.
WARNING: Simulation object /RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/post_memory_logic_0/U0/memory_access_out1_out was not found in the design.
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1833.996 ; gain = 0.000
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1833.996 ; gain = 0.000
save_wave_config {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1833.996 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.996 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1833.996 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1833.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1833.996 ; gain = 0.000
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1833.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.996 ; gain = 0.000
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.996 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1833.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.996 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1902.387 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1902.387 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1902.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1902.387 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1914.523 ; gain = 0.000
open_bd_design {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1925.957 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2266.043 ; gain = 1.523
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2266.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2286.355 ; gain = 21.844
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 2286.355 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2286.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2286.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2286.355 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2286.355 ; gain = 0.000
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference RV32I_pipelined_registers_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd'
INFO: [IP_Flow 19-1972] Upgraded RV32I_pipelined_registers_0_0 from registers_v1_0 1.0 to registers_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_div_0/div_clk(clk) and /registers_0_upgraded_ipi/clk_en(undef)
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2286.355 ; gain = 0.000
generate_target Simulation [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hazard_count_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /program_counter_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_DE_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_EM_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_FD_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /stage_MW_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_0/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_0_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clock_div_1/div_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=RV32I_pipelined_clock_div_1_0_div_clk 
WARNING: [BD 41-927] Following properties on pin /terminal_tld_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\ryban\OneDrive\Desktop\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.srcs\sources_1\bd\RV32I_pipelined\RV32I_pipelined.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(12) to net 'pc_shift_down_0_pc_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(12) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(10) to net 'pre_memory_logic_0_addr1_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(12) to net 'terminal_tld_0_vram_addr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd
VHDL Output written to : C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Descrambler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RV32I_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_signals_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block brach_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hazard_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_clear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_descr_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_pc_alu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_reg_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pc_shift_down_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block post_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_memory_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block program_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_DE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_EM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_FD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stage_MW_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_tld_0 .
Exporting to file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined.hwh
Generated Block Design Tcl file C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hw_handoff/RV32I_pipelined_bd.tcl
Generated Hardware Definition File C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/synth/RV32I_pipelined.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd] -directory C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files -ipstatic_source_dir C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/modelsim} {questa=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/questa} {riviera=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/riviera} {activehdl=C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I_pipelined_tb' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/RV32I_pipelined_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/addTest_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_Critical_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/FPGA_RISC_V_Tests_Dump.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminal_test_for_simulator.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_Delay.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim/terminalDemo_2019_Wide_NoDelay.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj RV32I_pipelined_tb_vlog.prj"
"xvhdl --incr --relax -prj RV32I_pipelined_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd6bf5eee7d641d489ebaa473494efaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32I_pipelined_tb_behav xil_defaultlib.RV32I_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rv32i_pipelined_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_ALU_0_0 [rv32i_pipelined_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Descrambler [descrambler_default]
Compiling architecture rv32i_pipelined_descrambler_0_0_arch of entity xil_defaultlib.RV32I_pipelined_Descrambler_0_0 [rv32i_pipelined_descrambler_0_0_...]
Compiling architecture controls_behavior of entity xil_defaultlib.RV32I [rv32i_default]
Compiling architecture rv32i_pipelined_rv32i_0_0_arch of entity xil_defaultlib.RV32I_pipelined_RV32I_0_0 [rv32i_pipelined_rv32i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.alu_signals [alu_signals_default]
Compiling architecture rv32i_pipelined_alu_signals_0_0_arch of entity xil_defaultlib.RV32I_pipelined_alu_signals_0_0 [rv32i_pipelined_alu_signals_0_0_...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.RV32I_pipelined_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.brach_logic [brach_logic_default]
Compiling architecture rv32i_pipelined_brach_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_brach_logic_0_0 [rv32i_pipelined_brach_logic_0_0_...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.RV32I_pipelined_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture rv32i_pipelined_clock_div_0_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_0_0 [rv32i_pipelined_clock_div_0_0_de...]
Compiling architecture rv32i_pipelined_clock_div_1_0_arch of entity xil_defaultlib.RV32I_pipelined_clock_div_1_0 [rv32i_pipelined_clock_div_1_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture rv32i_pipelined_debounce_0_0_arch of entity xil_defaultlib.RV32I_pipelined_debounce_0_0 [rv32i_pipelined_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_count [hazard_count_default]
Compiling architecture rv32i_pipelined_hazard_count_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_count_0_0 [rv32i_pipelined_hazard_count_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.hazard_logic [hazard_logic_default]
Compiling architecture rv32i_pipelined_hazard_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_hazard_logic_0_0 [rv32i_pipelined_hazard_logic_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.instruction_clear [instruction_clear_default]
Compiling architecture rv32i_pipelined_instruction_clear_0_0_arch of entity xil_defaultlib.RV32I_pipelined_instruction_clear_0_0 [rv32i_pipelined_instruction_clea...]
Compiling architecture behavioral of entity xil_defaultlib.mux_output [mux_output_default]
Compiling architecture rv32i_pipelined_mux_output_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_output_0_0 [rv32i_pipelined_mux_output_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_descr_alu [mux_reg_descr_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_descr_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_descr_alu_0_0 [rv32i_pipelined_mux_reg_descr_al...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_pc_alu [mux_reg_pc_alu_default]
Compiling architecture rv32i_pipelined_mux_reg_pc_alu_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_pc_alu_0_0 [rv32i_pipelined_mux_reg_pc_alu_0...]
Compiling architecture behavioral of entity xil_defaultlib.mux_reg_write [mux_reg_write_default]
Compiling architecture rv32i_pipelined_mux_reg_write_0_0_arch of entity xil_defaultlib.RV32I_pipelined_mux_reg_write_0_0 [rv32i_pipelined_mux_reg_write_0_...]
Compiling architecture behavioral of entity xil_defaultlib.pc_logic [pc_logic_default]
Compiling architecture rv32i_pipelined_pc_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_logic_0_0 [rv32i_pipelined_pc_logic_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.pc_shift_down [pc_shift_down_default]
Compiling architecture rv32i_pipelined_pc_shift_down_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pc_shift_down_0_0 [rv32i_pipelined_pc_shift_down_0_...]
Compiling architecture post_behavioral of entity xil_defaultlib.post_memory_logic [post_memory_logic_default]
Compiling architecture rv32i_pipelined_post_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_post_memory_logic_0_0 [rv32i_pipelined_post_memory_logi...]
Compiling architecture pre_behavior of entity xil_defaultlib.pre_memory_logic [pre_memory_logic_default]
Compiling architecture rv32i_pipelined_pre_memory_logic_0_0_arch of entity xil_defaultlib.RV32I_pipelined_pre_memory_logic_0_0 [rv32i_pipelined_pre_memory_logic...]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture rv32i_pipelined_program_counter_1_0_arch of entity xil_defaultlib.RV32I_pipelined_program_counter_1_0 [rv32i_pipelined_program_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture rv32i_pipelined_registers_0_0_arch of entity xil_defaultlib.RV32I_pipelined_registers_0_0 [rv32i_pipelined_registers_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.stage_DE [stage_de_default]
Compiling architecture rv32i_pipelined_stage_de_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_DE_0_0 [rv32i_pipelined_stage_de_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_EM [stage_em_default]
Compiling architecture rv32i_pipelined_stage_em_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_EM_0_0 [rv32i_pipelined_stage_em_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_FD [stage_fd_default]
Compiling architecture rv32i_pipelined_stage_fd_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_FD_0_0 [rv32i_pipelined_stage_fd_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.stage_MW [stage_mw_default]
Compiling architecture rv32i_pipelined_stage_mw_0_0_arch of entity xil_defaultlib.RV32I_pipelined_stage_MW_0_0 [rv32i_pipelined_stage_mw_0_0_def...]
Compiling architecture arch of entity xil_defaultlib.font_ROM [font_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.select_pix [select_pix_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.terminal_tld [terminal_tld_default]
Compiling architecture rv32i_pipelined_terminal_tld_0_0_arch of entity xil_defaultlib.RV32I_pipelined_terminal_tld_0_0 [rv32i_pipelined_terminal_tld_0_0...]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined [rv32i_pipelined_default]
Compiling architecture structure of entity xil_defaultlib.RV32I_pipelined_wrapper [rv32i_pipelined_wrapper_default]
Compiling architecture behavioral_test of entity xil_defaultlib.rv32i_pipelined_tb
Built simulation snapshot RV32I_pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2286.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_pipelined_tb_behav -key {Behavioral:sim_4:Functional:RV32I_pipelined_tb} -tclbatch {RV32I_pipelined_tb.tcl} -protoinst "protoinst_files/RV32I_pipelined.protoinst" -view {C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/RV32I_pipelined.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_4/imports/rv32i_pipelined/RV32I_pipelined_tb_behav3.wcfg
source RV32I_pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 2286.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {RV32I_pipelined_tb_behav3.wcfg}
RV32I_pipelined_tb_behav3.wcfg
add_wave {{/RV32I_pipelined_tb/RV32I_pipelined_i/RV32I_pipelined_i/registers_0/U0}} 
run 1 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RV32I_pipelined_tb.RV32I_pipelined_i.RV32I_pipelined_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.949 ; gain = 0.000
