
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 11.3 Build EDK_LS3.57
# Sat Dec 12 15:08:10 2009
# Target Board:  Xilinx Spartan-3AN Starter Kit Rev D
# Family:    spartan3a
# Device:    xc3s700an
# Package:   fgg484
# Speed Grade:  -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 62.5
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_DCE_RX_pin = fpga_0_RS232_DCE_RX_pin, DIR = I
 PORT fpga_0_RS232_DCE_TX_pin = fpga_0_RS232_DCE_TX_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [15:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin, DIR = I
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT vga_control_0_VGA_R_pin = vga_control_0_VGA_R_pin, DIR = O, VEC = [3:0]
 PORT vga_control_0_VGA_G_pin = vga_control_0_VGA_G_pin, DIR = O, VEC = [3:0]
 PORT vga_control_0_VGA_B_pin = vga_control_0_VGA_B_pin, DIR = O, VEC = [3:0]
 PORT vga_control_0_VGA_HSYNC_pin = vga_control_0_VGA_HSYNC_pin, DIR = O
 PORT vga_control_0_VGA_VSYNC_pin = vga_control_0_VGA_VSYNC_pin, DIR = O


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_INTERCONNECT = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 7.20.d
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_BARREL = 0
 PARAMETER C_CACHE_BYTE_SIZE = 128
 PARAMETER C_ICACHE_BASEADDR = 0xc4000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 256
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_DCACHE_BASEADDR = 0xc4000000
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_USE_HW_MUL = 1
 PARAMETER C_ALLOW_ICACHE_WR = 0
 PARAMETER C_DCACHE_USE_WRITEBACK = 0
 PARAMETER C_NUMBER_OF_PC_BRK = 1
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0
 PARAMETER C_DPLB_BUS_EXCEPTION = 0
 PARAMETER C_IPLB_BUS_EXCEPTION = 0
 PARAMETER C_ILL_OPCODE_EXCEPTION = 0
 PARAMETER C_UNALIGNED_EXCEPTIONS = 0
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_ALLOW_DCACHE_WR = 0
 PARAMETER C_USE_FPU = 0
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = vga_control_0_IP2INTC_Irpt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.04.a
 PORT PLB_Clk = clk_62_5000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_62_5000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_62_5000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x000007ff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x000007ff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_DCE
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84020000
 PARAMETER C_HIGHADDR = 0x8402ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_DCE_RX_pin
 PORT TX = fpga_0_RS232_DCE_TX_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 4
 PARAMETER C_SPECIAL_BOARD = S3A_STKIT
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = MT47H32M16-3
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_PIM1_BASETYPE = 6
 PARAMETER C_VFBC1_RDWD_DATA_WIDTH = 16
 PARAMETER C_PIM2_BASETYPE = 6
 PARAMETER C_PIM3_BASETYPE = 1
 PARAMETER C_VFBC1_RDWD_FIFO_DEPTH = 128
 PARAMETER C_PI1_WR_FIFO_TYPE = DISABLED
 PARAMETER C_PIM4_BASETYPE = 0
 PARAMETER C_PI2_WR_FIFO_TYPE = DISABLED
 PARAMETER C_VFBC2_RDWD_DATA_WIDTH = 16
 PARAMETER C_VFBC2_RDWD_FIFO_DEPTH = 128
 PARAMETER C_PI1_RD_FIFO_APP_PIPELINE = 0
 PARAMETER C_PI2_RD_FIFO_APP_PIPELINE = 0
 PARAMETER C_PIM1_DATA_WIDTH = 32
 PARAMETER C_VFBC1_CMD_FIFO_DEPTH = 8
 PARAMETER C_PIM2_DATA_WIDTH = 32
 PARAMETER C_VFBC2_CMD_FIFO_DEPTH = 8
 PARAMETER C_XCL3_B_IN_USE = 1
 PARAMETER C_MPMC_BASEADDR = 0xC4000000
 PARAMETER C_MPMC_HIGHADDR = 0xC7FFFFFF
 BUS_INTERFACE SPLB0 = mb_plb
 BUS_INTERFACE VFBC1 = vga_control_0_VFBC0
 BUS_INTERFACE VFBC2 = vga_control_0_VFBC1
 BUS_INTERFACE XCL3 = microblaze_0_IXCL
 BUS_INTERFACE XCL3_B = microblaze_0_DXCL
 PORT MPMC_Clk0 = clk_125_0000MHzDCM0
 PORT MPMC_Clk90 = clk_125_0000MHz90DCM0
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
 PORT DDR2_DQS_Div_O = fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin
 PORT DDR2_DQS_Div_I = fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = DCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = DCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 62500000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER HW_VER = 3.02.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_125_0000MHz90DCM0
 PORT CLKOUT1 = clk_125_0000MHzDCM0
 PORT CLKOUT2 = clk_62_5000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER HW_VER = 1.00.g
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 2.00.a
 PORT Slowest_sync_clk = clk_62_5000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN vga_control
 PARAMETER INSTANCE = vga_controller_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xc3200000
 PARAMETER C_HIGHADDR = 0xc320ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC0 = vga_control_0_VFBC0
 BUS_INTERFACE VFBC1 = vga_control_0_VFBC1
 PORT clk_50mhz = dcm_clk_s
 PORT VGA_R = vga_control_0_VGA_R_pin
 PORT VGA_G = vga_control_0_VGA_G_pin
 PORT IP2INTC_Irpt = vga_control_0_IP2INTC_Irpt
 PORT VGA_B = vga_control_0_VGA_B_pin
 PORT VGA_HSYNC = vga_control_0_VGA_HSYNC_pin
 PORT VGA_VSYNC = vga_control_0_VGA_VSYNC_pin
END

