Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/design/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot wyj_test_3_5_wrapper_behav xil_defaultlib.wyj_test_3_5_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.wyj_test_3_5_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.wyj_test_3_5_clk_wiz_0_0
Compiling module xil_defaultlib.wyj_test_3_5
Compiling module xil_defaultlib.wyj_test_3_5_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot wyj_test_3_5_wrapper_behav
