TRACE::2020-06-01.16:18:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:28::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:28::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:30::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:30::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.16:18:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-01.16:18:32::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-06-01.16:18:32::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER"
		}]
}
TRACE::2020-06-01.16:18:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-06-01.16:18:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.16:18:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-01.16:18:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-01.16:18:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:32::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:32::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:32::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:32::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:32::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:33::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:33::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-06-01.16:18:33::SCWPlatform::Generating the sources  .
TRACE::2020-06-01.16:18:33::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-01.16:18:33::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-06-01.16:18:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:33::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:33::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.16:18:33::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::mss does not exists at C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::Creating sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::Writing mss at C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:33::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-01.16:18:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-01.16:18:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-01.16:18:33::SCWBDomain::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-01.16:18:42::SCWPlatform::Generating sources Done.
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-06-01.16:18:42::SCWMssOS::Could not open the swdb for C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-06-01.16:18:42::SCWMssOS::Could not open the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-06-01.16:18:42::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-01.16:18:42::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-01.16:18:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:42::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:18:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.16:18:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-01.16:18:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::mss does not exists at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Creating sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Writing mss at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-01.16:18:42::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-01.16:18:42::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:42::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:42::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:42::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-01.16:18:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-06-01.16:18:43::SCWPlatform::Started generating the artifacts platform 7_6_VERDER
TRACE::2020-06-01.16:18:43::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.16:18:43::SCWPlatform::Started generating the artifacts for system configuration 7_6_VERDER
LOG::2020-06-01.16:18:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-01.16:18:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-01.16:18:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-01.16:18:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-01.16:18:43::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.16:18:43::SCWSystem::Not a boot domain 
LOG::2020-06-01.16:18:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.16:18:43::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.16:18:43::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.16:18:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/qemu/
TRACE::2020-06-01.16:18:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/qemu/
TRACE::2020-06-01.16:18:43::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.16:18:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:43::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:43::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:43::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:43::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:43::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-01.16:18:43::SCWMssOS::Could not open the swdb for C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-06-01.16:18:43::SCWMssOS::Could not open the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-06-01.16:18:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-01.16:18:43::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:18:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:43::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-01.16:18:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.16:18:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.16:18:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-01.16:18:44::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-01.16:18:44::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.16:18:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.16:18:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-06-01.16:18:44::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-06-01.16:18:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.16:18:44::SCWSystem::Completed Processing the sysconfig 7_6_VERDER
LOG::2020-06-01.16:18:44::SCWPlatform::Completed generating the artifacts for system configuration 7_6_VERDER
TRACE::2020-06-01.16:18:44::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.16:18:44::SCWSystem::Writing the bif file for system config 7_6_VERDER
TRACE::2020-06-01.16:18:44::SCWSystem::dir created 
TRACE::2020-06-01.16:18:44::SCWSystem::Writing the bif 
TRACE::2020-06-01.16:18:44::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.16:18:44::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.16:18:44::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.16:18:44::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:44::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:44::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:18:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:44::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:44::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.16:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:45::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:45::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:18:45::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.16:18:45::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.16:18:45::SCWBDomain::clearing the fsbl build
TRACE::2020-06-01.16:18:45::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:45::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.16:18:45::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform location is C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Removing the HwDB with name C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:45::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWReader::Active system found as  7_6_VERDER
TRACE::2020-06-01.16:18:47::SCWReader::Handling sysconfig 7_6_VERDER
TRACE::2020-06-01.16:18:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.16:18:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-01.16:18:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.16:18:47::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-01.16:18:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:47::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-01.16:18:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.16:18:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWReader::No isolation master present  
TRACE::2020-06-01.16:18:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.16:18:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-01.16:18:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:47::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:18:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:47::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.16:18:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:47::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:47::SCWReader::No isolation master present  
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:47::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:48::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::In reload Mss file.
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:48::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-01.16:18:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-01.16:18:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-01.16:18:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-01.16:18:48::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:18:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:48::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:48::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::In reload Mss file.
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:48::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:48::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:18:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:48::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:48::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:48::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:48::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:50::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:50::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:50::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:50::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:18:50::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:18:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:18:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:18:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:18:50::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:50::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:18:50::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:50::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:50::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:18:50::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:18:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:18:50::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:00::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:00::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:00::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:00::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:00::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:00::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:00::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:00::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:00::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:00::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:01::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:01::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:01::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:01::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:02::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:02::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:02::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:02::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:02::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:02::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:02::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:02::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:02::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:02::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::In reload Mss file.
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:19:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:19:03::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Removing the swdes entry for  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:03::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:03::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:03::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:19:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:19:03::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:03::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-01.16:19:03::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-01.16:19:04::SCWMssOS::Removing file C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-01.16:19:16::SCWPlatform::Started generating the artifacts platform 7_6_VERDER
TRACE::2020-06-01.16:19:16::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.16:19:16::SCWPlatform::Started generating the artifacts for system configuration 7_6_VERDER
LOG::2020-06-01.16:19:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-01.16:19:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-01.16:19:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-01.16:19:16::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-01.16:19:16::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:16::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:16::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:16::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:16::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:16::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:16::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:16::SCWBDomain::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-01.16:19:16::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.16:19:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-01.16:19:16::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl & make 
TRACE::2020-06-01.16:19:16::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-01.16:19:16::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-01.16:19:16::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-01.16:19:16::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/
TRACE::2020-06-01.16:19:16::SCWBDomain::src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/s
TRACE::2020-06-01.16:19:16::SCWBDomain::rc'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-01.16:19:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-01.16:19:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src
TRACE::2020-06-01.16:19:16::SCWBDomain::'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'
TRACE::2020-06-01.16:19:16::SCWBDomain::

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-01.16:19:16::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-01.16:19:16::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-01.16:19:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-01.16:19:16::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-01.16:19:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.16:19:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-01.16:19:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-01.16:19:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:16::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/p
TRACE::2020-06-01.16:19:17::SCWBDomain::rofile'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/pr
TRACE::2020-06-01.16:19:17::SCWBDomain::ofile'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-01.16:19:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-01.16:19:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/
TRACE::2020-06-01.16:19:17::SCWBDomain::src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/s
TRACE::2020-06-01.16:19:17::SCWBDomain::rc'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-01.16:19:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-01.16:19:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src
TRACE::2020-06-01.16:19:17::SCWBDomain::'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'
TRACE::2020-06-01.16:19:17::SCWBDomain::

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-01.16:19:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:17::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-01.16:19:17::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-01.16:19:18::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-01.16:19:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-01.16:19:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:18::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-01.16:19:18::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-01.16:19:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-01.16:19:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-01.16:19:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-01.16:19:19::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-01.16:19:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-01.16:19:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-01.16:19:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-01.16:19:19::SCWBDomain::"Compiling iicps"

TRACE::2020-06-01.16:19:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-01.16:19:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-01.16:19:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-01.16:19:21::SCWBDomain::"Compiling qspips"

TRACE::2020-06-01.16:19:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-01.16:19:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-01.16:19:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-01.16:19:22::SCWBDomain::"Compiling scugic"

TRACE::2020-06-01.16:19:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-01.16:19:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-01.16:19:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-01.16:19:22::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-01.16:19:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-01.16:19:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-01.16:19:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-01.16:19:23::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-01.16:19:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-01.16:19:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-01.16:19:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-01.16:19:23::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-01.16:19:23::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-01.16:19:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-01.16:19:23::SCWBDomain::"Compiling sdps"

TRACE::2020-06-01.16:19:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-01.16:19:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.16:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-01.16:19:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-01.16:19:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-01.16:19:24::SCWBDomain::"Compiling standalone"

TRACE::2020-06-01.16:19:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-01.16:19:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-01.16:19:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-01.16:19:28::SCWBDomain::"Compiling uartps"

TRACE::2020-06-01.16:19:29::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-01.16:19:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-01.16:19:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:29::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-01.16:19:29::SCWBDomain::"Compiling usbps"

TRACE::2020-06-01.16:19:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-01.16:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-01.16:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:30::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-01.16:19:30::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-01.16:19:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-01.16:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-01.16:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-01.16:19:31::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-01.16:19:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-01.16:19:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-01.16:19:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-01.16:19:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-01.16:19:32::SCWBDomain::'Finished building libraries'

TRACE::2020-06-01.16:19:32::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-01.16:19:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-01.16:19:32::SCWBDomain::include -I.

TRACE::2020-06-01.16:19:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-01.16:19:32::SCWBDomain::9_0/include -I.

TRACE::2020-06-01.16:19:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-01.16:19:32::SCWBDomain::0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-01.16:19:33::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-01.16:19:33::SCWBDomain::0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-01.16:19:33::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-01.16:19:33::SCWBDomain::9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-01.16:19:33::SCWBDomain::0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-01.16:19:33::SCWBDomain::9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-01.16:19:33::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-01.16:19:33::SCWBDomain::9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-01.16:19:33::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-01.16:19:33::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-06-01.16:19:33::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-01.16:19:33::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-01.16:19:33::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-06-01.16:19:33::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-01.16:19:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.16:19:33::SCWSystem::Not a boot domain 
LOG::2020-06-01.16:19:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.16:19:33::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.16:19:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.16:19:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/qemu/
TRACE::2020-06-01.16:19:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/qemu/
TRACE::2020-06-01.16:19:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.16:19:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:33::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:33::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:33::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:33::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:33::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-01.16:19:33::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-01.16:19:33::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-01.16:19:33::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-01.16:19:33::SCWMssOS::No sw design opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::mss exists loading the mss file  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::Opened the sw design from mss  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::Adding the swdes entry C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-01.16:19:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.16:19:33::SCWMssOS::Opened the sw design.  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::Completed writing the mss file at C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-01.16:19:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.16:19:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.16:19:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-01.16:19:33::SCWMssOS::doing bsp build ... 
TRACE::2020-06-01.16:19:33::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-01.16:19:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-01.16:19:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-01.16:19:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-01.16:19:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-01.16:19:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-01.16:19:34::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-01.16:19:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-01.16:19:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-01.16:19:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-01.16:19:34::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-01.16:19:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-01.16:19:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-01.16:19:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-01.16:19:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-01.16:19:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:34::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-01.16:19:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-01.16:19:35::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-01.16:19:35::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-01.16:19:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-01.16:19:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-01.16:19:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:35::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-01.16:19:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-01.16:19:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:36::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-01.16:19:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-01.16:19:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:37::SCWMssOS::"Compiling iicps"

TRACE::2020-06-01.16:19:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-01.16:19:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:38::SCWMssOS::"Compiling qspips"

TRACE::2020-06-01.16:19:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-01.16:19:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:39::SCWMssOS::"Compiling scugic"

TRACE::2020-06-01.16:19:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-01.16:19:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-01.16:19:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-01.16:19:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:40::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-01.16:19:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-01.16:19:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:41::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-01.16:19:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-01.16:19:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-01.16:19:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-01.16:19:41::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-01.16:19:41::SCWMssOS::"Compiling sdps"

TRACE::2020-06-01.16:19:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.16:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-01.16:19:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-01.16:19:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:42::SCWMssOS::"Compiling standalone"

TRACE::2020-06-01.16:19:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-01.16:19:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:46::SCWMssOS::"Compiling uartps"

TRACE::2020-06-01.16:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-01.16:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-01.16:19:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-01.16:19:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-01.16:19:47::SCWMssOS::"Compiling usbps"

TRACE::2020-06-01.16:19:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-01.16:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-01.16:19:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-01.16:19:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-01.16:19:48::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-01.16:19:49::SCWMssOS::'Finished building libraries'

TRACE::2020-06-01.16:19:49::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.16:19:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.16:19:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.16:19:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.16:19:49::SCWSystem::Completed Processing the sysconfig 7_6_VERDER
LOG::2020-06-01.16:19:49::SCWPlatform::Completed generating the artifacts for system configuration 7_6_VERDER
TRACE::2020-06-01.16:19:49::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.16:19:49::SCWSystem::Writing the bif file for system config 7_6_VERDER
TRACE::2020-06-01.16:19:49::SCWSystem::dir created 
TRACE::2020-06-01.16:19:49::SCWSystem::Writing the bif 
TRACE::2020-06-01.16:19:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.16:19:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.16:19:49::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:49::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:49::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:49::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:49::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:49::SCWWriter::formatted JSON is {
	"platformName":	"7_6_VERDER",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7_6_VERDER",
	"platHandOff":	"C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7_6_VERDER",
	"systems":	[{
			"systemName":	"7_6_VERDER",
			"systemDesc":	"7_6_VERDER",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7_6_VERDER",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b2fdf242ae912734df38b8bf488d9393",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.16:19:49::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA given C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA absoulate path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform::DSA directory C:/eFPGA/7_6_VERDER/7_6_VERDER/hw
TRACE::2020-06-01.16:19:49::SCWPlatform:: Platform Path C:/eFPGA/7_6_VERDER/7_6_VERDER/hw/design_1_wrapper.xsa
TRACE::2020-06-01.16:19:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-01.16:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.16:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.16:19:49::SCWMssOS::Checking the sw design at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.16:19:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/7_6_VERDER/7_6_VERDER/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-01.16:19:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/7_6_VERDER/7_6_VERDER/ps7_cortexa9_0/standalone_domain/bsp/system.mss
