

================================================================
== Vivado HLS Report for 'gcd'
================================================================
* Date:           Tue Mar 29 18:03:00 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab3_gcd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.250 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !17"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @gcd_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind" [lab3_gcd/gcd.cpp:1]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a) nounwind" [lab3_gcd/gcd.cpp:1]   --->   Operation 8 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab3_gcd/gcd.cpp:3]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab3_gcd/gcd.cpp:4]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab3_gcd/gcd.cpp:5]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab3_gcd/gcd.cpp:6]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [lab3_gcd/gcd.cpp:7]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_01 = phi i32 [ %b_read, %0 ], [ %select_ln8, %2 ]" [lab3_gcd/gcd.cpp:1]   --->   Operation 14 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %a_read, %0 ], [ %select_ln8_1, %2 ]" [lab3_gcd/gcd.cpp:1]   --->   Operation 15 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp eq i32 %p_0, %p_01" [lab3_gcd/gcd.cpp:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %2" [lab3_gcd/gcd.cpp:7]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln8 = icmp sgt i32 %p_0, %p_01" [lab3_gcd/gcd.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%sub_ln9 = sub nsw i32 %p_0, %p_01" [lab3_gcd/gcd.cpp:9]   --->   Operation 19 'sub' 'sub_ln9' <Predicate = (!icmp_ln7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%sub_ln11 = sub nsw i32 %p_01, %p_0" [lab3_gcd/gcd.cpp:11]   --->   Operation 20 'sub' 'sub_ln11' <Predicate = (!icmp_ln7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %p_01, i32 %sub_ln11" [lab3_gcd/gcd.cpp:8]   --->   Operation 21 'select' 'select_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.69ns)   --->   "%select_ln8_1 = select i1 %icmp_ln8, i32 %sub_ln9, i32 %p_0" [lab3_gcd/gcd.cpp:8]   --->   Operation 22 'select' 'select_ln8_1' <Predicate = (!icmp_ln7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [lab3_gcd/gcd.cpp:13]   --->   Operation 23 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %c, i32 %p_01) nounwind" [lab3_gcd/gcd.cpp:14]   --->   Operation 24 'write' <Predicate = (icmp_ln7)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [lab3_gcd/gcd.cpp:15]   --->   Operation 25 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
b_read            (read         ) [ 011]
a_read            (read         ) [ 011]
specinterface_ln3 (specinterface) [ 000]
specinterface_ln4 (specinterface) [ 000]
specinterface_ln5 (specinterface) [ 000]
specinterface_ln6 (specinterface) [ 000]
br_ln7            (br           ) [ 011]
p_01              (phi          ) [ 001]
p_0               (phi          ) [ 001]
icmp_ln7          (icmp         ) [ 001]
br_ln7            (br           ) [ 000]
icmp_ln8          (icmp         ) [ 000]
sub_ln9           (sub          ) [ 000]
sub_ln11          (sub          ) [ 000]
select_ln8        (select       ) [ 011]
select_ln8_1      (select       ) [ 011]
br_ln13           (br           ) [ 011]
write_ln14        (write        ) [ 000]
ret_ln15          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gcd_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="b_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="a_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln14_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/2 "/>
</bind>
</comp>

<comp id="43" class="1005" name="p_01_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="45" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_01 (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_01_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01/2 "/>
</bind>
</comp>

<comp id="53" class="1005" name="p_0_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="55" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_0_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sub_ln9_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sub_ln11_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln11/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="select_ln8_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="select_ln8_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="b_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="a_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="select_ln8_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="select_ln8_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="22" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="52"><net_src comp="46" pin="4"/><net_sink comp="36" pin=2"/></net>

<net id="66"><net_src comp="56" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="46" pin="4"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="56" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="46" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="56" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="46" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="56" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="68" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="4"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="68" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="74" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="56" pin="4"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="24" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="110"><net_src comp="30" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="118"><net_src comp="86" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="123"><net_src comp="94" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {2 }
 - Input state : 
	Port: gcd : a | {1 }
	Port: gcd : b | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		br_ln7 : 2
		icmp_ln8 : 1
		sub_ln9 : 1
		sub_ln11 : 1
		select_ln8 : 2
		select_ln8_1 : 2
		write_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    sub   |      sub_ln9_fu_74     |    0    |    39   |
|          |     sub_ln11_fu_80     |    0    |    39   |
|----------|------------------------|---------|---------|
|  select  |    select_ln8_fu_86    |    0    |    32   |
|          |   select_ln8_1_fu_94   |    0    |    32   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln7_fu_62     |    0    |    18   |
|          |     icmp_ln8_fu_68     |    0    |    18   |
|----------|------------------------|---------|---------|
|   read   |    b_read_read_fu_24   |    0    |    0    |
|          |    a_read_read_fu_30   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln14_write_fu_36 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   178   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_read_reg_107   |   32   |
|   b_read_reg_102   |   32   |
|     p_01_reg_43    |   32   |
|     p_0_reg_53     |   32   |
|select_ln8_1_reg_120|   32   |
| select_ln8_reg_115 |   32   |
+--------------------+--------+
|        Total       |   192  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   178  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   192  |    -   |
+-----------+--------+--------+
|   Total   |   192  |   178  |
+-----------+--------+--------+
