
stater 4s.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000474c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004804  08004804  00014804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800487c  0800487c  0001487c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004880  08004880  00014880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08004884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000414  20000010  08004894  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000424  08004894  00020424  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000cadf  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001eb9  00000000  00000000  0002cb17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d50  00000000  00000000  0002e9d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c48  00000000  00000000  0002f720  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005d9b  00000000  00000000  00030368  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003fde  00000000  00000000  00036103  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003a0e1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002f38  00000000  00000000  0003a160  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080047ec 	.word	0x080047ec

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	080047ec 	.word	0x080047ec

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main_content>:
void error_handler(void);
void controll(void);

/* functions ---------------------------------*/
void main_content(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
	//ADC config
	HAL_ADCEx_Calibration_Start(&hadc1);
 800021c:	4b10      	ldr	r3, [pc, #64]	; (8000260 <main_content+0x48>)
 800021e:	0018      	movs	r0, r3
 8000220:	f002 fb12 	bl	8002848 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(100);
 8000224:	2064      	movs	r0, #100	; 0x64
 8000226:	f001 fbe7 	bl	80019f8 <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc1, ADC_raw, 2);
 800022a:	490e      	ldr	r1, [pc, #56]	; (8000264 <main_content+0x4c>)
 800022c:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <main_content+0x48>)
 800022e:	2202      	movs	r2, #2
 8000230:	0018      	movs	r0, r3
 8000232:	f001 ff29 	bl	8002088 <HAL_ADC_Start_DMA>

	//timer start
	HAL_TIM_Base_Start(&htim1);
 8000236:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <main_content+0x50>)
 8000238:	0018      	movs	r0, r3
 800023a:	f003 febb 	bl	8003fb4 <HAL_TIM_Base_Start>

	sensor_nbr=sensor_number;
 800023e:	4b0b      	ldr	r3, [pc, #44]	; (800026c <main_content+0x54>)
 8000240:	2204      	movs	r2, #4
 8000242:	701a      	strb	r2, [r3, #0]
	ACupper_hist=AngleCorectionUpper_hist;
 8000244:	4b0a      	ldr	r3, [pc, #40]	; (8000270 <main_content+0x58>)
 8000246:	2232      	movs	r2, #50	; 0x32
 8000248:	601a      	str	r2, [r3, #0]

	LED1_on;
 800024a:	2380      	movs	r3, #128	; 0x80
 800024c:	009b      	lsls	r3, r3, #2
 800024e:	4809      	ldr	r0, [pc, #36]	; (8000274 <main_content+0x5c>)
 8000250:	2201      	movs	r2, #1
 8000252:	0019      	movs	r1, r3
 8000254:	f003 f833 	bl	80032be <HAL_GPIO_WritePin>



}
 8000258:	46c0      	nop			; (mov r8, r8)
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	20000320 	.word	0x20000320
 8000264:	20000098 	.word	0x20000098
 8000268:	200003e0 	.word	0x200003e0
 800026c:	2000002c 	.word	0x2000002c
 8000270:	20000040 	.word	0x20000040
 8000274:	50000400 	.word	0x50000400

08000278 <loop_content>:


void loop_content(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	ADC_handler();
 800027c:	f000 f87c 	bl	8000378 <ADC_handler>
	measurement();
 8000280:	f000 fa0c 	bl	800069c <measurement>
	error_handler();
 8000284:	f000 fad2 	bl	800082c <error_handler>
	controll();
 8000288:	f000 fb18 	bl	80008bc <controll>

}
 800028c:	46c0      	nop			; (mov r8, r8)
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
	...

08000294 <ms_period>:

void ms_period(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
	if(blink<1000) blink++;
 8000298:	4b2c      	ldr	r3, [pc, #176]	; (800034c <ms_period+0xb8>)
 800029a:	881b      	ldrh	r3, [r3, #0]
 800029c:	4a2c      	ldr	r2, [pc, #176]	; (8000350 <ms_period+0xbc>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d805      	bhi.n	80002ae <ms_period+0x1a>
 80002a2:	4b2a      	ldr	r3, [pc, #168]	; (800034c <ms_period+0xb8>)
 80002a4:	881b      	ldrh	r3, [r3, #0]
 80002a6:	3301      	adds	r3, #1
 80002a8:	b29a      	uxth	r2, r3
 80002aa:	4b28      	ldr	r3, [pc, #160]	; (800034c <ms_period+0xb8>)
 80002ac:	801a      	strh	r2, [r3, #0]


	if(t1<120) t1++;
 80002ae:	4b29      	ldr	r3, [pc, #164]	; (8000354 <ms_period+0xc0>)
 80002b0:	881b      	ldrh	r3, [r3, #0]
 80002b2:	2b77      	cmp	r3, #119	; 0x77
 80002b4:	d805      	bhi.n	80002c2 <ms_period+0x2e>
 80002b6:	4b27      	ldr	r3, [pc, #156]	; (8000354 <ms_period+0xc0>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	3301      	adds	r3, #1
 80002bc:	b29a      	uxth	r2, r3
 80002be:	4b25      	ldr	r3, [pc, #148]	; (8000354 <ms_period+0xc0>)
 80002c0:	801a      	strh	r2, [r3, #0]
	if(t2<120) t2++;
 80002c2:	4b25      	ldr	r3, [pc, #148]	; (8000358 <ms_period+0xc4>)
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	2b77      	cmp	r3, #119	; 0x77
 80002c8:	d805      	bhi.n	80002d6 <ms_period+0x42>
 80002ca:	4b23      	ldr	r3, [pc, #140]	; (8000358 <ms_period+0xc4>)
 80002cc:	881b      	ldrh	r3, [r3, #0]
 80002ce:	3301      	adds	r3, #1
 80002d0:	b29a      	uxth	r2, r3
 80002d2:	4b21      	ldr	r3, [pc, #132]	; (8000358 <ms_period+0xc4>)
 80002d4:	801a      	strh	r2, [r3, #0]
	if(t3<1100) t3++;
 80002d6:	4b21      	ldr	r3, [pc, #132]	; (800035c <ms_period+0xc8>)
 80002d8:	881b      	ldrh	r3, [r3, #0]
 80002da:	4a21      	ldr	r2, [pc, #132]	; (8000360 <ms_period+0xcc>)
 80002dc:	4293      	cmp	r3, r2
 80002de:	d805      	bhi.n	80002ec <ms_period+0x58>
 80002e0:	4b1e      	ldr	r3, [pc, #120]	; (800035c <ms_period+0xc8>)
 80002e2:	881b      	ldrh	r3, [r3, #0]
 80002e4:	3301      	adds	r3, #1
 80002e6:	b29a      	uxth	r2, r3
 80002e8:	4b1c      	ldr	r3, [pc, #112]	; (800035c <ms_period+0xc8>)
 80002ea:	801a      	strh	r2, [r3, #0]
	if(SW1_timeout<1100) SW1_timeout++;
 80002ec:	4b1d      	ldr	r3, [pc, #116]	; (8000364 <ms_period+0xd0>)
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	4a1b      	ldr	r2, [pc, #108]	; (8000360 <ms_period+0xcc>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d805      	bhi.n	8000302 <ms_period+0x6e>
 80002f6:	4b1b      	ldr	r3, [pc, #108]	; (8000364 <ms_period+0xd0>)
 80002f8:	881b      	ldrh	r3, [r3, #0]
 80002fa:	3301      	adds	r3, #1
 80002fc:	b29a      	uxth	r2, r3
 80002fe:	4b19      	ldr	r3, [pc, #100]	; (8000364 <ms_period+0xd0>)
 8000300:	801a      	strh	r2, [r3, #0]
	//if(SW2_timeout<1100) SW2_timeout++;
	//if(SW3_timeout<1100) SW3_timeout++;

	if(sensor_timeout<1000) sensor_timeout++;
 8000302:	4b19      	ldr	r3, [pc, #100]	; (8000368 <ms_period+0xd4>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	4a12      	ldr	r2, [pc, #72]	; (8000350 <ms_period+0xbc>)
 8000308:	4293      	cmp	r3, r2
 800030a:	d805      	bhi.n	8000318 <ms_period+0x84>
 800030c:	4b16      	ldr	r3, [pc, #88]	; (8000368 <ms_period+0xd4>)
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	3301      	adds	r3, #1
 8000312:	b29a      	uxth	r2, r3
 8000314:	4b14      	ldr	r3, [pc, #80]	; (8000368 <ms_period+0xd4>)
 8000316:	801a      	strh	r2, [r3, #0]
	if(hydr_timeout1<5000) hydr_timeout1++;
 8000318:	4b14      	ldr	r3, [pc, #80]	; (800036c <ms_period+0xd8>)
 800031a:	881b      	ldrh	r3, [r3, #0]
 800031c:	4a14      	ldr	r2, [pc, #80]	; (8000370 <ms_period+0xdc>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d805      	bhi.n	800032e <ms_period+0x9a>
 8000322:	4b12      	ldr	r3, [pc, #72]	; (800036c <ms_period+0xd8>)
 8000324:	881b      	ldrh	r3, [r3, #0]
 8000326:	3301      	adds	r3, #1
 8000328:	b29a      	uxth	r2, r3
 800032a:	4b10      	ldr	r3, [pc, #64]	; (800036c <ms_period+0xd8>)
 800032c:	801a      	strh	r2, [r3, #0]
	if(hydr_timeout2<5000) hydr_timeout2++;
 800032e:	4b11      	ldr	r3, [pc, #68]	; (8000374 <ms_period+0xe0>)
 8000330:	881b      	ldrh	r3, [r3, #0]
 8000332:	4a0f      	ldr	r2, [pc, #60]	; (8000370 <ms_period+0xdc>)
 8000334:	4293      	cmp	r3, r2
 8000336:	d805      	bhi.n	8000344 <ms_period+0xb0>
 8000338:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <ms_period+0xe0>)
 800033a:	881b      	ldrh	r3, [r3, #0]
 800033c:	3301      	adds	r3, #1
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <ms_period+0xe0>)
 8000342:	801a      	strh	r2, [r3, #0]

}
 8000344:	46c0      	nop			; (mov r8, r8)
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	2000002e 	.word	0x2000002e
 8000350:	000003e7 	.word	0x000003e7
 8000354:	20000050 	.word	0x20000050
 8000358:	20000052 	.word	0x20000052
 800035c:	20000054 	.word	0x20000054
 8000360:	0000044b 	.word	0x0000044b
 8000364:	20000056 	.word	0x20000056
 8000368:	20000076 	.word	0x20000076
 800036c:	2000005a 	.word	0x2000005a
 8000370:	00001387 	.word	0x00001387
 8000374:	2000005c 	.word	0x2000005c

08000378 <ADC_handler>:


void ADC_handler(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
	uint32_t calc=0;
 800037e:	2300      	movs	r3, #0
 8000380:	607b      	str	r3, [r7, #4]

	if(t1>100)
 8000382:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <ADC_handler+0x50>)
 8000384:	881b      	ldrh	r3, [r3, #0]
 8000386:	2b64      	cmp	r3, #100	; 0x64
 8000388:	d919      	bls.n	80003be <ADC_handler+0x46>
	{
		t1=0;
 800038a:	4b0f      	ldr	r3, [pc, #60]	; (80003c8 <ADC_handler+0x50>)
 800038c:	2200      	movs	r2, #0
 800038e:	801a      	strh	r2, [r3, #0]

		calc=ADC_raw[0]&0xFFFF;
 8000390:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <ADC_handler+0x54>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	041b      	lsls	r3, r3, #16
 8000396:	0c1b      	lsrs	r3, r3, #16
 8000398:	607b      	str	r3, [r7, #4]
		POT_height=4095-calc;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	b29b      	uxth	r3, r3
 800039e:	4a0c      	ldr	r2, [pc, #48]	; (80003d0 <ADC_handler+0x58>)
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <ADC_handler+0x5c>)
 80003a6:	801a      	strh	r2, [r3, #0]



		calc=ADC_raw[0]>>16;
 80003a8:	4b08      	ldr	r3, [pc, #32]	; (80003cc <ADC_handler+0x54>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	0c1b      	lsrs	r3, r3, #16
 80003ae:	607b      	str	r3, [r7, #4]
		POT_sens=4095-calc;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	b29b      	uxth	r3, r3
 80003b4:	4a06      	ldr	r2, [pc, #24]	; (80003d0 <ADC_handler+0x58>)
 80003b6:	1ad3      	subs	r3, r2, r3
 80003b8:	b29a      	uxth	r2, r3
 80003ba:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <ADC_handler+0x60>)
 80003bc:	801a      	strh	r2, [r3, #0]

	}



}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	46bd      	mov	sp, r7
 80003c2:	b002      	add	sp, #8
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	46c0      	nop			; (mov r8, r8)
 80003c8:	20000050 	.word	0x20000050
 80003cc:	20000098 	.word	0x20000098
 80003d0:	00000fff 	.word	0x00000fff
 80003d4:	20000032 	.word	0x20000032
 80003d8:	20000030 	.word	0x20000030

080003dc <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	0002      	movs	r2, r0
 80003e4:	1dbb      	adds	r3, r7, #6
 80003e6:	801a      	strh	r2, [r3, #0]

	if(measurment_ongoing==1)
 80003e8:	4b07      	ldr	r3, [pc, #28]	; (8000408 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	d105      	bne.n	80003fe <HAL_GPIO_EXTI_Rising_Callback+0x22>
	{
		TIM1->CNT=0;
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <HAL_GPIO_EXTI_Rising_Callback+0x30>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	625a      	str	r2, [r3, #36]	; 0x24
		measurment_ongoing=2;
 80003f8:	4b03      	ldr	r3, [pc, #12]	; (8000408 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 80003fa:	2202      	movs	r2, #2
 80003fc:	701a      	strb	r2, [r3, #0]





}
 80003fe:	46c0      	nop			; (mov r8, r8)
 8000400:	46bd      	mov	sp, r7
 8000402:	b002      	add	sp, #8
 8000404:	bd80      	pop	{r7, pc}
 8000406:	46c0      	nop			; (mov r8, r8)
 8000408:	20000078 	.word	0x20000078
 800040c:	40012c00 	.word	0x40012c00

08000410 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0
 8000416:	0002      	movs	r2, r0
 8000418:	1dbb      	adds	r3, r7, #6
 800041a:	801a      	strh	r2, [r3, #0]
	uint32_t calc=0;
 800041c:	2300      	movs	r3, #0
 800041e:	60fb      	str	r3, [r7, #12]
	if(measurment_ongoing==2)
 8000420:	4b8e      	ldr	r3, [pc, #568]	; (800065c <HAL_GPIO_EXTI_Falling_Callback+0x24c>)
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	b2db      	uxtb	r3, r3
 8000426:	2b02      	cmp	r3, #2
 8000428:	d105      	bne.n	8000436 <HAL_GPIO_EXTI_Falling_Callback+0x26>
	{
		measurment_ongoing=1;
 800042a:	4b8c      	ldr	r3, [pc, #560]	; (800065c <HAL_GPIO_EXTI_Falling_Callback+0x24c>)
 800042c:	2201      	movs	r2, #1
 800042e:	701a      	strb	r2, [r3, #0]
		TIM1->CNT=0;
 8000430:	4b8b      	ldr	r3, [pc, #556]	; (8000660 <HAL_GPIO_EXTI_Falling_Callback+0x250>)
 8000432:	2200      	movs	r2, #0
 8000434:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if(measurment_ongoing==3)
 8000436:	4b89      	ldr	r3, [pc, #548]	; (800065c <HAL_GPIO_EXTI_Falling_Callback+0x24c>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b03      	cmp	r3, #3
 800043e:	d000      	beq.n	8000442 <HAL_GPIO_EXTI_Falling_Callback+0x32>
 8000440:	e108      	b.n	8000654 <HAL_GPIO_EXTI_Falling_Callback+0x244>
	{
		calc=TIM1->CNT;
 8000442:	4b87      	ldr	r3, [pc, #540]	; (8000660 <HAL_GPIO_EXTI_Falling_Callback+0x250>)
 8000444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000446:	60fb      	str	r3, [r7, #12]

		if(calc>TIM1_over_boundry) //incorrect value
 8000448:	68fa      	ldr	r2, [r7, #12]
 800044a:	23c8      	movs	r3, #200	; 0xc8
 800044c:	021b      	lsls	r3, r3, #8
 800044e:	429a      	cmp	r2, r3
 8000450:	d90f      	bls.n	8000472 <HAL_GPIO_EXTI_Falling_Callback+0x62>
		{
			sensor_fault_cnt[sensor_cnt-1]++;
 8000452:	4b84      	ldr	r3, [pc, #528]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	3b01      	subs	r3, #1
 8000458:	4a83      	ldr	r2, [pc, #524]	; (8000668 <HAL_GPIO_EXTI_Falling_Callback+0x258>)
 800045a:	5cd2      	ldrb	r2, [r2, r3]
 800045c:	3201      	adds	r2, #1
 800045e:	b2d1      	uxtb	r1, r2
 8000460:	4a81      	ldr	r2, [pc, #516]	; (8000668 <HAL_GPIO_EXTI_Falling_Callback+0x258>)
 8000462:	54d1      	strb	r1, [r2, r3]

			//sensor_fault&=1<<(sensor_cnt-1);

			sensor_read_ok[sensor_cnt-1]=0;
 8000464:	4b7f      	ldr	r3, [pc, #508]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	3b01      	subs	r3, #1
 800046a:	4a80      	ldr	r2, [pc, #512]	; (800066c <HAL_GPIO_EXTI_Falling_Callback+0x25c>)
 800046c:	2100      	movs	r1, #0
 800046e:	54d1      	strb	r1, [r2, r3]
 8000470:	e0dd      	b.n	800062e <HAL_GPIO_EXTI_Falling_Callback+0x21e>
		}
		else if(calc>TIM1_no_obsticle)	//result doesnt count, no obsticle detected
 8000472:	68fa      	ldr	r2, [r7, #12]
 8000474:	23fa      	movs	r3, #250	; 0xfa
 8000476:	01db      	lsls	r3, r3, #7
 8000478:	429a      	cmp	r2, r3
 800047a:	d900      	bls.n	800047e <HAL_GPIO_EXTI_Falling_Callback+0x6e>
 800047c:	e0d7      	b.n	800062e <HAL_GPIO_EXTI_Falling_Callback+0x21e>
		{

		}
		else
		{
			switch(sensor_cnt)
 800047e:	4b79      	ldr	r3, [pc, #484]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	2b02      	cmp	r3, #2
 8000484:	d03a      	beq.n	80004fc <HAL_GPIO_EXTI_Falling_Callback+0xec>
 8000486:	dc02      	bgt.n	800048e <HAL_GPIO_EXTI_Falling_Callback+0x7e>
 8000488:	2b01      	cmp	r3, #1
 800048a:	d006      	beq.n	800049a <HAL_GPIO_EXTI_Falling_Callback+0x8a>

				distance[3]=(time4_sum/average_matrix_size)/calc_factor;

				break;
			default:
				break;
 800048c:	e0c9      	b.n	8000622 <HAL_GPIO_EXTI_Falling_Callback+0x212>
			switch(sensor_cnt)
 800048e:	2b03      	cmp	r3, #3
 8000490:	d065      	beq.n	800055e <HAL_GPIO_EXTI_Falling_Callback+0x14e>
 8000492:	2b04      	cmp	r3, #4
 8000494:	d100      	bne.n	8000498 <HAL_GPIO_EXTI_Falling_Callback+0x88>
 8000496:	e093      	b.n	80005c0 <HAL_GPIO_EXTI_Falling_Callback+0x1b0>
				break;
 8000498:	e0c3      	b.n	8000622 <HAL_GPIO_EXTI_Falling_Callback+0x212>
				time_save_cnt[0]++;
 800049a:	4b75      	ldr	r3, [pc, #468]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800049c:	881b      	ldrh	r3, [r3, #0]
 800049e:	3301      	adds	r3, #1
 80004a0:	b29a      	uxth	r2, r3
 80004a2:	4b73      	ldr	r3, [pc, #460]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004a4:	801a      	strh	r2, [r3, #0]
				if(time_save_cnt[0]>=average_matrix_size)
 80004a6:	4b72      	ldr	r3, [pc, #456]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004a8:	881b      	ldrh	r3, [r3, #0]
 80004aa:	2b27      	cmp	r3, #39	; 0x27
 80004ac:	d902      	bls.n	80004b4 <HAL_GPIO_EXTI_Falling_Callback+0xa4>
					time_save_cnt[0]=0;
 80004ae:	4b70      	ldr	r3, [pc, #448]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	801a      	strh	r2, [r3, #0]
				time1_sum-=time1[time_save_cnt[0]];
 80004b4:	4b6f      	ldr	r3, [pc, #444]	; (8000674 <HAL_GPIO_EXTI_Falling_Callback+0x264>)
 80004b6:	681a      	ldr	r2, [r3, #0]
 80004b8:	4b6d      	ldr	r3, [pc, #436]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004ba:	881b      	ldrh	r3, [r3, #0]
 80004bc:	0019      	movs	r1, r3
 80004be:	4b6e      	ldr	r3, [pc, #440]	; (8000678 <HAL_GPIO_EXTI_Falling_Callback+0x268>)
 80004c0:	0089      	lsls	r1, r1, #2
 80004c2:	58cb      	ldr	r3, [r1, r3]
 80004c4:	1ad2      	subs	r2, r2, r3
 80004c6:	4b6b      	ldr	r3, [pc, #428]	; (8000674 <HAL_GPIO_EXTI_Falling_Callback+0x264>)
 80004c8:	601a      	str	r2, [r3, #0]
				time1_sum+=calc;
 80004ca:	4b6a      	ldr	r3, [pc, #424]	; (8000674 <HAL_GPIO_EXTI_Falling_Callback+0x264>)
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	18d2      	adds	r2, r2, r3
 80004d2:	4b68      	ldr	r3, [pc, #416]	; (8000674 <HAL_GPIO_EXTI_Falling_Callback+0x264>)
 80004d4:	601a      	str	r2, [r3, #0]
				time1[time_save_cnt[0]]=calc;
 80004d6:	4b66      	ldr	r3, [pc, #408]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004d8:	881b      	ldrh	r3, [r3, #0]
 80004da:	001a      	movs	r2, r3
 80004dc:	4b66      	ldr	r3, [pc, #408]	; (8000678 <HAL_GPIO_EXTI_Falling_Callback+0x268>)
 80004de:	0092      	lsls	r2, r2, #2
 80004e0:	68f9      	ldr	r1, [r7, #12]
 80004e2:	50d1      	str	r1, [r2, r3]
				distance[0]=(time1_sum/average_matrix_size)/calc_factor;
 80004e4:	4b63      	ldr	r3, [pc, #396]	; (8000674 <HAL_GPIO_EXTI_Falling_Callback+0x264>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	238c      	movs	r3, #140	; 0x8c
 80004ea:	0059      	lsls	r1, r3, #1
 80004ec:	0010      	movs	r0, r2
 80004ee:	f7ff fe07 	bl	8000100 <__udivsi3>
 80004f2:	0003      	movs	r3, r0
 80004f4:	001a      	movs	r2, r3
 80004f6:	4b61      	ldr	r3, [pc, #388]	; (800067c <HAL_GPIO_EXTI_Falling_Callback+0x26c>)
 80004f8:	601a      	str	r2, [r3, #0]
				break;
 80004fa:	e092      	b.n	8000622 <HAL_GPIO_EXTI_Falling_Callback+0x212>
				time_save_cnt[1]++;
 80004fc:	4b5c      	ldr	r3, [pc, #368]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80004fe:	885b      	ldrh	r3, [r3, #2]
 8000500:	3301      	adds	r3, #1
 8000502:	b29a      	uxth	r2, r3
 8000504:	4b5a      	ldr	r3, [pc, #360]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 8000506:	805a      	strh	r2, [r3, #2]
				if(time_save_cnt[1]>=average_matrix_size)
 8000508:	4b59      	ldr	r3, [pc, #356]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800050a:	885b      	ldrh	r3, [r3, #2]
 800050c:	2b27      	cmp	r3, #39	; 0x27
 800050e:	d902      	bls.n	8000516 <HAL_GPIO_EXTI_Falling_Callback+0x106>
					time_save_cnt[1]=0;
 8000510:	4b57      	ldr	r3, [pc, #348]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 8000512:	2200      	movs	r2, #0
 8000514:	805a      	strh	r2, [r3, #2]
				time2_sum-=time2[time_save_cnt[1]];
 8000516:	4b5a      	ldr	r3, [pc, #360]	; (8000680 <HAL_GPIO_EXTI_Falling_Callback+0x270>)
 8000518:	681a      	ldr	r2, [r3, #0]
 800051a:	4b55      	ldr	r3, [pc, #340]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800051c:	885b      	ldrh	r3, [r3, #2]
 800051e:	0019      	movs	r1, r3
 8000520:	4b58      	ldr	r3, [pc, #352]	; (8000684 <HAL_GPIO_EXTI_Falling_Callback+0x274>)
 8000522:	0089      	lsls	r1, r1, #2
 8000524:	58cb      	ldr	r3, [r1, r3]
 8000526:	1ad2      	subs	r2, r2, r3
 8000528:	4b55      	ldr	r3, [pc, #340]	; (8000680 <HAL_GPIO_EXTI_Falling_Callback+0x270>)
 800052a:	601a      	str	r2, [r3, #0]
				time2_sum+=calc;
 800052c:	4b54      	ldr	r3, [pc, #336]	; (8000680 <HAL_GPIO_EXTI_Falling_Callback+0x270>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	18d2      	adds	r2, r2, r3
 8000534:	4b52      	ldr	r3, [pc, #328]	; (8000680 <HAL_GPIO_EXTI_Falling_Callback+0x270>)
 8000536:	601a      	str	r2, [r3, #0]
				time2[time_save_cnt[1]]=calc;
 8000538:	4b4d      	ldr	r3, [pc, #308]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800053a:	885b      	ldrh	r3, [r3, #2]
 800053c:	001a      	movs	r2, r3
 800053e:	4b51      	ldr	r3, [pc, #324]	; (8000684 <HAL_GPIO_EXTI_Falling_Callback+0x274>)
 8000540:	0092      	lsls	r2, r2, #2
 8000542:	68f9      	ldr	r1, [r7, #12]
 8000544:	50d1      	str	r1, [r2, r3]
				distance[1]=(time2_sum/average_matrix_size)/calc_factor;
 8000546:	4b4e      	ldr	r3, [pc, #312]	; (8000680 <HAL_GPIO_EXTI_Falling_Callback+0x270>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	238c      	movs	r3, #140	; 0x8c
 800054c:	0059      	lsls	r1, r3, #1
 800054e:	0010      	movs	r0, r2
 8000550:	f7ff fdd6 	bl	8000100 <__udivsi3>
 8000554:	0003      	movs	r3, r0
 8000556:	001a      	movs	r2, r3
 8000558:	4b48      	ldr	r3, [pc, #288]	; (800067c <HAL_GPIO_EXTI_Falling_Callback+0x26c>)
 800055a:	605a      	str	r2, [r3, #4]
				break;
 800055c:	e061      	b.n	8000622 <HAL_GPIO_EXTI_Falling_Callback+0x212>
				time_save_cnt[2]++;
 800055e:	4b44      	ldr	r3, [pc, #272]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 8000560:	889b      	ldrh	r3, [r3, #4]
 8000562:	3301      	adds	r3, #1
 8000564:	b29a      	uxth	r2, r3
 8000566:	4b42      	ldr	r3, [pc, #264]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 8000568:	809a      	strh	r2, [r3, #4]
				if(time_save_cnt[2]>=average_matrix_size)
 800056a:	4b41      	ldr	r3, [pc, #260]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800056c:	889b      	ldrh	r3, [r3, #4]
 800056e:	2b27      	cmp	r3, #39	; 0x27
 8000570:	d902      	bls.n	8000578 <HAL_GPIO_EXTI_Falling_Callback+0x168>
					time_save_cnt[2]=0;
 8000572:	4b3f      	ldr	r3, [pc, #252]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 8000574:	2200      	movs	r2, #0
 8000576:	809a      	strh	r2, [r3, #4]
				time3_sum-=time3[time_save_cnt[2]];
 8000578:	4b43      	ldr	r3, [pc, #268]	; (8000688 <HAL_GPIO_EXTI_Falling_Callback+0x278>)
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	4b3c      	ldr	r3, [pc, #240]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800057e:	889b      	ldrh	r3, [r3, #4]
 8000580:	0019      	movs	r1, r3
 8000582:	4b42      	ldr	r3, [pc, #264]	; (800068c <HAL_GPIO_EXTI_Falling_Callback+0x27c>)
 8000584:	0089      	lsls	r1, r1, #2
 8000586:	58cb      	ldr	r3, [r1, r3]
 8000588:	1ad2      	subs	r2, r2, r3
 800058a:	4b3f      	ldr	r3, [pc, #252]	; (8000688 <HAL_GPIO_EXTI_Falling_Callback+0x278>)
 800058c:	601a      	str	r2, [r3, #0]
				time3_sum+=calc;
 800058e:	4b3e      	ldr	r3, [pc, #248]	; (8000688 <HAL_GPIO_EXTI_Falling_Callback+0x278>)
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	18d2      	adds	r2, r2, r3
 8000596:	4b3c      	ldr	r3, [pc, #240]	; (8000688 <HAL_GPIO_EXTI_Falling_Callback+0x278>)
 8000598:	601a      	str	r2, [r3, #0]
				time3[time_save_cnt[2]]=calc;
 800059a:	4b35      	ldr	r3, [pc, #212]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 800059c:	889b      	ldrh	r3, [r3, #4]
 800059e:	001a      	movs	r2, r3
 80005a0:	4b3a      	ldr	r3, [pc, #232]	; (800068c <HAL_GPIO_EXTI_Falling_Callback+0x27c>)
 80005a2:	0092      	lsls	r2, r2, #2
 80005a4:	68f9      	ldr	r1, [r7, #12]
 80005a6:	50d1      	str	r1, [r2, r3]
				distance[2]=(time3_sum/average_matrix_size)/calc_factor;
 80005a8:	4b37      	ldr	r3, [pc, #220]	; (8000688 <HAL_GPIO_EXTI_Falling_Callback+0x278>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	238c      	movs	r3, #140	; 0x8c
 80005ae:	0059      	lsls	r1, r3, #1
 80005b0:	0010      	movs	r0, r2
 80005b2:	f7ff fda5 	bl	8000100 <__udivsi3>
 80005b6:	0003      	movs	r3, r0
 80005b8:	001a      	movs	r2, r3
 80005ba:	4b30      	ldr	r3, [pc, #192]	; (800067c <HAL_GPIO_EXTI_Falling_Callback+0x26c>)
 80005bc:	609a      	str	r2, [r3, #8]
				break;
 80005be:	e030      	b.n	8000622 <HAL_GPIO_EXTI_Falling_Callback+0x212>
				time_save_cnt[3]++;
 80005c0:	4b2b      	ldr	r3, [pc, #172]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005c2:	88db      	ldrh	r3, [r3, #6]
 80005c4:	3301      	adds	r3, #1
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	4b29      	ldr	r3, [pc, #164]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005ca:	80da      	strh	r2, [r3, #6]
				if(time_save_cnt[3]>=average_matrix_size)
 80005cc:	4b28      	ldr	r3, [pc, #160]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005ce:	88db      	ldrh	r3, [r3, #6]
 80005d0:	2b27      	cmp	r3, #39	; 0x27
 80005d2:	d902      	bls.n	80005da <HAL_GPIO_EXTI_Falling_Callback+0x1ca>
					time_save_cnt[3]=0;
 80005d4:	4b26      	ldr	r3, [pc, #152]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	80da      	strh	r2, [r3, #6]
				time4_sum-=time4[time_save_cnt[3]];
 80005da:	4b2d      	ldr	r3, [pc, #180]	; (8000690 <HAL_GPIO_EXTI_Falling_Callback+0x280>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	4b24      	ldr	r3, [pc, #144]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005e0:	88db      	ldrh	r3, [r3, #6]
 80005e2:	0019      	movs	r1, r3
 80005e4:	4b2b      	ldr	r3, [pc, #172]	; (8000694 <HAL_GPIO_EXTI_Falling_Callback+0x284>)
 80005e6:	0089      	lsls	r1, r1, #2
 80005e8:	58cb      	ldr	r3, [r1, r3]
 80005ea:	1ad2      	subs	r2, r2, r3
 80005ec:	4b28      	ldr	r3, [pc, #160]	; (8000690 <HAL_GPIO_EXTI_Falling_Callback+0x280>)
 80005ee:	601a      	str	r2, [r3, #0]
				time4_sum+=calc;
 80005f0:	4b27      	ldr	r3, [pc, #156]	; (8000690 <HAL_GPIO_EXTI_Falling_Callback+0x280>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	18d2      	adds	r2, r2, r3
 80005f8:	4b25      	ldr	r3, [pc, #148]	; (8000690 <HAL_GPIO_EXTI_Falling_Callback+0x280>)
 80005fa:	601a      	str	r2, [r3, #0]
				time4[time_save_cnt[3]]=calc;
 80005fc:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <HAL_GPIO_EXTI_Falling_Callback+0x260>)
 80005fe:	88db      	ldrh	r3, [r3, #6]
 8000600:	001a      	movs	r2, r3
 8000602:	4b24      	ldr	r3, [pc, #144]	; (8000694 <HAL_GPIO_EXTI_Falling_Callback+0x284>)
 8000604:	0092      	lsls	r2, r2, #2
 8000606:	68f9      	ldr	r1, [r7, #12]
 8000608:	50d1      	str	r1, [r2, r3]
				distance[3]=(time4_sum/average_matrix_size)/calc_factor;
 800060a:	4b21      	ldr	r3, [pc, #132]	; (8000690 <HAL_GPIO_EXTI_Falling_Callback+0x280>)
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	238c      	movs	r3, #140	; 0x8c
 8000610:	0059      	lsls	r1, r3, #1
 8000612:	0010      	movs	r0, r2
 8000614:	f7ff fd74 	bl	8000100 <__udivsi3>
 8000618:	0003      	movs	r3, r0
 800061a:	001a      	movs	r2, r3
 800061c:	4b17      	ldr	r3, [pc, #92]	; (800067c <HAL_GPIO_EXTI_Falling_Callback+0x26c>)
 800061e:	60da      	str	r2, [r3, #12]
				break;
 8000620:	46c0      	nop			; (mov r8, r8)
			}

			sensor_read_ok[sensor_cnt-1]=1;
 8000622:	4b10      	ldr	r3, [pc, #64]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	3b01      	subs	r3, #1
 8000628:	4a10      	ldr	r2, [pc, #64]	; (800066c <HAL_GPIO_EXTI_Falling_Callback+0x25c>)
 800062a:	2101      	movs	r1, #1
 800062c:	54d1      	strb	r1, [r2, r3]
		}

		measurment_ongoing=0;	//end of measurement cycle
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <HAL_GPIO_EXTI_Falling_Callback+0x24c>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]

		//next sensor selection

		if(sensor_cnt>=sensor_nbr)
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000636:	781a      	ldrb	r2, [r3, #0]
 8000638:	4b17      	ldr	r3, [pc, #92]	; (8000698 <HAL_GPIO_EXTI_Falling_Callback+0x288>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	429a      	cmp	r2, r3
 800063e:	d303      	bcc.n	8000648 <HAL_GPIO_EXTI_Falling_Callback+0x238>
		{
			sensor_cnt=1;
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000642:	2201      	movs	r2, #1
 8000644:	701a      	strb	r2, [r3, #0]
		}

	}


}
 8000646:	e005      	b.n	8000654 <HAL_GPIO_EXTI_Falling_Callback+0x244>
			sensor_cnt++;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	3301      	adds	r3, #1
 800064e:	b2da      	uxtb	r2, r3
 8000650:	4b04      	ldr	r3, [pc, #16]	; (8000664 <HAL_GPIO_EXTI_Falling_Callback+0x254>)
 8000652:	701a      	strb	r2, [r3, #0]
}
 8000654:	46c0      	nop			; (mov r8, r8)
 8000656:	46bd      	mov	sp, r7
 8000658:	b004      	add	sp, #16
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000078 	.word	0x20000078
 8000660:	40012c00 	.word	0x40012c00
 8000664:	20000000 	.word	0x20000000
 8000668:	2000007c 	.word	0x2000007c
 800066c:	2000031c 	.word	0x2000031c
 8000670:	20000080 	.word	0x20000080
 8000674:	20000064 	.word	0x20000064
 8000678:	2000009c 	.word	0x2000009c
 800067c:	20000088 	.word	0x20000088
 8000680:	20000068 	.word	0x20000068
 8000684:	2000027c 	.word	0x2000027c
 8000688:	2000006c 	.word	0x2000006c
 800068c:	200001dc 	.word	0x200001dc
 8000690:	20000070 	.word	0x20000070
 8000694:	2000013c 	.word	0x2000013c
 8000698:	2000002c 	.word	0x2000002c

0800069c <measurement>:

void measurement(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	static uint8_t trig_flag=0;

	//start measurement cycle

	if(measurment_ongoing==0)
 80006a0:	4b5a      	ldr	r3, [pc, #360]	; (800080c <measurement+0x170>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d000      	beq.n	80006ac <measurement+0x10>
 80006aa:	e074      	b.n	8000796 <measurement+0xfa>
	{
		if(trig_flag==0)	//start impuls
 80006ac:	4b58      	ldr	r3, [pc, #352]	; (8000810 <measurement+0x174>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d132      	bne.n	800071a <measurement+0x7e>
		{


			TIM1->CNT=0;
 80006b4:	4b57      	ldr	r3, [pc, #348]	; (8000814 <measurement+0x178>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	625a      	str	r2, [r3, #36]	; 0x24
			trig_flag=1;
 80006ba:	4b55      	ldr	r3, [pc, #340]	; (8000810 <measurement+0x174>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
			switch(sensor_cnt)
 80006c0:	4b55      	ldr	r3, [pc, #340]	; (8000818 <measurement+0x17c>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d010      	beq.n	80006ea <measurement+0x4e>
 80006c8:	dc02      	bgt.n	80006d0 <measurement+0x34>
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d005      	beq.n	80006da <measurement+0x3e>
				break;
			case 4:
				TRIG4_on;
				break;
			default:
				break;
 80006ce:	e024      	b.n	800071a <measurement+0x7e>
			switch(sensor_cnt)
 80006d0:	2b03      	cmp	r3, #3
 80006d2:	d012      	beq.n	80006fa <measurement+0x5e>
 80006d4:	2b04      	cmp	r3, #4
 80006d6:	d018      	beq.n	800070a <measurement+0x6e>
				break;
 80006d8:	e01f      	b.n	800071a <measurement+0x7e>
				TRIG1_on;
 80006da:	23a0      	movs	r3, #160	; 0xa0
 80006dc:	05db      	lsls	r3, r3, #23
 80006de:	2201      	movs	r2, #1
 80006e0:	2104      	movs	r1, #4
 80006e2:	0018      	movs	r0, r3
 80006e4:	f002 fdeb 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80006e8:	e017      	b.n	800071a <measurement+0x7e>
				TRIG2_on;
 80006ea:	23a0      	movs	r3, #160	; 0xa0
 80006ec:	05db      	lsls	r3, r3, #23
 80006ee:	2201      	movs	r2, #1
 80006f0:	2108      	movs	r1, #8
 80006f2:	0018      	movs	r0, r3
 80006f4:	f002 fde3 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80006f8:	e00f      	b.n	800071a <measurement+0x7e>
				TRIG3_on;
 80006fa:	23a0      	movs	r3, #160	; 0xa0
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	2201      	movs	r2, #1
 8000700:	2110      	movs	r1, #16
 8000702:	0018      	movs	r0, r3
 8000704:	f002 fddb 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8000708:	e007      	b.n	800071a <measurement+0x7e>
				TRIG4_on;
 800070a:	23a0      	movs	r3, #160	; 0xa0
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	2201      	movs	r2, #1
 8000710:	2120      	movs	r1, #32
 8000712:	0018      	movs	r0, r3
 8000714:	f002 fdd3 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8000718:	46c0      	nop			; (mov r8, r8)
			}
		}

		if(trig_flag==1)
 800071a:	4b3d      	ldr	r3, [pc, #244]	; (8000810 <measurement+0x174>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b01      	cmp	r3, #1
 8000720:	d139      	bne.n	8000796 <measurement+0xfa>
		{
			if(TIM1->CNT>TIM1_20us) //20us
 8000722:	4b3c      	ldr	r3, [pc, #240]	; (8000814 <measurement+0x178>)
 8000724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000726:	2b19      	cmp	r3, #25
 8000728:	d935      	bls.n	8000796 <measurement+0xfa>
			{
				switch(sensor_cnt)
 800072a:	4b3b      	ldr	r3, [pc, #236]	; (8000818 <measurement+0x17c>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b02      	cmp	r3, #2
 8000730:	d010      	beq.n	8000754 <measurement+0xb8>
 8000732:	dc02      	bgt.n	800073a <measurement+0x9e>
 8000734:	2b01      	cmp	r3, #1
 8000736:	d005      	beq.n	8000744 <measurement+0xa8>
					break;
				case 4:
					TRIG4_off;
					break;
				default:
					break;
 8000738:	e024      	b.n	8000784 <measurement+0xe8>
				switch(sensor_cnt)
 800073a:	2b03      	cmp	r3, #3
 800073c:	d012      	beq.n	8000764 <measurement+0xc8>
 800073e:	2b04      	cmp	r3, #4
 8000740:	d018      	beq.n	8000774 <measurement+0xd8>
					break;
 8000742:	e01f      	b.n	8000784 <measurement+0xe8>
					TRIG1_off;
 8000744:	23a0      	movs	r3, #160	; 0xa0
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	2200      	movs	r2, #0
 800074a:	2104      	movs	r1, #4
 800074c:	0018      	movs	r0, r3
 800074e:	f002 fdb6 	bl	80032be <HAL_GPIO_WritePin>
					break;
 8000752:	e017      	b.n	8000784 <measurement+0xe8>
					TRIG2_off;
 8000754:	23a0      	movs	r3, #160	; 0xa0
 8000756:	05db      	lsls	r3, r3, #23
 8000758:	2200      	movs	r2, #0
 800075a:	2108      	movs	r1, #8
 800075c:	0018      	movs	r0, r3
 800075e:	f002 fdae 	bl	80032be <HAL_GPIO_WritePin>
					break;
 8000762:	e00f      	b.n	8000784 <measurement+0xe8>
					TRIG3_off;
 8000764:	23a0      	movs	r3, #160	; 0xa0
 8000766:	05db      	lsls	r3, r3, #23
 8000768:	2200      	movs	r2, #0
 800076a:	2110      	movs	r1, #16
 800076c:	0018      	movs	r0, r3
 800076e:	f002 fda6 	bl	80032be <HAL_GPIO_WritePin>
					break;
 8000772:	e007      	b.n	8000784 <measurement+0xe8>
					TRIG4_off;
 8000774:	23a0      	movs	r3, #160	; 0xa0
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	2200      	movs	r2, #0
 800077a:	2120      	movs	r1, #32
 800077c:	0018      	movs	r0, r3
 800077e:	f002 fd9e 	bl	80032be <HAL_GPIO_WritePin>
					break;
 8000782:	46c0      	nop			; (mov r8, r8)
				}
				measurment_ongoing=1;
 8000784:	4b21      	ldr	r3, [pc, #132]	; (800080c <measurement+0x170>)
 8000786:	2201      	movs	r2, #1
 8000788:	701a      	strb	r2, [r3, #0]
				trig_flag=0;
 800078a:	4b21      	ldr	r3, [pc, #132]	; (8000810 <measurement+0x174>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]

				sensor_timeout=0;
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <measurement+0x180>)
 8000792:	2200      	movs	r2, #0
 8000794:	801a      	strh	r2, [r3, #0]
	}


	//if there is no response from sensor, reset flag and add sensor fault

	if(measurment_ongoing==1)
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <measurement+0x170>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	b2db      	uxtb	r3, r3
 800079c:	2b01      	cmp	r3, #1
 800079e:	d125      	bne.n	80007ec <measurement+0x150>
	{
		if(sensor_timeout>200)
 80007a0:	4b1e      	ldr	r3, [pc, #120]	; (800081c <measurement+0x180>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	2bc8      	cmp	r3, #200	; 0xc8
 80007a6:	d921      	bls.n	80007ec <measurement+0x150>
		{
			sensor_fault_cnt[sensor_cnt-1]++;
 80007a8:	4b1b      	ldr	r3, [pc, #108]	; (8000818 <measurement+0x17c>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	4a1c      	ldr	r2, [pc, #112]	; (8000820 <measurement+0x184>)
 80007b0:	5cd2      	ldrb	r2, [r2, r3]
 80007b2:	3201      	adds	r2, #1
 80007b4:	b2d1      	uxtb	r1, r2
 80007b6:	4a1a      	ldr	r2, [pc, #104]	; (8000820 <measurement+0x184>)
 80007b8:	54d1      	strb	r1, [r2, r3]
			sensor_read_ok[sensor_cnt-1]=0;
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <measurement+0x17c>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	3b01      	subs	r3, #1
 80007c0:	4a18      	ldr	r2, [pc, #96]	; (8000824 <measurement+0x188>)
 80007c2:	2100      	movs	r1, #0
 80007c4:	54d1      	strb	r1, [r2, r3]

			//next sensor selection

			if(sensor_cnt>=sensor_nbr)
 80007c6:	4b14      	ldr	r3, [pc, #80]	; (8000818 <measurement+0x17c>)
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <measurement+0x18c>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d303      	bcc.n	80007da <measurement+0x13e>
			{
				sensor_cnt=1;
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <measurement+0x17c>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	701a      	strb	r2, [r3, #0]
 80007d8:	e005      	b.n	80007e6 <measurement+0x14a>
			}
			else
			{
				sensor_cnt++;
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <measurement+0x17c>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <measurement+0x17c>)
 80007e4:	701a      	strb	r2, [r3, #0]
			}

			measurment_ongoing=0;
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <measurement+0x170>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]
		}
	}

	// check if there is measurment
	if(measurment_ongoing==2)
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <measurement+0x170>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	2b02      	cmp	r3, #2
 80007f4:	d106      	bne.n	8000804 <measurement+0x168>
	{
		if(TIM1->CNT>TIM1_100us)	//100us
 80007f6:	4b07      	ldr	r3, [pc, #28]	; (8000814 <measurement+0x178>)
 80007f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007fa:	2b80      	cmp	r3, #128	; 0x80
 80007fc:	d902      	bls.n	8000804 <measurement+0x168>
		{
			measurment_ongoing=3;
 80007fe:	4b03      	ldr	r3, [pc, #12]	; (800080c <measurement+0x170>)
 8000800:	2203      	movs	r2, #3
 8000802:	701a      	strb	r2, [r3, #0]
		}
	}



}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	20000078 	.word	0x20000078
 8000810:	2000007b 	.word	0x2000007b
 8000814:	40012c00 	.word	0x40012c00
 8000818:	20000000 	.word	0x20000000
 800081c:	20000076 	.word	0x20000076
 8000820:	2000007c 	.word	0x2000007c
 8000824:	2000031c 	.word	0x2000031c
 8000828:	2000002c 	.word	0x2000002c

0800082c <error_handler>:

void error_handler(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
	if(t2>10)
 8000832:	4b1d      	ldr	r3, [pc, #116]	; (80008a8 <error_handler+0x7c>)
 8000834:	881b      	ldrh	r3, [r3, #0]
 8000836:	2b0a      	cmp	r3, #10
 8000838:	d931      	bls.n	800089e <error_handler+0x72>
	{
		t2=0;
 800083a:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <error_handler+0x7c>)
 800083c:	2200      	movs	r2, #0
 800083e:	801a      	strh	r2, [r3, #0]

		for(uint8_t i=0; i<sensor_nbr; i++)
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	2200      	movs	r2, #0
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	e024      	b.n	8000892 <error_handler+0x66>
		{
			if(sensor_read_ok[i]==0)
 8000848:	1dfb      	adds	r3, r7, #7
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	4a17      	ldr	r2, [pc, #92]	; (80008ac <error_handler+0x80>)
 800084e:	5cd3      	ldrb	r3, [r2, r3]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d114      	bne.n	800087e <error_handler+0x52>
			{
				if(sensor_fault_cnt[i]>sensor_defective_treshold)
 8000854:	1dfb      	adds	r3, r7, #7
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	4a15      	ldr	r2, [pc, #84]	; (80008b0 <error_handler+0x84>)
 800085a:	5cd3      	ldrb	r3, [r2, r3]
 800085c:	2b0a      	cmp	r3, #10
 800085e:	d913      	bls.n	8000888 <error_handler+0x5c>
				{
					sensor_fault|=1<<i;
 8000860:	1dfb      	adds	r3, r7, #7
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2201      	movs	r2, #1
 8000866:	409a      	lsls	r2, r3
 8000868:	0013      	movs	r3, r2
 800086a:	b25a      	sxtb	r2, r3
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <error_handler+0x88>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	b25b      	sxtb	r3, r3
 8000872:	4313      	orrs	r3, r2
 8000874:	b25b      	sxtb	r3, r3
 8000876:	b2da      	uxtb	r2, r3
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <error_handler+0x88>)
 800087a:	701a      	strb	r2, [r3, #0]
 800087c:	e004      	b.n	8000888 <error_handler+0x5c>
				}
			}
			else
			{
				sensor_fault_cnt[i]=0;
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	4a0b      	ldr	r2, [pc, #44]	; (80008b0 <error_handler+0x84>)
 8000884:	2100      	movs	r1, #0
 8000886:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0; i<sensor_nbr; i++)
 8000888:	1dfb      	adds	r3, r7, #7
 800088a:	781a      	ldrb	r2, [r3, #0]
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	3201      	adds	r2, #1
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <error_handler+0x8c>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	1dfa      	adds	r2, r7, #7
 8000898:	7812      	ldrb	r2, [r2, #0]
 800089a:	429a      	cmp	r2, r3
 800089c:	d3d4      	bcc.n	8000848 <error_handler+0x1c>


	}


}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b002      	add	sp, #8
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	20000052 	.word	0x20000052
 80008ac:	2000031c 	.word	0x2000031c
 80008b0:	2000007c 	.word	0x2000007c
 80008b4:	20000074 	.word	0x20000074
 80008b8:	2000002c 	.word	0x2000002c

080008bc <controll>:

void controll(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
	uint32_t calc;


	if(t3>5)
 80008c2:	4bd7      	ldr	r3, [pc, #860]	; (8000c20 <controll+0x364>)
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	2b05      	cmp	r3, #5
 80008c8:	d801      	bhi.n	80008ce <controll+0x12>
 80008ca:	f000 fca4 	bl	8001216 <controll+0x95a>
	{
		t3=0;
 80008ce:	4bd4      	ldr	r3, [pc, #848]	; (8000c20 <controll+0x364>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	801a      	strh	r2, [r3, #0]

		//make calculation
		if(sensor_nbr>3)	//4 sensors
 80008d4:	4bd3      	ldr	r3, [pc, #844]	; (8000c24 <controll+0x368>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b03      	cmp	r3, #3
 80008da:	d950      	bls.n	800097e <controll+0xc2>
		{
			calc=distance[sensor_left_edge]+distance[sensor_left_center];
 80008dc:	4bd2      	ldr	r3, [pc, #840]	; (8000c28 <controll+0x36c>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4bd1      	ldr	r3, [pc, #836]	; (8000c28 <controll+0x36c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	18d3      	adds	r3, r2, r3
 80008e6:	607b      	str	r3, [r7, #4]
			calc/=2;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	085b      	lsrs	r3, r3, #1
 80008ec:	607b      	str	r3, [r7, #4]
			L_height=calc;
 80008ee:	4bcf      	ldr	r3, [pc, #828]	; (8000c2c <controll+0x370>)
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	601a      	str	r2, [r3, #0]

			calc=distance[sensor_right_edge]+distance[sensor_right_center];
 80008f4:	4bcc      	ldr	r3, [pc, #816]	; (8000c28 <controll+0x36c>)
 80008f6:	689a      	ldr	r2, [r3, #8]
 80008f8:	4bcb      	ldr	r3, [pc, #812]	; (8000c28 <controll+0x36c>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	18d3      	adds	r3, r2, r3
 80008fe:	607b      	str	r3, [r7, #4]
			calc/=2;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	085b      	lsrs	r3, r3, #1
 8000904:	607b      	str	r3, [r7, #4]
			R_height=calc;
 8000906:	4bca      	ldr	r3, [pc, #808]	; (8000c30 <controll+0x374>)
 8000908:	687a      	ldr	r2, [r7, #4]
 800090a:	601a      	str	r2, [r3, #0]

			AClower_hist=(POT_sens/AngleSensRangeFactor)+AngleCorectionLower_hist_min;
 800090c:	4bc9      	ldr	r3, [pc, #804]	; (8000c34 <controll+0x378>)
 800090e:	881b      	ldrh	r3, [r3, #0]
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	b29b      	uxth	r3, r3
 8000914:	3364      	adds	r3, #100	; 0x64
 8000916:	001a      	movs	r2, r3
 8000918:	4bc7      	ldr	r3, [pc, #796]	; (8000c38 <controll+0x37c>)
 800091a:	601a      	str	r2, [r3, #0]

			calc=0;
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]

			for(uint8_t i=0; i<4; i++)
 8000920:	1cfb      	adds	r3, r7, #3
 8000922:	2200      	movs	r2, #0
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	e00c      	b.n	8000942 <controll+0x86>
			{
				calc+=distance[i];
 8000928:	1cfb      	adds	r3, r7, #3
 800092a:	781a      	ldrb	r2, [r3, #0]
 800092c:	4bbe      	ldr	r3, [pc, #760]	; (8000c28 <controll+0x36c>)
 800092e:	0092      	lsls	r2, r2, #2
 8000930:	58d3      	ldr	r3, [r2, r3]
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	18d3      	adds	r3, r2, r3
 8000936:	607b      	str	r3, [r7, #4]
			for(uint8_t i=0; i<4; i++)
 8000938:	1cfb      	adds	r3, r7, #3
 800093a:	781a      	ldrb	r2, [r3, #0]
 800093c:	1cfb      	adds	r3, r7, #3
 800093e:	3201      	adds	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
 8000942:	1cfb      	adds	r3, r7, #3
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b03      	cmp	r3, #3
 8000948:	d9ee      	bls.n	8000928 <controll+0x6c>
			}

			beam_height=calc/4;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	089a      	lsrs	r2, r3, #2
 800094e:	4bbb      	ldr	r3, [pc, #748]	; (8000c3c <controll+0x380>)
 8000950:	601a      	str	r2, [r3, #0]

			beam_hist=(HeightCorrection_hist_min+(POT_sens/HeightSensRangeFactor))/2;
 8000952:	4bb8      	ldr	r3, [pc, #736]	; (8000c34 <controll+0x378>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	08db      	lsrs	r3, r3, #3
 8000958:	b29b      	uxth	r3, r3
 800095a:	3332      	adds	r3, #50	; 0x32
 800095c:	2b00      	cmp	r3, #0
 800095e:	da00      	bge.n	8000962 <controll+0xa6>
 8000960:	3301      	adds	r3, #1
 8000962:	105b      	asrs	r3, r3, #1
 8000964:	001a      	movs	r2, r3
 8000966:	4bb6      	ldr	r3, [pc, #728]	; (8000c40 <controll+0x384>)
 8000968:	601a      	str	r2, [r3, #0]

			beam_height_set=(POT_height/HeightRangeFactor)+HeightCorrection_minimum;
 800096a:	4bb6      	ldr	r3, [pc, #728]	; (8000c44 <controll+0x388>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	085b      	lsrs	r3, r3, #1
 8000970:	b29b      	uxth	r3, r3
 8000972:	332d      	adds	r3, #45	; 0x2d
 8000974:	33ff      	adds	r3, #255	; 0xff
 8000976:	001a      	movs	r2, r3
 8000978:	4bb3      	ldr	r3, [pc, #716]	; (8000c48 <controll+0x38c>)
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	e000      	b.n	8000980 <controll+0xc4>
			case 0:	//LE RE

				break;
			case 1:	//LE RC

				break;
 800097e:	46c0      	nop			; (mov r8, r8)

				break;
			}
		}

		if(sensor_fault==0)	//normal operation
 8000980:	4bb2      	ldr	r3, [pc, #712]	; (8000c4c <controll+0x390>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d000      	beq.n	800098a <controll+0xce>
 8000988:	e262      	b.n	8000e50 <controll+0x594>
		{
			if(SW1_state)	//STOP operation
 800098a:	4bb1      	ldr	r3, [pc, #708]	; (8000c50 <controll+0x394>)
 800098c:	2120      	movs	r1, #32
 800098e:	0018      	movs	r0, r3
 8000990:	f002 fc78 	bl	8003284 <HAL_GPIO_ReadPin>
 8000994:	0003      	movs	r3, r0
 8000996:	2b01      	cmp	r3, #1
 8000998:	d016      	beq.n	80009c8 <controll+0x10c>
			{
				mode=0;
 800099a:	4bae      	ldr	r3, [pc, #696]	; (8000c54 <controll+0x398>)
 800099c:	2200      	movs	r2, #0
 800099e:	701a      	strb	r2, [r3, #0]
				LED1_on;
 80009a0:	2380      	movs	r3, #128	; 0x80
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	48aa      	ldr	r0, [pc, #680]	; (8000c50 <controll+0x394>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	0019      	movs	r1, r3
 80009aa:	f002 fc88 	bl	80032be <HAL_GPIO_WritePin>
				LED2_off;
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	48a7      	ldr	r0, [pc, #668]	; (8000c50 <controll+0x394>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	0019      	movs	r1, r3
 80009b8:	f002 fc81 	bl	80032be <HAL_GPIO_WritePin>
				LED3_off;
 80009bc:	4ba4      	ldr	r3, [pc, #656]	; (8000c50 <controll+0x394>)
 80009be:	2200      	movs	r2, #0
 80009c0:	2180      	movs	r1, #128	; 0x80
 80009c2:	0018      	movs	r0, r3
 80009c4:	f002 fc7b 	bl	80032be <HAL_GPIO_WritePin>

			}
			if(SW2_state)	//angle correction on
 80009c8:	4ba1      	ldr	r3, [pc, #644]	; (8000c50 <controll+0x394>)
 80009ca:	2110      	movs	r1, #16
 80009cc:	0018      	movs	r0, r3
 80009ce:	f002 fc59 	bl	8003284 <HAL_GPIO_ReadPin>
 80009d2:	0003      	movs	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d016      	beq.n	8000a06 <controll+0x14a>
			{
				mode=1;
 80009d8:	4b9e      	ldr	r3, [pc, #632]	; (8000c54 <controll+0x398>)
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
				LED1_off;
 80009de:	2380      	movs	r3, #128	; 0x80
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	489b      	ldr	r0, [pc, #620]	; (8000c50 <controll+0x394>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	0019      	movs	r1, r3
 80009e8:	f002 fc69 	bl	80032be <HAL_GPIO_WritePin>
				LED2_on;
 80009ec:	2380      	movs	r3, #128	; 0x80
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4897      	ldr	r0, [pc, #604]	; (8000c50 <controll+0x394>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	0019      	movs	r1, r3
 80009f6:	f002 fc62 	bl	80032be <HAL_GPIO_WritePin>
				LED3_off;
 80009fa:	4b95      	ldr	r3, [pc, #596]	; (8000c50 <controll+0x394>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	0018      	movs	r0, r3
 8000a02:	f002 fc5c 	bl	80032be <HAL_GPIO_WritePin>

			}
			if(SW3_state)	//angle and height correction on
 8000a06:	4b92      	ldr	r3, [pc, #584]	; (8000c50 <controll+0x394>)
 8000a08:	2108      	movs	r1, #8
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f002 fc3a 	bl	8003284 <HAL_GPIO_ReadPin>
 8000a10:	0003      	movs	r3, r0
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d016      	beq.n	8000a44 <controll+0x188>
			{
				mode=2;
 8000a16:	4b8f      	ldr	r3, [pc, #572]	; (8000c54 <controll+0x398>)
 8000a18:	2202      	movs	r2, #2
 8000a1a:	701a      	strb	r2, [r3, #0]
				LED1_off;
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	488b      	ldr	r0, [pc, #556]	; (8000c50 <controll+0x394>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	0019      	movs	r1, r3
 8000a26:	f002 fc4a 	bl	80032be <HAL_GPIO_WritePin>
				LED2_off;
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	4888      	ldr	r0, [pc, #544]	; (8000c50 <controll+0x394>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	0019      	movs	r1, r3
 8000a34:	f002 fc43 	bl	80032be <HAL_GPIO_WritePin>
				LED3_on;
 8000a38:	4b85      	ldr	r3, [pc, #532]	; (8000c50 <controll+0x394>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f002 fc3d 	bl	80032be <HAL_GPIO_WritePin>

			}

			if(mode==0)	//STOP operation
 8000a44:	4b83      	ldr	r3, [pc, #524]	; (8000c54 <controll+0x398>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d121      	bne.n	8000a92 <controll+0x1d6>
			{
				OUT_DW_off;
 8000a4e:	2380      	movs	r3, #128	; 0x80
 8000a50:	0159      	lsls	r1, r3, #5
 8000a52:	23a0      	movs	r3, #160	; 0xa0
 8000a54:	05db      	lsls	r3, r3, #23
 8000a56:	2200      	movs	r2, #0
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f002 fc30 	bl	80032be <HAL_GPIO_WritePin>
				OUT_UP_off;
 8000a5e:	2380      	movs	r3, #128	; 0x80
 8000a60:	0119      	lsls	r1, r3, #4
 8000a62:	23a0      	movs	r3, #160	; 0xa0
 8000a64:	05db      	lsls	r3, r3, #23
 8000a66:	2200      	movs	r2, #0
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f002 fc28 	bl	80032be <HAL_GPIO_WritePin>
				OUT_L_off;
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	00d9      	lsls	r1, r3, #3
 8000a72:	23a0      	movs	r3, #160	; 0xa0
 8000a74:	05db      	lsls	r3, r3, #23
 8000a76:	2200      	movs	r2, #0
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f002 fc20 	bl	80032be <HAL_GPIO_WritePin>
				OUT_R_off;
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	0099      	lsls	r1, r3, #2
 8000a82:	23a0      	movs	r3, #160	; 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	2200      	movs	r2, #0
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f002 fc18 	bl	80032be <HAL_GPIO_WritePin>

		}

	}

}
 8000a8e:	f000 fbc2 	bl	8001216 <controll+0x95a>
			else if(mode<3) //angle correction
 8000a92:	4b70      	ldr	r3, [pc, #448]	; (8000c54 <controll+0x398>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	d900      	bls.n	8000a9e <controll+0x1e2>
 8000a9c:	e1ba      	b.n	8000e14 <controll+0x558>
				if(L_height>R_height)	//right side lower then left
 8000a9e:	4b63      	ldr	r3, [pc, #396]	; (8000c2c <controll+0x370>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	4b63      	ldr	r3, [pc, #396]	; (8000c30 <controll+0x374>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	d96a      	bls.n	8000b80 <controll+0x2c4>
					OUT_L_off;
 8000aaa:	2380      	movs	r3, #128	; 0x80
 8000aac:	00d9      	lsls	r1, r3, #3
 8000aae:	23a0      	movs	r3, #160	; 0xa0
 8000ab0:	05db      	lsls	r3, r3, #23
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f002 fc02 	bl	80032be <HAL_GPIO_WritePin>
					calc=L_height-R_height;
 8000aba:	4b5c      	ldr	r3, [pc, #368]	; (8000c2c <controll+0x370>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	4b5c      	ldr	r3, [pc, #368]	; (8000c30 <controll+0x374>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	607b      	str	r3, [r7, #4]
					hydr_Lflag=0;
 8000ac6:	4b64      	ldr	r3, [pc, #400]	; (8000c58 <controll+0x39c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
					if(calc<ACupper_hist)	//turn off coil for picking up right side
 8000acc:	4b63      	ldr	r3, [pc, #396]	; (8000c5c <controll+0x3a0>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d20a      	bcs.n	8000aec <controll+0x230>
						OUT_R_off;
 8000ad6:	2380      	movs	r3, #128	; 0x80
 8000ad8:	0099      	lsls	r1, r3, #2
 8000ada:	23a0      	movs	r3, #160	; 0xa0
 8000adc:	05db      	lsls	r3, r3, #23
 8000ade:	2200      	movs	r2, #0
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f002 fbec 	bl	80032be <HAL_GPIO_WritePin>
						hydr_Rflag=0;
 8000ae6:	4b5e      	ldr	r3, [pc, #376]	; (8000c60 <controll+0x3a4>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	701a      	strb	r2, [r3, #0]
					if(calc>AClower_hist)	//turn on coil
 8000aec:	4b52      	ldr	r3, [pc, #328]	; (8000c38 <controll+0x37c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d911      	bls.n	8000b1a <controll+0x25e>
						if(hydr_Rflag==0)
 8000af6:	4b5a      	ldr	r3, [pc, #360]	; (8000c60 <controll+0x3a4>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d10d      	bne.n	8000b1a <controll+0x25e>
							OUT_R_on;
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	0099      	lsls	r1, r3, #2
 8000b02:	23a0      	movs	r3, #160	; 0xa0
 8000b04:	05db      	lsls	r3, r3, #23
 8000b06:	2201      	movs	r2, #1
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f002 fbd8 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000b0e:	4b55      	ldr	r3, [pc, #340]	; (8000c64 <controll+0x3a8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	801a      	strh	r2, [r3, #0]
							hydr_Rflag=1;
 8000b14:	4b52      	ldr	r3, [pc, #328]	; (8000c60 <controll+0x3a4>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
					if(hydr_Rflag==1)
 8000b1a:	4b51      	ldr	r3, [pc, #324]	; (8000c60 <controll+0x3a4>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d113      	bne.n	8000b4a <controll+0x28e>
						if(hydr_timeout1>hydr_on_time_L)
 8000b22:	4b50      	ldr	r3, [pc, #320]	; (8000c64 <controll+0x3a8>)
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	2b64      	cmp	r3, #100	; 0x64
 8000b28:	d800      	bhi.n	8000b2c <controll+0x270>
 8000b2a:	e0b5      	b.n	8000c98 <controll+0x3dc>
							OUT_R_off;
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	0099      	lsls	r1, r3, #2
 8000b30:	23a0      	movs	r3, #160	; 0xa0
 8000b32:	05db      	lsls	r3, r3, #23
 8000b34:	2200      	movs	r2, #0
 8000b36:	0018      	movs	r0, r3
 8000b38:	f002 fbc1 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000b3c:	4b49      	ldr	r3, [pc, #292]	; (8000c64 <controll+0x3a8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	801a      	strh	r2, [r3, #0]
							hydr_Rflag=2;
 8000b42:	4b47      	ldr	r3, [pc, #284]	; (8000c60 <controll+0x3a4>)
 8000b44:	2202      	movs	r2, #2
 8000b46:	701a      	strb	r2, [r3, #0]
 8000b48:	e0a6      	b.n	8000c98 <controll+0x3dc>
					else if(hydr_Rflag==2)
 8000b4a:	4b45      	ldr	r3, [pc, #276]	; (8000c60 <controll+0x3a4>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d000      	beq.n	8000b54 <controll+0x298>
 8000b52:	e0a1      	b.n	8000c98 <controll+0x3dc>
						if(hydr_timeout1>hydr_off_time_L)
 8000b54:	4b43      	ldr	r3, [pc, #268]	; (8000c64 <controll+0x3a8>)
 8000b56:	881a      	ldrh	r2, [r3, #0]
 8000b58:	23fa      	movs	r3, #250	; 0xfa
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d800      	bhi.n	8000b62 <controll+0x2a6>
 8000b60:	e09a      	b.n	8000c98 <controll+0x3dc>
							OUT_R_on;
 8000b62:	2380      	movs	r3, #128	; 0x80
 8000b64:	0099      	lsls	r1, r3, #2
 8000b66:	23a0      	movs	r3, #160	; 0xa0
 8000b68:	05db      	lsls	r3, r3, #23
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f002 fba6 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000b72:	4b3c      	ldr	r3, [pc, #240]	; (8000c64 <controll+0x3a8>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	801a      	strh	r2, [r3, #0]
							hydr_Rflag=1;
 8000b78:	4b39      	ldr	r3, [pc, #228]	; (8000c60 <controll+0x3a4>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	e08b      	b.n	8000c98 <controll+0x3dc>
					OUT_R_off;
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	0099      	lsls	r1, r3, #2
 8000b84:	23a0      	movs	r3, #160	; 0xa0
 8000b86:	05db      	lsls	r3, r3, #23
 8000b88:	2200      	movs	r2, #0
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f002 fb97 	bl	80032be <HAL_GPIO_WritePin>
					calc=R_height-L_height;
 8000b90:	4b27      	ldr	r3, [pc, #156]	; (8000c30 <controll+0x374>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	4b25      	ldr	r3, [pc, #148]	; (8000c2c <controll+0x370>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	607b      	str	r3, [r7, #4]
					hydr_Rflag=0;
 8000b9c:	4b30      	ldr	r3, [pc, #192]	; (8000c60 <controll+0x3a4>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	701a      	strb	r2, [r3, #0]
					if(calc<ACupper_hist)	//turn off coil for picking up left side
 8000ba2:	4b2e      	ldr	r3, [pc, #184]	; (8000c5c <controll+0x3a0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d20a      	bcs.n	8000bc2 <controll+0x306>
						OUT_L_off;
 8000bac:	2380      	movs	r3, #128	; 0x80
 8000bae:	00d9      	lsls	r1, r3, #3
 8000bb0:	23a0      	movs	r3, #160	; 0xa0
 8000bb2:	05db      	lsls	r3, r3, #23
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f002 fb81 	bl	80032be <HAL_GPIO_WritePin>
						hydr_Lflag=0;
 8000bbc:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <controll+0x39c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
					if(calc>AClower_hist)	//turn on coil
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	; (8000c38 <controll+0x37c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d911      	bls.n	8000bf0 <controll+0x334>
						if(hydr_Lflag==0)
 8000bcc:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <controll+0x39c>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d10d      	bne.n	8000bf0 <controll+0x334>
							OUT_L_on;
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	00d9      	lsls	r1, r3, #3
 8000bd8:	23a0      	movs	r3, #160	; 0xa0
 8000bda:	05db      	lsls	r3, r3, #23
 8000bdc:	2201      	movs	r2, #1
 8000bde:	0018      	movs	r0, r3
 8000be0:	f002 fb6d 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000be4:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <controll+0x3a8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	801a      	strh	r2, [r3, #0]
							hydr_Lflag=1;
 8000bea:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <controll+0x39c>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
					if(hydr_Lflag==1)
 8000bf0:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <controll+0x39c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d137      	bne.n	8000c68 <controll+0x3ac>
						if(hydr_timeout1>hydr_on_time_L)
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <controll+0x3a8>)
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	2b64      	cmp	r3, #100	; 0x64
 8000bfe:	d94b      	bls.n	8000c98 <controll+0x3dc>
							OUT_L_off;
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	00d9      	lsls	r1, r3, #3
 8000c04:	23a0      	movs	r3, #160	; 0xa0
 8000c06:	05db      	lsls	r3, r3, #23
 8000c08:	2200      	movs	r2, #0
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f002 fb57 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000c10:	4b14      	ldr	r3, [pc, #80]	; (8000c64 <controll+0x3a8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	801a      	strh	r2, [r3, #0]
							hydr_Lflag=2;
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <controll+0x39c>)
 8000c18:	2202      	movs	r2, #2
 8000c1a:	701a      	strb	r2, [r3, #0]
 8000c1c:	e03c      	b.n	8000c98 <controll+0x3dc>
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	20000054 	.word	0x20000054
 8000c24:	2000002c 	.word	0x2000002c
 8000c28:	20000088 	.word	0x20000088
 8000c2c:	20000038 	.word	0x20000038
 8000c30:	20000034 	.word	0x20000034
 8000c34:	20000030 	.word	0x20000030
 8000c38:	2000003c 	.word	0x2000003c
 8000c3c:	20000044 	.word	0x20000044
 8000c40:	2000004c 	.word	0x2000004c
 8000c44:	20000032 	.word	0x20000032
 8000c48:	20000048 	.word	0x20000048
 8000c4c:	20000074 	.word	0x20000074
 8000c50:	50000400 	.word	0x50000400
 8000c54:	20000079 	.word	0x20000079
 8000c58:	2000005f 	.word	0x2000005f
 8000c5c:	20000040 	.word	0x20000040
 8000c60:	2000005e 	.word	0x2000005e
 8000c64:	2000005a 	.word	0x2000005a
					else if(hydr_Lflag==2)
 8000c68:	4bd9      	ldr	r3, [pc, #868]	; (8000fd0 <controll+0x714>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b02      	cmp	r3, #2
 8000c6e:	d113      	bne.n	8000c98 <controll+0x3dc>
						if(hydr_timeout1>hydr_off_time_L)
 8000c70:	4bd8      	ldr	r3, [pc, #864]	; (8000fd4 <controll+0x718>)
 8000c72:	881a      	ldrh	r2, [r3, #0]
 8000c74:	23fa      	movs	r3, #250	; 0xfa
 8000c76:	011b      	lsls	r3, r3, #4
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d90d      	bls.n	8000c98 <controll+0x3dc>
							OUT_L_on;
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	00d9      	lsls	r1, r3, #3
 8000c80:	23a0      	movs	r3, #160	; 0xa0
 8000c82:	05db      	lsls	r3, r3, #23
 8000c84:	2201      	movs	r2, #1
 8000c86:	0018      	movs	r0, r3
 8000c88:	f002 fb19 	bl	80032be <HAL_GPIO_WritePin>
							hydr_timeout1=0;
 8000c8c:	4bd1      	ldr	r3, [pc, #836]	; (8000fd4 <controll+0x718>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	801a      	strh	r2, [r3, #0]
							hydr_Lflag=1;
 8000c92:	4bcf      	ldr	r3, [pc, #828]	; (8000fd0 <controll+0x714>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
				if(mode==2)	//angle and height correction
 8000c98:	4bcf      	ldr	r3, [pc, #828]	; (8000fd8 <controll+0x71c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d000      	beq.n	8000ca4 <controll+0x3e8>
 8000ca2:	e2b8      	b.n	8001216 <controll+0x95a>
					if(beam_height>beam_height_set)	//check if need to be lowered
 8000ca4:	4bcd      	ldr	r3, [pc, #820]	; (8000fdc <controll+0x720>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4bcd      	ldr	r3, [pc, #820]	; (8000fe0 <controll+0x724>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d958      	bls.n	8000d62 <controll+0x4a6>
						hydr_UPflag=0;
 8000cb0:	4bcc      	ldr	r3, [pc, #816]	; (8000fe4 <controll+0x728>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
						OUT_UP_off;
 8000cb6:	2380      	movs	r3, #128	; 0x80
 8000cb8:	0119      	lsls	r1, r3, #4
 8000cba:	23a0      	movs	r3, #160	; 0xa0
 8000cbc:	05db      	lsls	r3, r3, #23
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f002 fafc 	bl	80032be <HAL_GPIO_WritePin>
						if((beam_height-beam_height_set)>beam_hist)
 8000cc6:	4bc5      	ldr	r3, [pc, #788]	; (8000fdc <controll+0x720>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	4bc5      	ldr	r3, [pc, #788]	; (8000fe0 <controll+0x724>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	1ad2      	subs	r2, r2, r3
 8000cd0:	4bc5      	ldr	r3, [pc, #788]	; (8000fe8 <controll+0x72c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d911      	bls.n	8000cfc <controll+0x440>
							if(hydr_DWflag==0)
 8000cd8:	4bc4      	ldr	r3, [pc, #784]	; (8000fec <controll+0x730>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d10d      	bne.n	8000cfc <controll+0x440>
								OUT_DW_on;
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	0159      	lsls	r1, r3, #5
 8000ce4:	23a0      	movs	r3, #160	; 0xa0
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	2201      	movs	r2, #1
 8000cea:	0018      	movs	r0, r3
 8000cec:	f002 fae7 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000cf0:	4bbf      	ldr	r3, [pc, #764]	; (8000ff0 <controll+0x734>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	801a      	strh	r2, [r3, #0]
								hydr_DWflag=1;
 8000cf6:	4bbd      	ldr	r3, [pc, #756]	; (8000fec <controll+0x730>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	701a      	strb	r2, [r3, #0]
						if(hydr_DWflag==1)
 8000cfc:	4bbb      	ldr	r3, [pc, #748]	; (8000fec <controll+0x730>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d113      	bne.n	8000d2c <controll+0x470>
							if(hydr_timeout2>hydr_on_time_H)
 8000d04:	4bba      	ldr	r3, [pc, #744]	; (8000ff0 <controll+0x734>)
 8000d06:	881b      	ldrh	r3, [r3, #0]
 8000d08:	2b64      	cmp	r3, #100	; 0x64
 8000d0a:	d800      	bhi.n	8000d0e <controll+0x452>
 8000d0c:	e283      	b.n	8001216 <controll+0x95a>
								OUT_DW_off;
 8000d0e:	2380      	movs	r3, #128	; 0x80
 8000d10:	0159      	lsls	r1, r3, #5
 8000d12:	23a0      	movs	r3, #160	; 0xa0
 8000d14:	05db      	lsls	r3, r3, #23
 8000d16:	2200      	movs	r2, #0
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f002 fad0 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000d1e:	4bb4      	ldr	r3, [pc, #720]	; (8000ff0 <controll+0x734>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	801a      	strh	r2, [r3, #0]
								hydr_DWflag=2;
 8000d24:	4bb1      	ldr	r3, [pc, #708]	; (8000fec <controll+0x730>)
 8000d26:	2202      	movs	r2, #2
 8000d28:	701a      	strb	r2, [r3, #0]
}
 8000d2a:	e274      	b.n	8001216 <controll+0x95a>
						else if(hydr_DWflag==2)
 8000d2c:	4baf      	ldr	r3, [pc, #700]	; (8000fec <controll+0x730>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d000      	beq.n	8000d36 <controll+0x47a>
 8000d34:	e26f      	b.n	8001216 <controll+0x95a>
							if(hydr_timeout2>hydr_off_time_H)
 8000d36:	4bae      	ldr	r3, [pc, #696]	; (8000ff0 <controll+0x734>)
 8000d38:	881a      	ldrh	r2, [r3, #0]
 8000d3a:	23fa      	movs	r3, #250	; 0xfa
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d800      	bhi.n	8000d44 <controll+0x488>
 8000d42:	e268      	b.n	8001216 <controll+0x95a>
								OUT_DW_on;
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	0159      	lsls	r1, r3, #5
 8000d48:	23a0      	movs	r3, #160	; 0xa0
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f002 fab5 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000d54:	4ba6      	ldr	r3, [pc, #664]	; (8000ff0 <controll+0x734>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	801a      	strh	r2, [r3, #0]
								hydr_DWflag=1;
 8000d5a:	4ba4      	ldr	r3, [pc, #656]	; (8000fec <controll+0x730>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	701a      	strb	r2, [r3, #0]
}
 8000d60:	e259      	b.n	8001216 <controll+0x95a>
						hydr_DWflag=0;
 8000d62:	4ba2      	ldr	r3, [pc, #648]	; (8000fec <controll+0x730>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
						OUT_DW_off;
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	0159      	lsls	r1, r3, #5
 8000d6c:	23a0      	movs	r3, #160	; 0xa0
 8000d6e:	05db      	lsls	r3, r3, #23
 8000d70:	2200      	movs	r2, #0
 8000d72:	0018      	movs	r0, r3
 8000d74:	f002 faa3 	bl	80032be <HAL_GPIO_WritePin>
						if((beam_height_set-beam_height)>beam_hist)
 8000d78:	4b99      	ldr	r3, [pc, #612]	; (8000fe0 <controll+0x724>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b97      	ldr	r3, [pc, #604]	; (8000fdc <controll+0x720>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	1ad2      	subs	r2, r2, r3
 8000d82:	4b99      	ldr	r3, [pc, #612]	; (8000fe8 <controll+0x72c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d911      	bls.n	8000dae <controll+0x4f2>
							if(hydr_UPflag==0)
 8000d8a:	4b96      	ldr	r3, [pc, #600]	; (8000fe4 <controll+0x728>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10d      	bne.n	8000dae <controll+0x4f2>
								OUT_UP_on;
 8000d92:	2380      	movs	r3, #128	; 0x80
 8000d94:	0119      	lsls	r1, r3, #4
 8000d96:	23a0      	movs	r3, #160	; 0xa0
 8000d98:	05db      	lsls	r3, r3, #23
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f002 fa8e 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000da2:	4b93      	ldr	r3, [pc, #588]	; (8000ff0 <controll+0x734>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	801a      	strh	r2, [r3, #0]
								hydr_UPflag=1;
 8000da8:	4b8e      	ldr	r3, [pc, #568]	; (8000fe4 <controll+0x728>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
						if(hydr_UPflag==1)
 8000dae:	4b8d      	ldr	r3, [pc, #564]	; (8000fe4 <controll+0x728>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d113      	bne.n	8000dde <controll+0x522>
							if(hydr_timeout2>hydr_on_time_H)
 8000db6:	4b8e      	ldr	r3, [pc, #568]	; (8000ff0 <controll+0x734>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	2b64      	cmp	r3, #100	; 0x64
 8000dbc:	d800      	bhi.n	8000dc0 <controll+0x504>
 8000dbe:	e22a      	b.n	8001216 <controll+0x95a>
								OUT_UP_off;
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	0119      	lsls	r1, r3, #4
 8000dc4:	23a0      	movs	r3, #160	; 0xa0
 8000dc6:	05db      	lsls	r3, r3, #23
 8000dc8:	2200      	movs	r2, #0
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f002 fa77 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000dd0:	4b87      	ldr	r3, [pc, #540]	; (8000ff0 <controll+0x734>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	801a      	strh	r2, [r3, #0]
								hydr_UPflag=2;
 8000dd6:	4b83      	ldr	r3, [pc, #524]	; (8000fe4 <controll+0x728>)
 8000dd8:	2202      	movs	r2, #2
 8000dda:	701a      	strb	r2, [r3, #0]
}
 8000ddc:	e21b      	b.n	8001216 <controll+0x95a>
						else if(hydr_UPflag==2)
 8000dde:	4b81      	ldr	r3, [pc, #516]	; (8000fe4 <controll+0x728>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d000      	beq.n	8000de8 <controll+0x52c>
 8000de6:	e216      	b.n	8001216 <controll+0x95a>
							if(hydr_timeout2>hydr_off_time_H)
 8000de8:	4b81      	ldr	r3, [pc, #516]	; (8000ff0 <controll+0x734>)
 8000dea:	881a      	ldrh	r2, [r3, #0]
 8000dec:	23fa      	movs	r3, #250	; 0xfa
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d800      	bhi.n	8000df6 <controll+0x53a>
 8000df4:	e20f      	b.n	8001216 <controll+0x95a>
								OUT_UP_on;
 8000df6:	2380      	movs	r3, #128	; 0x80
 8000df8:	0119      	lsls	r1, r3, #4
 8000dfa:	23a0      	movs	r3, #160	; 0xa0
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	2201      	movs	r2, #1
 8000e00:	0018      	movs	r0, r3
 8000e02:	f002 fa5c 	bl	80032be <HAL_GPIO_WritePin>
								hydr_timeout2=0;
 8000e06:	4b7a      	ldr	r3, [pc, #488]	; (8000ff0 <controll+0x734>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	801a      	strh	r2, [r3, #0]
								hydr_UPflag=1;
 8000e0c:	4b75      	ldr	r3, [pc, #468]	; (8000fe4 <controll+0x728>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	701a      	strb	r2, [r3, #0]
}
 8000e12:	e200      	b.n	8001216 <controll+0x95a>
				mode=0;
 8000e14:	4b70      	ldr	r3, [pc, #448]	; (8000fd8 <controll+0x71c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
				LED1_on;
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4875      	ldr	r0, [pc, #468]	; (8000ff4 <controll+0x738>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	0019      	movs	r1, r3
 8000e24:	f002 fa4b 	bl	80032be <HAL_GPIO_WritePin>
				LED2_off;
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	4871      	ldr	r0, [pc, #452]	; (8000ff4 <controll+0x738>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	0019      	movs	r1, r3
 8000e32:	f002 fa44 	bl	80032be <HAL_GPIO_WritePin>
				LED3_off;
 8000e36:	4b6f      	ldr	r3, [pc, #444]	; (8000ff4 <controll+0x738>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f002 fa3e 	bl	80032be <HAL_GPIO_WritePin>
				LED4_off;
 8000e42:	4b6c      	ldr	r3, [pc, #432]	; (8000ff4 <controll+0x738>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	2140      	movs	r1, #64	; 0x40
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f002 fa38 	bl	80032be <HAL_GPIO_WritePin>
}
 8000e4e:	e1e2      	b.n	8001216 <controll+0x95a>
			OUT_DW_off;
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	0159      	lsls	r1, r3, #5
 8000e54:	23a0      	movs	r3, #160	; 0xa0
 8000e56:	05db      	lsls	r3, r3, #23
 8000e58:	2200      	movs	r2, #0
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f002 fa2f 	bl	80032be <HAL_GPIO_WritePin>
			OUT_UP_off;
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	0119      	lsls	r1, r3, #4
 8000e64:	23a0      	movs	r3, #160	; 0xa0
 8000e66:	05db      	lsls	r3, r3, #23
 8000e68:	2200      	movs	r2, #0
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f002 fa27 	bl	80032be <HAL_GPIO_WritePin>
			OUT_L_off;
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	00d9      	lsls	r1, r3, #3
 8000e74:	23a0      	movs	r3, #160	; 0xa0
 8000e76:	05db      	lsls	r3, r3, #23
 8000e78:	2200      	movs	r2, #0
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f002 fa1f 	bl	80032be <HAL_GPIO_WritePin>
			OUT_R_off;
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	0099      	lsls	r1, r3, #2
 8000e84:	23a0      	movs	r3, #160	; 0xa0
 8000e86:	05db      	lsls	r3, r3, #23
 8000e88:	2200      	movs	r2, #0
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f002 fa17 	bl	80032be <HAL_GPIO_WritePin>
			LED1_off;
 8000e90:	2380      	movs	r3, #128	; 0x80
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	4857      	ldr	r0, [pc, #348]	; (8000ff4 <controll+0x738>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	0019      	movs	r1, r3
 8000e9a:	f002 fa10 	bl	80032be <HAL_GPIO_WritePin>
			LED2_off;
 8000e9e:	2380      	movs	r3, #128	; 0x80
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	4854      	ldr	r0, [pc, #336]	; (8000ff4 <controll+0x738>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	0019      	movs	r1, r3
 8000ea8:	f002 fa09 	bl	80032be <HAL_GPIO_WritePin>
			LED3_off;
 8000eac:	4b51      	ldr	r3, [pc, #324]	; (8000ff4 <controll+0x738>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f002 fa03 	bl	80032be <HAL_GPIO_WritePin>
			if(SW1_state)
 8000eb8:	4b4e      	ldr	r3, [pc, #312]	; (8000ff4 <controll+0x738>)
 8000eba:	2120      	movs	r1, #32
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f002 f9e1 	bl	8003284 <HAL_GPIO_ReadPin>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d01c      	beq.n	8000f02 <controll+0x646>
				if(SW1_hold==0)
 8000ec8:	4b4b      	ldr	r3, [pc, #300]	; (8000ff8 <controll+0x73c>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d105      	bne.n	8000edc <controll+0x620>
					SW1_hold=1;
 8000ed0:	4b49      	ldr	r3, [pc, #292]	; (8000ff8 <controll+0x73c>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
					SW1_timeout=0;
 8000ed6:	4b49      	ldr	r3, [pc, #292]	; (8000ffc <controll+0x740>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	801a      	strh	r2, [r3, #0]
				if(SW1_timeout>500)
 8000edc:	4b47      	ldr	r3, [pc, #284]	; (8000ffc <controll+0x740>)
 8000ede:	881a      	ldrh	r2, [r3, #0]
 8000ee0:	23fa      	movs	r3, #250	; 0xfa
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d90f      	bls.n	8000f08 <controll+0x64c>
					LED4_off;
 8000ee8:	4b42      	ldr	r3, [pc, #264]	; (8000ff4 <controll+0x738>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	2140      	movs	r1, #64	; 0x40
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f002 f9e5 	bl	80032be <HAL_GPIO_WritePin>
					sensor_fault=0;
 8000ef4:	4b42      	ldr	r3, [pc, #264]	; (8001000 <controll+0x744>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
					mode=0;
 8000efa:	4b37      	ldr	r3, [pc, #220]	; (8000fd8 <controll+0x71c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
 8000f00:	e002      	b.n	8000f08 <controll+0x64c>
				SW1_hold=0;
 8000f02:	4b3d      	ldr	r3, [pc, #244]	; (8000ff8 <controll+0x73c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]
			if(sensor_fault&0x01)
 8000f08:	4b3d      	ldr	r3, [pc, #244]	; (8001000 <controll+0x744>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	2301      	movs	r3, #1
 8000f10:	4013      	ands	r3, r2
 8000f12:	d002      	beq.n	8000f1a <controll+0x65e>
				calc=1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	e019      	b.n	8000f4e <controll+0x692>
			else if(sensor_fault&0x02)
 8000f1a:	4b39      	ldr	r3, [pc, #228]	; (8001000 <controll+0x744>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	001a      	movs	r2, r3
 8000f20:	2302      	movs	r3, #2
 8000f22:	4013      	ands	r3, r2
 8000f24:	d002      	beq.n	8000f2c <controll+0x670>
				calc=2;
 8000f26:	2302      	movs	r3, #2
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	e010      	b.n	8000f4e <controll+0x692>
			else if(sensor_fault&0x04)
 8000f2c:	4b34      	ldr	r3, [pc, #208]	; (8001000 <controll+0x744>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	001a      	movs	r2, r3
 8000f32:	2304      	movs	r3, #4
 8000f34:	4013      	ands	r3, r2
 8000f36:	d002      	beq.n	8000f3e <controll+0x682>
				calc=3;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	e007      	b.n	8000f4e <controll+0x692>
			else if(sensor_fault&0x08)
 8000f3e:	4b30      	ldr	r3, [pc, #192]	; (8001000 <controll+0x744>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	001a      	movs	r2, r3
 8000f44:	2308      	movs	r3, #8
 8000f46:	4013      	ands	r3, r2
 8000f48:	d001      	beq.n	8000f4e <controll+0x692>
				calc=4;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	607b      	str	r3, [r7, #4]
			switch(sequence)
 8000f4e:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <controll+0x748>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b0d      	cmp	r3, #13
 8000f54:	d900      	bls.n	8000f58 <controll+0x69c>
 8000f56:	e15e      	b.n	8001216 <controll+0x95a>
 8000f58:	009a      	lsls	r2, r3, #2
 8000f5a:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <controll+0x74c>)
 8000f5c:	18d3      	adds	r3, r2, r3
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	469f      	mov	pc, r3
				if(blink>990)
 8000f62:	4b2a      	ldr	r3, [pc, #168]	; (800100c <controll+0x750>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	4a2a      	ldr	r2, [pc, #168]	; (8001010 <controll+0x754>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d800      	bhi.n	8000f6e <controll+0x6b2>
 8000f6c:	e138      	b.n	80011e0 <controll+0x924>
					blink=0;
 8000f6e:	4b27      	ldr	r3, [pc, #156]	; (800100c <controll+0x750>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	801a      	strh	r2, [r3, #0]
					sequence=1;
 8000f74:	4b23      	ldr	r3, [pc, #140]	; (8001004 <controll+0x748>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	701a      	strb	r2, [r3, #0]
					LED4_on;
 8000f7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <controll+0x738>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2140      	movs	r1, #64	; 0x40
 8000f80:	0018      	movs	r0, r3
 8000f82:	f002 f99c 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8000f86:	e12b      	b.n	80011e0 <controll+0x924>
				if(blink>150)
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <controll+0x750>)
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	2b96      	cmp	r3, #150	; 0x96
 8000f8e:	d800      	bhi.n	8000f92 <controll+0x6d6>
 8000f90:	e128      	b.n	80011e4 <controll+0x928>
					blink=0;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	; (800100c <controll+0x750>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	801a      	strh	r2, [r3, #0]
					sequence=2;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <controll+0x748>)
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	701a      	strb	r2, [r3, #0]
					LED4_off;
 8000f9e:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <controll+0x738>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2140      	movs	r1, #64	; 0x40
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f002 f98a 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8000faa:	e11b      	b.n	80011e4 <controll+0x928>
				if(blink>150)
 8000fac:	4b17      	ldr	r3, [pc, #92]	; (800100c <controll+0x750>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	2b96      	cmp	r3, #150	; 0x96
 8000fb2:	d800      	bhi.n	8000fb6 <controll+0x6fa>
 8000fb4:	e118      	b.n	80011e8 <controll+0x92c>
					blink=0;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <controll+0x750>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	801a      	strh	r2, [r3, #0]
					sequence=3;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <controll+0x748>)
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	701a      	strb	r2, [r3, #0]
					LED4_on;
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <controll+0x738>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2140      	movs	r1, #64	; 0x40
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f002 f978 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8000fce:	e10b      	b.n	80011e8 <controll+0x92c>
 8000fd0:	2000005f 	.word	0x2000005f
 8000fd4:	2000005a 	.word	0x2000005a
 8000fd8:	20000079 	.word	0x20000079
 8000fdc:	20000044 	.word	0x20000044
 8000fe0:	20000048 	.word	0x20000048
 8000fe4:	20000060 	.word	0x20000060
 8000fe8:	2000004c 	.word	0x2000004c
 8000fec:	20000061 	.word	0x20000061
 8000ff0:	2000005c 	.word	0x2000005c
 8000ff4:	50000400 	.word	0x50000400
 8000ff8:	20000058 	.word	0x20000058
 8000ffc:	20000056 	.word	0x20000056
 8001000:	20000074 	.word	0x20000074
 8001004:	2000007a 	.word	0x2000007a
 8001008:	08004804 	.word	0x08004804
 800100c:	2000002e 	.word	0x2000002e
 8001010:	000003de 	.word	0x000003de
				if(blink>150)
 8001014:	4b82      	ldr	r3, [pc, #520]	; (8001220 <controll+0x964>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	2b96      	cmp	r3, #150	; 0x96
 800101a:	d800      	bhi.n	800101e <controll+0x762>
 800101c:	e0e6      	b.n	80011ec <controll+0x930>
					blink=0;
 800101e:	4b80      	ldr	r3, [pc, #512]	; (8001220 <controll+0x964>)
 8001020:	2200      	movs	r2, #0
 8001022:	801a      	strh	r2, [r3, #0]
					sequence=4;
 8001024:	4b7f      	ldr	r3, [pc, #508]	; (8001224 <controll+0x968>)
 8001026:	2204      	movs	r2, #4
 8001028:	701a      	strb	r2, [r3, #0]
					LED4_off;
 800102a:	4b7f      	ldr	r3, [pc, #508]	; (8001228 <controll+0x96c>)
 800102c:	2200      	movs	r2, #0
 800102e:	2140      	movs	r1, #64	; 0x40
 8001030:	0018      	movs	r0, r3
 8001032:	f002 f944 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8001036:	e0d9      	b.n	80011ec <controll+0x930>
				if(blink>150)
 8001038:	4b79      	ldr	r3, [pc, #484]	; (8001220 <controll+0x964>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	2b96      	cmp	r3, #150	; 0x96
 800103e:	d800      	bhi.n	8001042 <controll+0x786>
 8001040:	e0d6      	b.n	80011f0 <controll+0x934>
					blink=0;
 8001042:	4b77      	ldr	r3, [pc, #476]	; (8001220 <controll+0x964>)
 8001044:	2200      	movs	r2, #0
 8001046:	801a      	strh	r2, [r3, #0]
					sequence=5;
 8001048:	4b76      	ldr	r3, [pc, #472]	; (8001224 <controll+0x968>)
 800104a:	2205      	movs	r2, #5
 800104c:	701a      	strb	r2, [r3, #0]
					LED4_on;
 800104e:	4b76      	ldr	r3, [pc, #472]	; (8001228 <controll+0x96c>)
 8001050:	2201      	movs	r2, #1
 8001052:	2140      	movs	r1, #64	; 0x40
 8001054:	0018      	movs	r0, r3
 8001056:	f002 f932 	bl	80032be <HAL_GPIO_WritePin>
				break;
 800105a:	e0c9      	b.n	80011f0 <controll+0x934>
				if(blink>150)
 800105c:	4b70      	ldr	r3, [pc, #448]	; (8001220 <controll+0x964>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	2b96      	cmp	r3, #150	; 0x96
 8001062:	d800      	bhi.n	8001066 <controll+0x7aa>
 8001064:	e0c6      	b.n	80011f4 <controll+0x938>
					blink=0;
 8001066:	4b6e      	ldr	r3, [pc, #440]	; (8001220 <controll+0x964>)
 8001068:	2200      	movs	r2, #0
 800106a:	801a      	strh	r2, [r3, #0]
					sequence=6;
 800106c:	4b6d      	ldr	r3, [pc, #436]	; (8001224 <controll+0x968>)
 800106e:	2206      	movs	r2, #6
 8001070:	701a      	strb	r2, [r3, #0]
					LED4_off;
 8001072:	4b6d      	ldr	r3, [pc, #436]	; (8001228 <controll+0x96c>)
 8001074:	2200      	movs	r2, #0
 8001076:	2140      	movs	r1, #64	; 0x40
 8001078:	0018      	movs	r0, r3
 800107a:	f002 f920 	bl	80032be <HAL_GPIO_WritePin>
				break;
 800107e:	e0b9      	b.n	80011f4 <controll+0x938>
				if(blink>750)
 8001080:	4b67      	ldr	r3, [pc, #412]	; (8001220 <controll+0x964>)
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	4a69      	ldr	r2, [pc, #420]	; (800122c <controll+0x970>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d800      	bhi.n	800108c <controll+0x7d0>
 800108a:	e0b5      	b.n	80011f8 <controll+0x93c>
					blink=0;
 800108c:	4b64      	ldr	r3, [pc, #400]	; (8001220 <controll+0x964>)
 800108e:	2200      	movs	r2, #0
 8001090:	801a      	strh	r2, [r3, #0]
					sequence=7;
 8001092:	4b64      	ldr	r3, [pc, #400]	; (8001224 <controll+0x968>)
 8001094:	2207      	movs	r2, #7
 8001096:	701a      	strb	r2, [r3, #0]
					LED4_on;
 8001098:	4b63      	ldr	r3, [pc, #396]	; (8001228 <controll+0x96c>)
 800109a:	2201      	movs	r2, #1
 800109c:	2140      	movs	r1, #64	; 0x40
 800109e:	0018      	movs	r0, r3
 80010a0:	f002 f90d 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80010a4:	e0a8      	b.n	80011f8 <controll+0x93c>
				if(blink>500)
 80010a6:	4b5e      	ldr	r3, [pc, #376]	; (8001220 <controll+0x964>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	23fa      	movs	r3, #250	; 0xfa
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d800      	bhi.n	80010b4 <controll+0x7f8>
 80010b2:	e0a3      	b.n	80011fc <controll+0x940>
					blink=0;
 80010b4:	4b5a      	ldr	r3, [pc, #360]	; (8001220 <controll+0x964>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	801a      	strh	r2, [r3, #0]
					if(calc==1) sequence=0;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d103      	bne.n	80010c8 <controll+0x80c>
 80010c0:	4b58      	ldr	r3, [pc, #352]	; (8001224 <controll+0x968>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
 80010c6:	e002      	b.n	80010ce <controll+0x812>
					else sequence=8;
 80010c8:	4b56      	ldr	r3, [pc, #344]	; (8001224 <controll+0x968>)
 80010ca:	2208      	movs	r2, #8
 80010cc:	701a      	strb	r2, [r3, #0]
					LED4_off;
 80010ce:	4b56      	ldr	r3, [pc, #344]	; (8001228 <controll+0x96c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	2140      	movs	r1, #64	; 0x40
 80010d4:	0018      	movs	r0, r3
 80010d6:	f002 f8f2 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80010da:	e08f      	b.n	80011fc <controll+0x940>
				if(blink>500)
 80010dc:	4b50      	ldr	r3, [pc, #320]	; (8001220 <controll+0x964>)
 80010de:	881a      	ldrh	r2, [r3, #0]
 80010e0:	23fa      	movs	r3, #250	; 0xfa
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d800      	bhi.n	80010ea <controll+0x82e>
 80010e8:	e08a      	b.n	8001200 <controll+0x944>
					blink=0;
 80010ea:	4b4d      	ldr	r3, [pc, #308]	; (8001220 <controll+0x964>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	801a      	strh	r2, [r3, #0]
					sequence=9;
 80010f0:	4b4c      	ldr	r3, [pc, #304]	; (8001224 <controll+0x968>)
 80010f2:	2209      	movs	r2, #9
 80010f4:	701a      	strb	r2, [r3, #0]
					LED4_on;
 80010f6:	4b4c      	ldr	r3, [pc, #304]	; (8001228 <controll+0x96c>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	2140      	movs	r1, #64	; 0x40
 80010fc:	0018      	movs	r0, r3
 80010fe:	f002 f8de 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8001102:	e07d      	b.n	8001200 <controll+0x944>
				if(blink>500)
 8001104:	4b46      	ldr	r3, [pc, #280]	; (8001220 <controll+0x964>)
 8001106:	881a      	ldrh	r2, [r3, #0]
 8001108:	23fa      	movs	r3, #250	; 0xfa
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	429a      	cmp	r2, r3
 800110e:	d800      	bhi.n	8001112 <controll+0x856>
 8001110:	e078      	b.n	8001204 <controll+0x948>
					blink=0;
 8001112:	4b43      	ldr	r3, [pc, #268]	; (8001220 <controll+0x964>)
 8001114:	2200      	movs	r2, #0
 8001116:	801a      	strh	r2, [r3, #0]
					if(calc==2) sequence=0;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b02      	cmp	r3, #2
 800111c:	d103      	bne.n	8001126 <controll+0x86a>
 800111e:	4b41      	ldr	r3, [pc, #260]	; (8001224 <controll+0x968>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
 8001124:	e002      	b.n	800112c <controll+0x870>
					else sequence=10;
 8001126:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <controll+0x968>)
 8001128:	220a      	movs	r2, #10
 800112a:	701a      	strb	r2, [r3, #0]
					LED4_off;
 800112c:	4b3e      	ldr	r3, [pc, #248]	; (8001228 <controll+0x96c>)
 800112e:	2200      	movs	r2, #0
 8001130:	2140      	movs	r1, #64	; 0x40
 8001132:	0018      	movs	r0, r3
 8001134:	f002 f8c3 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8001138:	e064      	b.n	8001204 <controll+0x948>
				if(blink>500)
 800113a:	4b39      	ldr	r3, [pc, #228]	; (8001220 <controll+0x964>)
 800113c:	881a      	ldrh	r2, [r3, #0]
 800113e:	23fa      	movs	r3, #250	; 0xfa
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	429a      	cmp	r2, r3
 8001144:	d960      	bls.n	8001208 <controll+0x94c>
					blink=0;
 8001146:	4b36      	ldr	r3, [pc, #216]	; (8001220 <controll+0x964>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
					sequence=11;
 800114c:	4b35      	ldr	r3, [pc, #212]	; (8001224 <controll+0x968>)
 800114e:	220b      	movs	r2, #11
 8001150:	701a      	strb	r2, [r3, #0]
					LED4_on;
 8001152:	4b35      	ldr	r3, [pc, #212]	; (8001228 <controll+0x96c>)
 8001154:	2201      	movs	r2, #1
 8001156:	2140      	movs	r1, #64	; 0x40
 8001158:	0018      	movs	r0, r3
 800115a:	f002 f8b0 	bl	80032be <HAL_GPIO_WritePin>
				break;
 800115e:	e053      	b.n	8001208 <controll+0x94c>
				if(blink>500)
 8001160:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <controll+0x964>)
 8001162:	881a      	ldrh	r2, [r3, #0]
 8001164:	23fa      	movs	r3, #250	; 0xfa
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	429a      	cmp	r2, r3
 800116a:	d94f      	bls.n	800120c <controll+0x950>
					blink=0;
 800116c:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <controll+0x964>)
 800116e:	2200      	movs	r2, #0
 8001170:	801a      	strh	r2, [r3, #0]
					if(calc==3) sequence=0;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b03      	cmp	r3, #3
 8001176:	d103      	bne.n	8001180 <controll+0x8c4>
 8001178:	4b2a      	ldr	r3, [pc, #168]	; (8001224 <controll+0x968>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
 800117e:	e002      	b.n	8001186 <controll+0x8ca>
					else sequence=12;
 8001180:	4b28      	ldr	r3, [pc, #160]	; (8001224 <controll+0x968>)
 8001182:	220c      	movs	r2, #12
 8001184:	701a      	strb	r2, [r3, #0]
					LED4_off;
 8001186:	4b28      	ldr	r3, [pc, #160]	; (8001228 <controll+0x96c>)
 8001188:	2200      	movs	r2, #0
 800118a:	2140      	movs	r1, #64	; 0x40
 800118c:	0018      	movs	r0, r3
 800118e:	f002 f896 	bl	80032be <HAL_GPIO_WritePin>
				break;
 8001192:	e03b      	b.n	800120c <controll+0x950>
				if(blink>500)
 8001194:	4b22      	ldr	r3, [pc, #136]	; (8001220 <controll+0x964>)
 8001196:	881a      	ldrh	r2, [r3, #0]
 8001198:	23fa      	movs	r3, #250	; 0xfa
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	429a      	cmp	r2, r3
 800119e:	d937      	bls.n	8001210 <controll+0x954>
					blink=0;
 80011a0:	4b1f      	ldr	r3, [pc, #124]	; (8001220 <controll+0x964>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	801a      	strh	r2, [r3, #0]
					sequence=13;
 80011a6:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <controll+0x968>)
 80011a8:	220d      	movs	r2, #13
 80011aa:	701a      	strb	r2, [r3, #0]
					LED4_on;
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <controll+0x96c>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	2140      	movs	r1, #64	; 0x40
 80011b2:	0018      	movs	r0, r3
 80011b4:	f002 f883 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80011b8:	e02a      	b.n	8001210 <controll+0x954>
				if(blink>500)
 80011ba:	4b19      	ldr	r3, [pc, #100]	; (8001220 <controll+0x964>)
 80011bc:	881a      	ldrh	r2, [r3, #0]
 80011be:	23fa      	movs	r3, #250	; 0xfa
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d926      	bls.n	8001214 <controll+0x958>
					blink=0;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <controll+0x964>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	801a      	strh	r2, [r3, #0]
					sequence=0;
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <controll+0x968>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]
					LED4_off;
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <controll+0x96c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	2140      	movs	r1, #64	; 0x40
 80011d8:	0018      	movs	r0, r3
 80011da:	f002 f870 	bl	80032be <HAL_GPIO_WritePin>
				break;
 80011de:	e019      	b.n	8001214 <controll+0x958>
				break;
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	e018      	b.n	8001216 <controll+0x95a>
				break;
 80011e4:	46c0      	nop			; (mov r8, r8)
 80011e6:	e016      	b.n	8001216 <controll+0x95a>
				break;
 80011e8:	46c0      	nop			; (mov r8, r8)
 80011ea:	e014      	b.n	8001216 <controll+0x95a>
				break;
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	e012      	b.n	8001216 <controll+0x95a>
				break;
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	e010      	b.n	8001216 <controll+0x95a>
				break;
 80011f4:	46c0      	nop			; (mov r8, r8)
 80011f6:	e00e      	b.n	8001216 <controll+0x95a>
				break;
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	e00c      	b.n	8001216 <controll+0x95a>
				break;
 80011fc:	46c0      	nop			; (mov r8, r8)
 80011fe:	e00a      	b.n	8001216 <controll+0x95a>
				break;
 8001200:	46c0      	nop			; (mov r8, r8)
 8001202:	e008      	b.n	8001216 <controll+0x95a>
				break;
 8001204:	46c0      	nop			; (mov r8, r8)
 8001206:	e006      	b.n	8001216 <controll+0x95a>
				break;
 8001208:	46c0      	nop			; (mov r8, r8)
 800120a:	e004      	b.n	8001216 <controll+0x95a>
				break;
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	e002      	b.n	8001216 <controll+0x95a>
				break;
 8001210:	46c0      	nop			; (mov r8, r8)
 8001212:	e000      	b.n	8001216 <controll+0x95a>
				break;
 8001214:	46c0      	nop			; (mov r8, r8)
}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	2000002e 	.word	0x2000002e
 8001224:	2000007a 	.word	0x2000007a
 8001228:	50000400 	.word	0x50000400
 800122c:	000002ee 	.word	0x000002ee

08001230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001234:	f000 fb5c 	bl	80018f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001238:	f000 f80d 	bl	8001256 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123c:	f000 f9bc 	bl	80015b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001240:	f000 f99c 	bl	800157c <MX_DMA_Init>
  MX_ADC1_Init();
 8001244:	f000 f888 	bl	8001358 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001248:	f000 f904 	bl	8001454 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  main_content();
 800124c:	f7fe ffe4 	bl	8000218 <main_content>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop_content();
 8001250:	f7ff f812 	bl	8000278 <loop_content>
 8001254:	e7fc      	b.n	8001250 <main+0x20>

08001256 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b098      	sub	sp, #96	; 0x60
 800125a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125c:	232c      	movs	r3, #44	; 0x2c
 800125e:	18fb      	adds	r3, r7, r3
 8001260:	0018      	movs	r0, r3
 8001262:	2334      	movs	r3, #52	; 0x34
 8001264:	001a      	movs	r2, r3
 8001266:	2100      	movs	r1, #0
 8001268:	f003 fab8 	bl	80047dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	231c      	movs	r3, #28
 800126e:	18fb      	adds	r3, r7, r3
 8001270:	0018      	movs	r0, r3
 8001272:	2310      	movs	r3, #16
 8001274:	001a      	movs	r2, r3
 8001276:	2100      	movs	r1, #0
 8001278:	f003 fab0 	bl	80047dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800127c:	003b      	movs	r3, r7
 800127e:	0018      	movs	r0, r3
 8001280:	231c      	movs	r3, #28
 8001282:	001a      	movs	r2, r3
 8001284:	2100      	movs	r1, #0
 8001286:	f003 faa9 	bl	80047dc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800128a:	2380      	movs	r3, #128	; 0x80
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	0018      	movs	r0, r3
 8001290:	f002 f85c 	bl	800334c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001294:	232c      	movs	r3, #44	; 0x2c
 8001296:	18fb      	adds	r3, r7, r3
 8001298:	2202      	movs	r2, #2
 800129a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800129c:	232c      	movs	r3, #44	; 0x2c
 800129e:	18fb      	adds	r3, r7, r3
 80012a0:	2280      	movs	r2, #128	; 0x80
 80012a2:	0052      	lsls	r2, r2, #1
 80012a4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80012a6:	232c      	movs	r3, #44	; 0x2c
 80012a8:	18fb      	adds	r3, r7, r3
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ae:	232c      	movs	r3, #44	; 0x2c
 80012b0:	18fb      	adds	r3, r7, r3
 80012b2:	2240      	movs	r2, #64	; 0x40
 80012b4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b6:	232c      	movs	r3, #44	; 0x2c
 80012b8:	18fb      	adds	r3, r7, r3
 80012ba:	2202      	movs	r2, #2
 80012bc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012be:	232c      	movs	r3, #44	; 0x2c
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2202      	movs	r2, #2
 80012c4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80012c6:	232c      	movs	r3, #44	; 0x2c
 80012c8:	18fb      	adds	r3, r7, r3
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80012ce:	232c      	movs	r3, #44	; 0x2c
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	2208      	movs	r2, #8
 80012d4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012d6:	232c      	movs	r3, #44	; 0x2c
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	2280      	movs	r2, #128	; 0x80
 80012dc:	0292      	lsls	r2, r2, #10
 80012de:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012e0:	232c      	movs	r3, #44	; 0x2c
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	2280      	movs	r2, #128	; 0x80
 80012e6:	0592      	lsls	r2, r2, #22
 80012e8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ea:	232c      	movs	r3, #44	; 0x2c
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	0018      	movs	r0, r3
 80012f0:	f002 f86a 	bl	80033c8 <HAL_RCC_OscConfig>
 80012f4:	1e03      	subs	r3, r0, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80012f8:	f000 f9fa 	bl	80016f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fc:	231c      	movs	r3, #28
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	2207      	movs	r2, #7
 8001302:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001304:	231c      	movs	r3, #28
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	2202      	movs	r2, #2
 800130a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130c:	231c      	movs	r3, #28
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001314:	231c      	movs	r3, #28
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800131c:	231c      	movs	r3, #28
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	2102      	movs	r1, #2
 8001322:	0018      	movs	r0, r3
 8001324:	f002 fb60 	bl	80039e8 <HAL_RCC_ClockConfig>
 8001328:	1e03      	subs	r3, r0, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800132c:	f000 f9e0 	bl	80016f0 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001330:	003b      	movs	r3, r7
 8001332:	2280      	movs	r2, #128	; 0x80
 8001334:	01d2      	lsls	r2, r2, #7
 8001336:	601a      	str	r2, [r3, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001338:	003b      	movs	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133e:	003b      	movs	r3, r7
 8001340:	0018      	movs	r0, r3
 8001342:	f002 fcd9 	bl	8003cf8 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	1e03      	subs	r3, r0, #0
 8001348:	d001      	beq.n	800134e <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800134a:	f000 f9d1 	bl	80016f0 <Error_Handler>
  }
}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	46bd      	mov	sp, r7
 8001352:	b018      	add	sp, #96	; 0x60
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	0018      	movs	r0, r3
 8001362:	230c      	movs	r3, #12
 8001364:	001a      	movs	r2, r3
 8001366:	2100      	movs	r1, #0
 8001368:	f003 fa38 	bl	80047dc <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800136c:	4b36      	ldr	r3, [pc, #216]	; (8001448 <MX_ADC1_Init+0xf0>)
 800136e:	4a37      	ldr	r2, [pc, #220]	; (800144c <MX_ADC1_Init+0xf4>)
 8001370:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001372:	4b35      	ldr	r3, [pc, #212]	; (8001448 <MX_ADC1_Init+0xf0>)
 8001374:	2280      	movs	r2, #128	; 0x80
 8001376:	05d2      	lsls	r2, r2, #23
 8001378:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800137a:	4b33      	ldr	r3, [pc, #204]	; (8001448 <MX_ADC1_Init+0xf0>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b31      	ldr	r3, [pc, #196]	; (8001448 <MX_ADC1_Init+0xf0>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001386:	4b30      	ldr	r3, [pc, #192]	; (8001448 <MX_ADC1_Init+0xf0>)
 8001388:	2280      	movs	r2, #128	; 0x80
 800138a:	0392      	lsls	r2, r2, #14
 800138c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800138e:	4b2e      	ldr	r3, [pc, #184]	; (8001448 <MX_ADC1_Init+0xf0>)
 8001390:	2208      	movs	r2, #8
 8001392:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001394:	4b2c      	ldr	r3, [pc, #176]	; (8001448 <MX_ADC1_Init+0xf0>)
 8001396:	2200      	movs	r2, #0
 8001398:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800139a:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <MX_ADC1_Init+0xf0>)
 800139c:	2200      	movs	r2, #0
 800139e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013a0:	4b29      	ldr	r3, [pc, #164]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 80013a6:	4b28      	ldr	r3, [pc, #160]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013a8:	2202      	movs	r2, #2
 80013aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ac:	4b26      	ldr	r3, [pc, #152]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013ae:	2220      	movs	r2, #32
 80013b0:	2100      	movs	r1, #0
 80013b2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b4:	4b24      	ldr	r3, [pc, #144]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ba:	4b23      	ldr	r3, [pc, #140]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013bc:	2200      	movs	r2, #0
 80013be:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013c0:	4b21      	ldr	r3, [pc, #132]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013c2:	222c      	movs	r2, #44	; 0x2c
 80013c4:	2101      	movs	r1, #1
 80013c6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013c8:	4b1f      	ldr	r3, [pc, #124]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80013ce:	4b1e      	ldr	r3, [pc, #120]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013d0:	2207      	movs	r2, #7
 80013d2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80013d4:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013d6:	2207      	movs	r2, #7
 80013d8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80013da:	4b1b      	ldr	r3, [pc, #108]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013dc:	223c      	movs	r2, #60	; 0x3c
 80013de:	2100      	movs	r1, #0
 80013e0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80013e2:	4b19      	ldr	r3, [pc, #100]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013e8:	4b17      	ldr	r3, [pc, #92]	; (8001448 <MX_ADC1_Init+0xf0>)
 80013ea:	0018      	movs	r0, r3
 80013ec:	f000 fc7a 	bl	8001ce4 <HAL_ADC_Init>
 80013f0:	1e03      	subs	r3, r0, #0
 80013f2:	d001      	beq.n	80013f8 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80013f4:	f000 f97c 	bl	80016f0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2201      	movs	r2, #1
 80013fc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140a:	1d3a      	adds	r2, r7, #4
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_ADC1_Init+0xf0>)
 800140e:	0011      	movs	r1, r2
 8001410:	0018      	movs	r0, r3
 8001412:	f000 fedf 	bl	80021d4 <HAL_ADC_ConfigChannel>
 8001416:	1e03      	subs	r3, r0, #0
 8001418:	d001      	beq.n	800141e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800141a:	f000 f969 	bl	80016f0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	4a0b      	ldr	r2, [pc, #44]	; (8001450 <MX_ADC1_Init+0xf8>)
 8001422:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	2204      	movs	r2, #4
 8001428:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800142a:	1d3a      	adds	r2, r7, #4
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_ADC1_Init+0xf0>)
 800142e:	0011      	movs	r1, r2
 8001430:	0018      	movs	r0, r3
 8001432:	f000 fecf 	bl	80021d4 <HAL_ADC_ConfigChannel>
 8001436:	1e03      	subs	r3, r0, #0
 8001438:	d001      	beq.n	800143e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800143a:	f000 f959 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b004      	add	sp, #16
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	20000320 	.word	0x20000320
 800144c:	40012400 	.word	0x40012400
 8001450:	04000002 	.word	0x04000002

08001454 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b09a      	sub	sp, #104	; 0x68
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145a:	2358      	movs	r3, #88	; 0x58
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	0018      	movs	r0, r3
 8001460:	2310      	movs	r3, #16
 8001462:	001a      	movs	r2, r3
 8001464:	2100      	movs	r1, #0
 8001466:	f003 f9b9 	bl	80047dc <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800146a:	2344      	movs	r3, #68	; 0x44
 800146c:	18fb      	adds	r3, r7, r3
 800146e:	0018      	movs	r0, r3
 8001470:	2314      	movs	r3, #20
 8001472:	001a      	movs	r2, r3
 8001474:	2100      	movs	r1, #0
 8001476:	f003 f9b1 	bl	80047dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147a:	2338      	movs	r3, #56	; 0x38
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	0018      	movs	r0, r3
 8001480:	230c      	movs	r3, #12
 8001482:	001a      	movs	r2, r3
 8001484:	2100      	movs	r1, #0
 8001486:	f003 f9a9 	bl	80047dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	0018      	movs	r0, r3
 800148e:	2334      	movs	r3, #52	; 0x34
 8001490:	001a      	movs	r2, r3
 8001492:	2100      	movs	r1, #0
 8001494:	f003 f9a2 	bl	80047dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001498:	4b35      	ldr	r3, [pc, #212]	; (8001570 <MX_TIM1_Init+0x11c>)
 800149a:	4a36      	ldr	r2, [pc, #216]	; (8001574 <MX_TIM1_Init+0x120>)
 800149c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50;
 800149e:	4b34      	ldr	r3, [pc, #208]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014a0:	2232      	movs	r2, #50	; 0x32
 80014a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014aa:	4b31      	ldr	r3, [pc, #196]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014ac:	4a32      	ldr	r2, [pc, #200]	; (8001578 <MX_TIM1_Init+0x124>)
 80014ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014b6:	4b2e      	ldr	r3, [pc, #184]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014c2:	4b2b      	ldr	r3, [pc, #172]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014c4:	0018      	movs	r0, r3
 80014c6:	f002 fd49 	bl	8003f5c <HAL_TIM_Base_Init>
 80014ca:	1e03      	subs	r3, r0, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80014ce:	f000 f90f 	bl	80016f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d2:	2358      	movs	r3, #88	; 0x58
 80014d4:	18fb      	adds	r3, r7, r3
 80014d6:	2280      	movs	r2, #128	; 0x80
 80014d8:	0152      	lsls	r2, r2, #5
 80014da:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014dc:	2358      	movs	r3, #88	; 0x58
 80014de:	18fa      	adds	r2, r7, r3
 80014e0:	4b23      	ldr	r3, [pc, #140]	; (8001570 <MX_TIM1_Init+0x11c>)
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f002 fd8f 	bl	8004008 <HAL_TIM_ConfigClockSource>
 80014ea:	1e03      	subs	r3, r0, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80014ee:	f000 f8ff 	bl	80016f0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80014f2:	2344      	movs	r3, #68	; 0x44
 80014f4:	18fb      	adds	r3, r7, r3
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80014fa:	2344      	movs	r3, #68	; 0x44
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	2200      	movs	r2, #0
 8001500:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001502:	2344      	movs	r3, #68	; 0x44
 8001504:	18fa      	adds	r2, r7, r3
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <MX_TIM1_Init+0x11c>)
 8001508:	0011      	movs	r1, r2
 800150a:	0018      	movs	r0, r3
 800150c:	f002 fe3c 	bl	8004188 <HAL_TIM_SlaveConfigSynchro>
 8001510:	1e03      	subs	r3, r0, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001514:	f000 f8ec 	bl	80016f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001518:	2338      	movs	r3, #56	; 0x38
 800151a:	18fb      	adds	r3, r7, r3
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001520:	2338      	movs	r3, #56	; 0x38
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	2200      	movs	r2, #0
 8001526:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001528:	2338      	movs	r3, #56	; 0x38
 800152a:	18fb      	adds	r3, r7, r3
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001530:	2338      	movs	r3, #56	; 0x38
 8001532:	18fa      	adds	r2, r7, r3
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <MX_TIM1_Init+0x11c>)
 8001536:	0011      	movs	r1, r2
 8001538:	0018      	movs	r0, r3
 800153a:	f003 f805 	bl	8004548 <HAL_TIMEx_MasterConfigSynchronization>
 800153e:	1e03      	subs	r3, r0, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001542:	f000 f8d5 	bl	80016f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2200      	movs	r2, #0
 8001550:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_TIM1_Init+0x11c>)
 8001556:	0011      	movs	r1, r2
 8001558:	0018      	movs	r0, r3
 800155a:	f003 f84b 	bl	80045f4 <HAL_TIMEx_ConfigBreakDeadTime>
 800155e:	1e03      	subs	r3, r0, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8001562:	f000 f8c5 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	46bd      	mov	sp, r7
 800156a:	b01a      	add	sp, #104	; 0x68
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	200003e0 	.word	0x200003e0
 8001574:	40012c00 	.word	0x40012c00
 8001578:	0000ffff 	.word	0x0000ffff

0800157c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_DMA_Init+0x38>)
 8001584:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <MX_DMA_Init+0x38>)
 8001586:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001588:	2101      	movs	r1, #1
 800158a:	430a      	orrs	r2, r1
 800158c:	639a      	str	r2, [r3, #56]	; 0x38
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_DMA_Init+0x38>)
 8001590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001592:	2201      	movs	r2, #1
 8001594:	4013      	ands	r3, r2
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	2009      	movs	r0, #9
 80015a0:	f001 fa80 	bl	8002aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015a4:	2009      	movs	r0, #9
 80015a6:	f001 fa93 	bl	8002ad0 <HAL_NVIC_EnableIRQ>

}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b002      	add	sp, #8
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	40021000 	.word	0x40021000

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	230c      	movs	r3, #12
 80015c0:	18fb      	adds	r3, r7, r3
 80015c2:	0018      	movs	r0, r3
 80015c4:	2314      	movs	r3, #20
 80015c6:	001a      	movs	r2, r3
 80015c8:	2100      	movs	r1, #0
 80015ca:	f003 f907 	bl	80047dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	4b44      	ldr	r3, [pc, #272]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015d0:	4a43      	ldr	r2, [pc, #268]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80015d4:	2102      	movs	r1, #2
 80015d6:	430a      	orrs	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
 80015da:	4b41      	ldr	r3, [pc, #260]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015de:	2202      	movs	r2, #2
 80015e0:	4013      	ands	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	4b3e      	ldr	r3, [pc, #248]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015e8:	4a3d      	ldr	r2, [pc, #244]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80015ec:	2101      	movs	r1, #1
 80015ee:	430a      	orrs	r2, r1
 80015f0:	635a      	str	r2, [r3, #52]	; 0x34
 80015f2:	4b3b      	ldr	r3, [pc, #236]	; (80016e0 <MX_GPIO_Init+0x128>)
 80015f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015f6:	2201      	movs	r2, #1
 80015f8:	4013      	ands	r3, r2
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED4_Pin|LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80015fe:	23f0      	movs	r3, #240	; 0xf0
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4838      	ldr	r0, [pc, #224]	; (80016e4 <MX_GPIO_Init+0x12c>)
 8001604:	2200      	movs	r2, #0
 8001606:	0019      	movs	r1, r3
 8001608:	f001 fe59 	bl	80032be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG1_Pin|TRIG2_Pin|TRIG3_Pin|TRIG4_Pin
 800160c:	4936      	ldr	r1, [pc, #216]	; (80016e8 <MX_GPIO_Init+0x130>)
 800160e:	23a0      	movs	r3, #160	; 0xa0
 8001610:	05db      	lsls	r3, r3, #23
 8001612:	2200      	movs	r2, #0
 8001614:	0018      	movs	r0, r3
 8001616:	f001 fe52 	bl	80032be <HAL_GPIO_WritePin>
                          |OUT_R_Pin|OUT_L_Pin|OUT_UP_Pin|OUT_DW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED4_Pin LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED4_Pin|LED3_Pin|LED2_Pin;
 800161a:	230c      	movs	r3, #12
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	22f0      	movs	r2, #240	; 0xf0
 8001620:	0092      	lsls	r2, r2, #2
 8001622:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001624:	230c      	movs	r3, #12
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	2201      	movs	r2, #1
 800162a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	230c      	movs	r3, #12
 800162e:	18fb      	adds	r3, r7, r3
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	230c      	movs	r3, #12
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	2200      	movs	r2, #0
 800163a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	230c      	movs	r3, #12
 800163e:	18fb      	adds	r3, r7, r3
 8001640:	4a28      	ldr	r2, [pc, #160]	; (80016e4 <MX_GPIO_Init+0x12c>)
 8001642:	0019      	movs	r1, r3
 8001644:	0010      	movs	r0, r2
 8001646:	f001 fcb9 	bl	8002fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG1_Pin TRIG2_Pin TRIG3_Pin TRIG4_Pin
                           OUT_R_Pin OUT_L_Pin OUT_UP_Pin OUT_DW_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin|TRIG2_Pin|TRIG3_Pin|TRIG4_Pin
 800164a:	230c      	movs	r3, #12
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <MX_GPIO_Init+0x130>)
 8001650:	601a      	str	r2, [r3, #0]
                          |OUT_R_Pin|OUT_L_Pin|OUT_UP_Pin|OUT_DW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	230c      	movs	r3, #12
 8001654:	18fb      	adds	r3, r7, r3
 8001656:	2201      	movs	r2, #1
 8001658:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	230c      	movs	r3, #12
 800165c:	18fb      	adds	r3, r7, r3
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	230c      	movs	r3, #12
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	2200      	movs	r2, #0
 8001668:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166a:	230c      	movs	r3, #12
 800166c:	18fa      	adds	r2, r7, r3
 800166e:	23a0      	movs	r3, #160	; 0xa0
 8001670:	05db      	lsls	r3, r3, #23
 8001672:	0011      	movs	r1, r2
 8001674:	0018      	movs	r0, r3
 8001676:	f001 fca1 	bl	8002fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_ALL_Pin */
  GPIO_InitStruct.Pin = ECHO_ALL_Pin;
 800167a:	230c      	movs	r3, #12
 800167c:	18fb      	adds	r3, r7, r3
 800167e:	2201      	movs	r2, #1
 8001680:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001682:	230c      	movs	r3, #12
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	4a19      	ldr	r2, [pc, #100]	; (80016ec <MX_GPIO_Init+0x134>)
 8001688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	230c      	movs	r3, #12
 800168c:	18fb      	adds	r3, r7, r3
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ECHO_ALL_GPIO_Port, &GPIO_InitStruct);
 8001692:	230c      	movs	r3, #12
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	4a13      	ldr	r2, [pc, #76]	; (80016e4 <MX_GPIO_Init+0x12c>)
 8001698:	0019      	movs	r1, r3
 800169a:	0010      	movs	r0, r2
 800169c:	f001 fc8e 	bl	8002fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : SW3_Pin SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin|SW1_Pin;
 80016a0:	230c      	movs	r3, #12
 80016a2:	18fb      	adds	r3, r7, r3
 80016a4:	2238      	movs	r2, #56	; 0x38
 80016a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a8:	230c      	movs	r3, #12
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	2200      	movs	r2, #0
 80016ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	230c      	movs	r3, #12
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	230c      	movs	r3, #12
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	4a09      	ldr	r2, [pc, #36]	; (80016e4 <MX_GPIO_Init+0x12c>)
 80016be:	0019      	movs	r1, r3
 80016c0:	0010      	movs	r0, r2
 80016c2:	f001 fc7b 	bl	8002fbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2005      	movs	r0, #5
 80016cc:	f001 f9ea 	bl	8002aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80016d0:	2005      	movs	r0, #5
 80016d2:	f001 f9fd 	bl	8002ad0 <HAL_NVIC_EnableIRQ>

}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b008      	add	sp, #32
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	40021000 	.word	0x40021000
 80016e4:	50000400 	.word	0x50000400
 80016e8:	00001e3c 	.word	0x00001e3c
 80016ec:	10310000 	.word	0x10310000

080016f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016f4:	46c0      	nop			; (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <HAL_MspInit+0x4c>)
 8001704:	4a10      	ldr	r2, [pc, #64]	; (8001748 <HAL_MspInit+0x4c>)
 8001706:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001708:	2101      	movs	r1, #1
 800170a:	430a      	orrs	r2, r1
 800170c:	641a      	str	r2, [r3, #64]	; 0x40
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <HAL_MspInit+0x4c>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	2201      	movs	r2, #1
 8001714:	4013      	ands	r3, r2
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <HAL_MspInit+0x4c>)
 800171c:	4a0a      	ldr	r2, [pc, #40]	; (8001748 <HAL_MspInit+0x4c>)
 800171e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0549      	lsls	r1, r1, #21
 8001724:	430a      	orrs	r2, r1
 8001726:	63da      	str	r2, [r3, #60]	; 0x3c
 8001728:	4b07      	ldr	r3, [pc, #28]	; (8001748 <HAL_MspInit+0x4c>)
 800172a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	055b      	lsls	r3, r3, #21
 8001730:	4013      	ands	r3, r2
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001736:	23c0      	movs	r3, #192	; 0xc0
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	0018      	movs	r0, r3
 800173c:	f000 f97e 	bl	8001a3c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001740:	46c0      	nop			; (mov r8, r8)
 8001742:	46bd      	mov	sp, r7
 8001744:	b002      	add	sp, #8
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40021000 	.word	0x40021000

0800174c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	2314      	movs	r3, #20
 8001756:	18fb      	adds	r3, r7, r3
 8001758:	0018      	movs	r0, r3
 800175a:	2314      	movs	r3, #20
 800175c:	001a      	movs	r2, r3
 800175e:	2100      	movs	r1, #0
 8001760:	f003 f83c 	bl	80047dc <memset>
  if(hadc->Instance==ADC1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2f      	ldr	r2, [pc, #188]	; (8001828 <HAL_ADC_MspInit+0xdc>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d158      	bne.n	8001820 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800176e:	4b2f      	ldr	r3, [pc, #188]	; (800182c <HAL_ADC_MspInit+0xe0>)
 8001770:	4a2e      	ldr	r2, [pc, #184]	; (800182c <HAL_ADC_MspInit+0xe0>)
 8001772:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001774:	2180      	movs	r1, #128	; 0x80
 8001776:	0349      	lsls	r1, r1, #13
 8001778:	430a      	orrs	r2, r1
 800177a:	641a      	str	r2, [r3, #64]	; 0x40
 800177c:	4b2b      	ldr	r3, [pc, #172]	; (800182c <HAL_ADC_MspInit+0xe0>)
 800177e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001780:	2380      	movs	r3, #128	; 0x80
 8001782:	035b      	lsls	r3, r3, #13
 8001784:	4013      	ands	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	4b28      	ldr	r3, [pc, #160]	; (800182c <HAL_ADC_MspInit+0xe0>)
 800178c:	4a27      	ldr	r2, [pc, #156]	; (800182c <HAL_ADC_MspInit+0xe0>)
 800178e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001790:	2101      	movs	r1, #1
 8001792:	430a      	orrs	r2, r1
 8001794:	635a      	str	r2, [r3, #52]	; 0x34
 8001796:	4b25      	ldr	r3, [pc, #148]	; (800182c <HAL_ADC_MspInit+0xe0>)
 8001798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800179a:	2201      	movs	r2, #1
 800179c:	4013      	ands	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_IN0_POT1_Pin|ADC1_IN1_POT2_Pin;
 80017a2:	2314      	movs	r3, #20
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	2203      	movs	r2, #3
 80017a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017aa:	2314      	movs	r3, #20
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	2203      	movs	r2, #3
 80017b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2314      	movs	r3, #20
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	2314      	movs	r3, #20
 80017bc:	18fa      	adds	r2, r7, r3
 80017be:	23a0      	movs	r3, #160	; 0xa0
 80017c0:	05db      	lsls	r3, r3, #23
 80017c2:	0011      	movs	r1, r2
 80017c4:	0018      	movs	r0, r3
 80017c6:	f001 fbf9 	bl	8002fbc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017cc:	4a19      	ldr	r2, [pc, #100]	; (8001834 <HAL_ADC_MspInit+0xe8>)
 80017ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017d0:	4b17      	ldr	r3, [pc, #92]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017d2:	2205      	movs	r2, #5
 80017d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017dc:	4b14      	ldr	r3, [pc, #80]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017e2:	4b13      	ldr	r3, [pc, #76]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017e4:	2280      	movs	r2, #128	; 0x80
 80017e6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017e8:	4b11      	ldr	r3, [pc, #68]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017ea:	2280      	movs	r2, #128	; 0x80
 80017ec:	0052      	lsls	r2, r2, #1
 80017ee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	00d2      	lsls	r2, r2, #3
 80017f6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017f8:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 80017fa:	2220      	movs	r2, #32
 80017fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 8001806:	0018      	movs	r0, r3
 8001808:	f001 f980 	bl	8002b0c <HAL_DMA_Init>
 800180c:	1e03      	subs	r3, r0, #0
 800180e:	d001      	beq.n	8001814 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001810:	f7ff ff6e 	bl	80016f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a06      	ldr	r2, [pc, #24]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 8001818:	651a      	str	r2, [r3, #80]	; 0x50
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_ADC_MspInit+0xe4>)
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001820:	46c0      	nop			; (mov r8, r8)
 8001822:	46bd      	mov	sp, r7
 8001824:	b00a      	add	sp, #40	; 0x28
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40012400 	.word	0x40012400
 800182c:	40021000 	.word	0x40021000
 8001830:	20000384 	.word	0x20000384
 8001834:	40020008 	.word	0x40020008

08001838 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <HAL_TIM_Base_MspInit+0x38>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d10d      	bne.n	8001866 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_TIM_Base_MspInit+0x3c>)
 800184c:	4a09      	ldr	r2, [pc, #36]	; (8001874 <HAL_TIM_Base_MspInit+0x3c>)
 800184e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001850:	2180      	movs	r1, #128	; 0x80
 8001852:	0109      	lsls	r1, r1, #4
 8001854:	430a      	orrs	r2, r1
 8001856:	641a      	str	r2, [r3, #64]	; 0x40
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_TIM_Base_MspInit+0x3c>)
 800185a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800185c:	2380      	movs	r3, #128	; 0x80
 800185e:	011b      	lsls	r3, r3, #4
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	46bd      	mov	sp, r7
 800186a:	b004      	add	sp, #16
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	40012c00 	.word	0x40012c00
 8001874:	40021000 	.word	0x40021000

08001878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800187c:	46c0      	nop			; (mov r8, r8)
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001886:	e7fe      	b.n	8001886 <HardFault_Handler+0x4>

08001888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800188c:	46c0      	nop			; (mov r8, r8)
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a0:	f000 f890 	bl	80019c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  ms_period();
 80018a4:	f7fe fcf6 	bl	8000294 <ms_period>
  /* USER CODE END SysTick_IRQn 1 */
}
 80018a8:	46c0      	nop			; (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80018b2:	2001      	movs	r0, #1
 80018b4:	f001 fd20 	bl	80032f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80018b8:	46c0      	nop			; (mov r8, r8)
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018c4:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <DMA1_Channel1_IRQHandler+0x14>)
 80018c6:	0018      	movs	r0, r3
 80018c8:	f001 fa32 	bl	8002d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018cc:	46c0      	nop			; (mov r8, r8)
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	20000384 	.word	0x20000384

080018d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018dc:	4b03      	ldr	r3, [pc, #12]	; (80018ec <SystemInit+0x14>)
 80018de:	2280      	movs	r2, #128	; 0x80
 80018e0:	0512      	lsls	r2, r2, #20
 80018e2:	609a      	str	r2, [r3, #8]
#endif
}
 80018e4:	46c0      	nop			; (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018f6:	1dfb      	adds	r3, r7, #7
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018fc:	4b0b      	ldr	r3, [pc, #44]	; (800192c <HAL_Init+0x3c>)
 80018fe:	4a0b      	ldr	r2, [pc, #44]	; (800192c <HAL_Init+0x3c>)
 8001900:	6812      	ldr	r2, [r2, #0]
 8001902:	2180      	movs	r1, #128	; 0x80
 8001904:	0049      	lsls	r1, r1, #1
 8001906:	430a      	orrs	r2, r1
 8001908:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800190a:	2000      	movs	r0, #0
 800190c:	f000 f810 	bl	8001930 <HAL_InitTick>
 8001910:	1e03      	subs	r3, r0, #0
 8001912:	d003      	beq.n	800191c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001914:	1dfb      	adds	r3, r7, #7
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	e001      	b.n	8001920 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800191c:	f7ff feee 	bl	80016fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001920:	1dfb      	adds	r3, r7, #7
 8001922:	781b      	ldrb	r3, [r3, #0]
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b002      	add	sp, #8
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40022000 	.word	0x40022000

08001930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001938:	230f      	movs	r3, #15
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8001940:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_InitTick+0x88>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d02b      	beq.n	80019a0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8001948:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <HAL_InitTick+0x8c>)
 800194a:	681c      	ldr	r4, [r3, #0]
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <HAL_InitTick+0x88>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0019      	movs	r1, r3
 8001952:	23fa      	movs	r3, #250	; 0xfa
 8001954:	0098      	lsls	r0, r3, #2
 8001956:	f7fe fbd3 	bl	8000100 <__udivsi3>
 800195a:	0003      	movs	r3, r0
 800195c:	0019      	movs	r1, r3
 800195e:	0020      	movs	r0, r4
 8001960:	f7fe fbce 	bl	8000100 <__udivsi3>
 8001964:	0003      	movs	r3, r0
 8001966:	0018      	movs	r0, r3
 8001968:	f001 f8c2 	bl	8002af0 <HAL_SYSTICK_Config>
 800196c:	1e03      	subs	r3, r0, #0
 800196e:	d112      	bne.n	8001996 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d80a      	bhi.n	800198c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	2301      	movs	r3, #1
 800197a:	425b      	negs	r3, r3
 800197c:	2200      	movs	r2, #0
 800197e:	0018      	movs	r0, r3
 8001980:	f001 f890 	bl	8002aa4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001984:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <HAL_InitTick+0x90>)
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	e00d      	b.n	80019a8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800198c:	230f      	movs	r3, #15
 800198e:	18fb      	adds	r3, r7, r3
 8001990:	2201      	movs	r2, #1
 8001992:	701a      	strb	r2, [r3, #0]
 8001994:	e008      	b.n	80019a8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001996:	230f      	movs	r3, #15
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	2201      	movs	r2, #1
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	e003      	b.n	80019a8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019a0:	230f      	movs	r3, #15
 80019a2:	18fb      	adds	r3, r7, r3
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80019a8:	230f      	movs	r3, #15
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	781b      	ldrb	r3, [r3, #0]
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b005      	add	sp, #20
 80019b4:	bd90      	pop	{r4, r7, pc}
 80019b6:	46c0      	nop			; (mov r8, r8)
 80019b8:	2000000c 	.word	0x2000000c
 80019bc:	20000004 	.word	0x20000004
 80019c0:	20000008 	.word	0x20000008

080019c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <HAL_IncTick+0x18>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <HAL_IncTick+0x1c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	18d2      	adds	r2, r2, r3
 80019d2:	4b02      	ldr	r3, [pc, #8]	; (80019dc <HAL_IncTick+0x18>)
 80019d4:	601a      	str	r2, [r3, #0]
}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000420 	.word	0x20000420
 80019e0:	2000000c 	.word	0x2000000c

080019e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  return uwTick;
 80019e8:	4b02      	ldr	r3, [pc, #8]	; (80019f4 <HAL_GetTick+0x10>)
 80019ea:	681b      	ldr	r3, [r3, #0]
}
 80019ec:	0018      	movs	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	20000420 	.word	0x20000420

080019f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff fff0 	bl	80019e4 <HAL_GetTick>
 8001a04:	0003      	movs	r3, r0
 8001a06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	d004      	beq.n	8001a1c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <HAL_Delay+0x40>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	18d3      	adds	r3, r2, r3
 8001a1a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a1c:	46c0      	nop			; (mov r8, r8)
 8001a1e:	f7ff ffe1 	bl	80019e4 <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1ad2      	subs	r2, r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d3f7      	bcc.n	8001a1e <HAL_Delay+0x26>
  {
  }
}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b004      	add	sp, #16
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	2000000c 	.word	0x2000000c

08001a3c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HAL_SYSCFG_StrobeDBattpinsConfig+0x20>)
 8001a46:	4a05      	ldr	r2, [pc, #20]	; (8001a5c <HAL_SYSCFG_StrobeDBattpinsConfig+0x20>)
 8001a48:	6812      	ldr	r2, [r2, #0]
 8001a4a:	4905      	ldr	r1, [pc, #20]	; (8001a60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001a4c:	4011      	ands	r1, r2
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	601a      	str	r2, [r3, #0]
}
 8001a54:	46c0      	nop			; (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40010000 	.word	0x40010000
 8001a60:	fffff9ff 	.word	0xfffff9ff

08001a64 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001a74:	401a      	ands	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	601a      	str	r2, [r3, #0]
}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b002      	add	sp, #8
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	fe3fffff 	.word	0xfe3fffff

08001a8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	23e0      	movs	r3, #224	; 0xe0
 8001a9a:	045b      	lsls	r3, r3, #17
 8001a9c:	4013      	ands	r3, r2
}
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	b002      	add	sp, #8
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	2104      	movs	r1, #4
 8001aba:	400a      	ands	r2, r1
 8001abc:	2107      	movs	r1, #7
 8001abe:	4091      	lsls	r1, r2
 8001ac0:	000a      	movs	r2, r1
 8001ac2:	43d2      	mvns	r2, r2
 8001ac4:	401a      	ands	r2, r3
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2104      	movs	r1, #4
 8001aca:	400b      	ands	r3, r1
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	4099      	lsls	r1, r3
 8001ad0:	000b      	movs	r3, r1
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001ad8:	46c0      	nop			; (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b004      	add	sp, #16
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	23c0      	movs	r3, #192	; 0xc0
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	4013      	ands	r3, r2
 8001af2:	d101      	bne.n	8001af8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001af4:	2301      	movs	r3, #1
 8001af6:	e000      	b.n	8001afa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	0018      	movs	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	b002      	add	sp, #8
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b084      	sub	sp, #16
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	211f      	movs	r1, #31
 8001b16:	400a      	ands	r2, r1
 8001b18:	210f      	movs	r1, #15
 8001b1a:	4091      	lsls	r1, r2
 8001b1c:	000a      	movs	r2, r1
 8001b1e:	43d2      	mvns	r2, r2
 8001b20:	401a      	ands	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0e9b      	lsrs	r3, r3, #26
 8001b26:	210f      	movs	r1, #15
 8001b28:	4019      	ands	r1, r3
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	201f      	movs	r0, #31
 8001b2e:	4003      	ands	r3, r0
 8001b30:	4099      	lsls	r1, r3
 8001b32:	000b      	movs	r3, r1
 8001b34:	431a      	orrs	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
 8001b4a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	035b      	lsls	r3, r3, #13
 8001b54:	0b5b      	lsrs	r3, r3, #13
 8001b56:	431a      	orrs	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b5c:	46c0      	nop			; (mov r8, r8)
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b002      	add	sp, #8
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	0352      	lsls	r2, r2, #13
 8001b76:	0b52      	lsrs	r2, r2, #13
 8001b78:	43d2      	mvns	r2, r2
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b80:	46c0      	nop			; (mov r8, r8)
 8001b82:	46bd      	mov	sp, r7
 8001b84:	b002      	add	sp, #8
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	0212      	lsls	r2, r2, #8
 8001b9c:	43d2      	mvns	r2, r2
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	400b      	ands	r3, r1
 8001ba8:	4904      	ldr	r1, [pc, #16]	; (8001bbc <LL_ADC_SetChannelSamplingTime+0x34>)
 8001baa:	400b      	ands	r3, r1
 8001bac:	431a      	orrs	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001bb2:	46c0      	nop			; (mov r8, r8)
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	b004      	add	sp, #16
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	07ffff00 	.word	0x07ffff00

08001bc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4a05      	ldr	r2, [pc, #20]	; (8001be4 <LL_ADC_EnableInternalRegulator+0x24>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2280      	movs	r2, #128	; 0x80
 8001bd2:	0552      	lsls	r2, r2, #21
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b002      	add	sp, #8
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			; (mov r8, r8)
 8001be4:	6fffffe8 	.word	0x6fffffe8

08001be8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	055b      	lsls	r3, r3, #21
 8001bf8:	401a      	ands	r2, r3
 8001bfa:	2380      	movs	r3, #128	; 0x80
 8001bfc:	055b      	lsls	r3, r3, #21
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d101      	bne.n	8001c06 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	0018      	movs	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b002      	add	sp, #8
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	4a04      	ldr	r2, [pc, #16]	; (8001c30 <LL_ADC_Enable+0x20>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2201      	movs	r2, #1
 8001c22:	431a      	orrs	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b002      	add	sp, #8
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	7fffffe8 	.word	0x7fffffe8

08001c34 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <LL_ADC_Disable+0x20>)
 8001c42:	4013      	ands	r3, r2
 8001c44:	2202      	movs	r2, #2
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b002      	add	sp, #8
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	7fffffe8 	.word	0x7fffffe8

08001c58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2201      	movs	r2, #1
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d101      	bne.n	8001c70 <LL_ADC_IsEnabled+0x18>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <LL_ADC_IsEnabled+0x1a>
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	2202      	movs	r2, #2
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d101      	bne.n	8001c92 <LL_ADC_IsDisableOngoing+0x18>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <LL_ADC_IsDisableOngoing+0x1a>
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b002      	add	sp, #8
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <LL_ADC_REG_StartConversion+0x20>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	2204      	movs	r2, #4
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001cb4:	46c0      	nop			; (mov r8, r8)
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	b002      	add	sp, #8
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	7fffffe8 	.word	0x7fffffe8

08001cc0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2204      	movs	r2, #4
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d101      	bne.n	8001cd8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	0018      	movs	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b002      	add	sp, #8
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cec:	231f      	movs	r3, #31
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e1a6      	b.n	8002058 <HAL_ADC_Init+0x374>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10a      	bne.n	8001d28 <HAL_ADC_Init+0x44>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	0018      	movs	r0, r3
 8001d16:	f7ff fd19 	bl	800174c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2254      	movs	r2, #84	; 0x54
 8001d24:	2100      	movs	r1, #0
 8001d26:	5499      	strb	r1, [r3, r2]
  }
  
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f7ff ff5b 	bl	8001be8 <LL_ADC_IsInternalRegulatorEnabled>
 8001d32:	1e03      	subs	r3, r0, #0
 8001d34:	d114      	bne.n	8001d60 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f7ff ff40 	bl	8001bc0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001d40:	4bc7      	ldr	r3, [pc, #796]	; (8002060 <HAL_ADC_Init+0x37c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	49c7      	ldr	r1, [pc, #796]	; (8002064 <HAL_ADC_Init+0x380>)
 8001d46:	0018      	movs	r0, r3
 8001d48:	f7fe f9da 	bl	8000100 <__udivsi3>
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8001d52:	e002      	b.n	8001d5a <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1f9      	bne.n	8001d54 <HAL_ADC_Init+0x70>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	0018      	movs	r0, r3
 8001d66:	f7ff ff3f 	bl	8001be8 <LL_ADC_IsInternalRegulatorEnabled>
 8001d6a:	1e03      	subs	r3, r0, #0
 8001d6c:	d10f      	bne.n	8001d8e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d72:	2210      	movs	r2, #16
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7e:	2201      	movs	r2, #1
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	65da      	str	r2, [r3, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 8001d86:	231f      	movs	r3, #31
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	0018      	movs	r0, r3
 8001d94:	f7ff ff94 	bl	8001cc0 <LL_ADC_REG_IsConversionOngoing>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	60fb      	str	r3, [r7, #12]
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da0:	2210      	movs	r2, #16
 8001da2:	4013      	ands	r3, r2
 8001da4:	d000      	beq.n	8001da8 <HAL_ADC_Init+0xc4>
 8001da6:	e14a      	b.n	800203e <HAL_ADC_Init+0x35a>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d000      	beq.n	8001db0 <HAL_ADC_Init+0xcc>
 8001dae:	e146      	b.n	800203e <HAL_ADC_Init+0x35a>
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db4:	4aac      	ldr	r2, [pc, #688]	; (8002068 <HAL_ADC_Init+0x384>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	2202      	movs	r2, #2
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f7ff ff47 	bl	8001c58 <LL_ADC_IsEnabled>
 8001dca:	1e03      	subs	r3, r0, #0
 8001dcc:	d136      	bne.n	8001e3c <HAL_ADC_Init+0x158>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	68d2      	ldr	r2, [r2, #12]
 8001dd8:	2118      	movs	r1, #24
 8001dda:	438a      	bics	r2, r1
 8001ddc:	0011      	movs	r1, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6892      	ldr	r2, [r2, #8]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler.                                                */
      MODIFY_REG(hadc->Instance->CFGR2                       ,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6812      	ldr	r2, [r2, #0]
 8001dee:	6912      	ldr	r2, [r2, #16]
 8001df0:	0092      	lsls	r2, r2, #2
 8001df2:	0891      	lsrs	r1, r2, #2
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6852      	ldr	r2, [r2, #4]
 8001df8:	0f92      	lsrs	r2, r2, #30
 8001dfa:	0792      	lsls	r2, r2, #30
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_CKMODE                            ,
                 hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE );
      
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	23c0      	movs	r3, #192	; 0xc0
 8001e06:	061b      	lsls	r3, r3, #24
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d017      	beq.n	8001e3c <HAL_ADC_Init+0x158>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001e10:	2380      	movs	r3, #128	; 0x80
 8001e12:	05db      	lsls	r3, r3, #23
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d011      	beq.n	8001e3c <HAL_ADC_Init+0x158>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	061b      	lsls	r3, r3, #24
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d00b      	beq.n	8001e3c <HAL_ADC_Init+0x158>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 8001e24:	4a91      	ldr	r2, [pc, #580]	; (800206c <HAL_ADC_Init+0x388>)
 8001e26:	4b91      	ldr	r3, [pc, #580]	; (800206c <HAL_ADC_Init+0x388>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4991      	ldr	r1, [pc, #580]	; (8002070 <HAL_ADC_Init+0x38c>)
 8001e2c:	4019      	ands	r1, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6858      	ldr	r0, [r3, #4]
 8001e32:	23f0      	movs	r3, #240	; 0xf0
 8001e34:	039b      	lsls	r3, r3, #14
 8001e36:	4003      	ands	r3, r0
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	6013      	str	r3, [r2, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	7e1b      	ldrb	r3, [r3, #24]
 8001e40:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7e5b      	ldrb	r3, [r3, #25]
 8001e46:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e48:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7e9b      	ldrb	r3, [r3, #26]
 8001e4e:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001e50:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d002      	beq.n	8001e60 <HAL_ADC_Init+0x17c>
 8001e5a:	2380      	movs	r3, #128	; 0x80
 8001e5c:	015b      	lsls	r3, r3, #5
 8001e5e:	e000      	b.n	8001e62 <HAL_ADC_Init+0x17e>
 8001e60:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e62:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e68:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	da04      	bge.n	8001e7c <HAL_ADC_Init+0x198>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	085b      	lsrs	r3, r3, #1
 8001e7a:	e001      	b.n	8001e80 <HAL_ADC_Init+0x19c>
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                             |
 8001e80:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	212c      	movs	r1, #44	; 0x2c
 8001e86:	5c5b      	ldrb	r3, [r3, r1]
 8001e88:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8001e8a:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2220      	movs	r2, #32
 8001e96:	5c9b      	ldrb	r3, [r3, r2]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d115      	bne.n	8001ec8 <HAL_ADC_Init+0x1e4>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	7e9b      	ldrb	r3, [r3, #26]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d105      	bne.n	8001eb0 <HAL_ADC_Init+0x1cc>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	2280      	movs	r2, #128	; 0x80
 8001ea8:	0252      	lsls	r2, r2, #9
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
 8001eae:	e00b      	b.n	8001ec8 <HAL_ADC_Init+0x1e4>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb4:	2220      	movs	r2, #32
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00a      	beq.n	8001ee6 <HAL_ADC_Init+0x202>
    {
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ed4:	23e0      	movs	r3, #224	; 0xe0
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge );
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
    /*  - oversampling enable                                                 */
    /*  - oversampling ratio                                                  */
    /*  - oversampling shift                                                  */
    /*  - oversampling discontinuous mode (triggered mode)                    */
    /*  - trigger frequency mode                                              */
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                  hadc->Init.Oversampling.RightBitShift |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8001eee:	431a      	orrs	r2, r3
                  hadc->Init.Oversampling.TriggeredMode |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                  hadc->Init.Oversampling.RightBitShift |
 8001ef4:	431a      	orrs	r2, r3
                  hadc->Init.TriggerFrequencyMode
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                  hadc->Init.Oversampling.TriggeredMode |
 8001efa:	4313      	orrs	r3, r2
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	617b      	str	r3, [r7, #20]
                  );
    
    if (hadc->Init.OversamplingMode == ENABLE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	223c      	movs	r2, #60	; 0x3c
 8001f06:	5c9b      	ldrb	r3, [r3, r2]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d103      	bne.n	8001f14 <HAL_ADC_Init+0x230>
    {
      SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4313      	orrs	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	68d2      	ldr	r2, [r2, #12]
 8001f1e:	4955      	ldr	r1, [pc, #340]	; (8002074 <HAL_ADC_Init+0x390>)
 8001f20:	4011      	ands	r1, r2
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR1              );
    
    MODIFY_REG(hadc->Instance->CFGR2,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	6912      	ldr	r2, [r2, #16]
 8001f32:	4951      	ldr	r1, [pc, #324]	; (8002078 <HAL_ADC_Init+0x394>)
 8001f34:	4011      	ands	r1, r2
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS       ,
               tmpCFGR2              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f44:	001a      	movs	r2, r3
 8001f46:	2100      	movs	r1, #0
 8001f48:	f7ff fdad 	bl	8001aa6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f54:	4949      	ldr	r1, [pc, #292]	; (800207c <HAL_ADC_Init+0x398>)
 8001f56:	001a      	movs	r2, r3
 8001f58:	f7ff fda5 	bl	8001aa6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d109      	bne.n	8001f78 <HAL_ADC_Init+0x294>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001f6e:	2110      	movs	r1, #16
 8001f70:	4249      	negs	r1, r1
 8001f72:	430a      	orrs	r2, r1
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28
 8001f76:	e03b      	b.n	8001ff0 <HAL_ADC_Init+0x30c>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	2380      	movs	r3, #128	; 0x80
 8001f7e:	039b      	lsls	r3, r3, #14
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d135      	bne.n	8001ff0 <HAL_ADC_Init+0x30c>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	e00c      	b.n	8001fa4 <HAL_ADC_Init+0x2c0>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	40da      	lsrs	r2, r3
 8001f94:	0013      	movs	r3, r2
 8001f96:	220f      	movs	r2, #15
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b0f      	cmp	r3, #15
 8001f9c:	d006      	beq.n	8001fac <HAL_ADC_Init+0x2c8>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	2b07      	cmp	r3, #7
 8001fa8:	d9ef      	bls.n	8001f8a <HAL_ADC_Init+0x2a6>
 8001faa:	e000      	b.n	8001fae <HAL_ADC_Init+0x2ca>
        {
          break;
 8001fac:	46c0      	nop			; (mov r8, r8)
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d109      	bne.n	8001fc8 <HAL_ADC_Init+0x2e4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6812      	ldr	r2, [r2, #0]
 8001fbc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001fbe:	2110      	movs	r1, #16
 8001fc0:	4249      	negs	r1, r1
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	629a      	str	r2, [r3, #40]	; 0x28
 8001fc6:	e013      	b.n	8001ff0 <HAL_ADC_Init+0x30c>
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	69d2      	ldr	r2, [r2, #28]
 8001fd6:	492a      	ldr	r1, [pc, #168]	; (8002080 <HAL_ADC_Init+0x39c>)
 8001fd8:	468c      	mov	ip, r1
 8001fda:	4462      	add	r2, ip
 8001fdc:	0092      	lsls	r2, r2, #2
 8001fde:	211c      	movs	r1, #28
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	2110      	movs	r1, #16
 8001fe4:	4249      	negs	r1, r1
 8001fe6:	4091      	lsls	r1, r2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8001fec:	430a      	orrs	r2, r1
 8001fee:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	4a23      	ldr	r2, [pc, #140]	; (8002084 <HAL_ADC_Init+0x3a0>)
 8001ff8:	401a      	ands	r2, r3
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d10b      	bne.n	8002018 <HAL_ADC_Init+0x334>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200a:	2203      	movs	r2, #3
 800200c:	4393      	bics	r3, r2
 800200e:	2201      	movs	r2, #1
 8002010:	431a      	orrs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002016:	e01c      	b.n	8002052 <HAL_ADC_Init+0x36e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201c:	2212      	movs	r2, #18
 800201e:	4393      	bics	r3, r2
 8002020:	2210      	movs	r2, #16
 8002022:	431a      	orrs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202c:	2201      	movs	r2, #1
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	65da      	str	r2, [r3, #92]	; 0x5c
      
      tmp_hal_status = HAL_ERROR;
 8002034:	231f      	movs	r3, #31
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800203c:	e009      	b.n	8002052 <HAL_ADC_Init+0x36e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002042:	2210      	movs	r2, #16
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 800204a:	231f      	movs	r3, #31
 800204c:	18fb      	adds	r3, r7, r3
 800204e:	2201      	movs	r2, #1
 8002050:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002052:	231f      	movs	r3, #31
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	781b      	ldrb	r3, [r3, #0]
}
 8002058:	0018      	movs	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	b008      	add	sp, #32
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000004 	.word	0x20000004
 8002064:	00030d40 	.word	0x00030d40
 8002068:	fffffefd 	.word	0xfffffefd
 800206c:	40012708 	.word	0x40012708
 8002070:	ffc3ffff 	.word	0xffc3ffff
 8002074:	fffe0219 	.word	0xfffe0219
 8002078:	dffffc02 	.word	0xdffffc02
 800207c:	07ffff04 	.word	0x07ffff04
 8002080:	3fffffff 	.word	0x3fffffff
 8002084:	833fffe7 	.word	0x833fffe7

08002088 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b087      	sub	sp, #28
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	0018      	movs	r0, r3
 800209a:	f7ff fe11 	bl	8001cc0 <LL_ADC_REG_IsConversionOngoing>
 800209e:	1e03      	subs	r3, r0, #0
 80020a0:	d16d      	bne.n	800217e <HAL_ADC_Start_DMA+0xf6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2254      	movs	r2, #84	; 0x54
 80020a6:	5c9b      	ldrb	r3, [r3, r2]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_ADC_Start_DMA+0x28>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e06d      	b.n	800218c <HAL_ADC_Start_DMA+0x104>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2254      	movs	r2, #84	; 0x54
 80020b4:	2101      	movs	r1, #1
 80020b6:	5499      	strb	r1, [r3, r2]
    
    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2201      	movs	r2, #1
 80020c0:	4013      	ands	r3, r2
 80020c2:	d113      	bne.n	80020ec <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	0018      	movs	r0, r3
 80020ca:	f7ff fdc5 	bl	8001c58 <LL_ADC_IsEnabled>
 80020ce:	1e03      	subs	r3, r0, #0
 80020d0:	d004      	beq.n	80020dc <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	0018      	movs	r0, r3
 80020d8:	f7ff fdac 	bl	8001c34 <LL_ADC_Disable>
      }
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	68d2      	ldr	r2, [r2, #12]
 80020e6:	2101      	movs	r1, #1
 80020e8:	430a      	orrs	r2, r1
 80020ea:	60da      	str	r2, [r3, #12]
    }
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80020ec:	2317      	movs	r3, #23
 80020ee:	18fc      	adds	r4, r7, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 fa42 	bl	800257c <ADC_Enable>
 80020f8:	0003      	movs	r3, r0
 80020fa:	7023      	strb	r3, [r4, #0]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80020fc:	2317      	movs	r3, #23
 80020fe:	18fb      	adds	r3, r7, r3
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d13f      	bne.n	8002186 <HAL_ADC_Start_DMA+0xfe>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210a:	4a22      	ldr	r2, [pc, #136]	; (8002194 <HAL_ADC_Start_DMA+0x10c>)
 800210c:	4013      	ands	r3, r2
 800210e:	2280      	movs	r2, #128	; 0x80
 8002110:	0052      	lsls	r2, r2, #1
 8002112:	431a      	orrs	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002122:	4a1d      	ldr	r2, [pc, #116]	; (8002198 <HAL_ADC_Start_DMA+0x110>)
 8002124:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800212a:	4a1c      	ldr	r2, [pc, #112]	; (800219c <HAL_ADC_Start_DMA+0x114>)
 800212c:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002132:	4a1b      	ldr	r2, [pc, #108]	; (80021a0 <HAL_ADC_Start_DMA+0x118>)
 8002134:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	221c      	movs	r2, #28
 800213c:	601a      	str	r2, [r3, #0]
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2254      	movs	r2, #84	; 0x54
 8002142:	2100      	movs	r1, #0
 8002144:	5499      	strb	r1, [r3, r2]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	6852      	ldr	r2, [r2, #4]
 8002150:	2110      	movs	r1, #16
 8002152:	430a      	orrs	r2, r1
 8002154:	605a      	str	r2, [r3, #4]
      
      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	3340      	adds	r3, #64	; 0x40
 8002160:	0019      	movs	r1, r3
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	2317      	movs	r3, #23
 8002166:	18fc      	adds	r4, r7, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f000 fd59 	bl	8002c20 <HAL_DMA_Start_IT>
 800216e:	0003      	movs	r3, r0
 8002170:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	0018      	movs	r0, r3
 8002178:	f7ff fd90 	bl	8001c9c <LL_ADC_REG_StartConversion>
 800217c:	e003      	b.n	8002186 <HAL_ADC_Start_DMA+0xfe>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800217e:	2317      	movs	r3, #23
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2202      	movs	r2, #2
 8002184:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002186:	2317      	movs	r3, #23
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	781b      	ldrb	r3, [r3, #0]
}
 800218c:	0018      	movs	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	b007      	add	sp, #28
 8002192:	bd90      	pop	{r4, r7, pc}
 8002194:	fffff0fe 	.word	0xfffff0fe
 8002198:	080026e5 	.word	0x080026e5
 800219c:	080027ad 	.word	0x080027ad
 80021a0:	080027cb 	.word	0x080027cb

080021a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b002      	add	sp, #8
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021bc:	46c0      	nop			; (mov r8, r8)
 80021be:	46bd      	mov	sp, r7
 80021c0:	b002      	add	sp, #8
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021cc:	46c0      	nop			; (mov r8, r8)
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b002      	add	sp, #8
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021de:	2317      	movs	r3, #23
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	60fb      	str	r3, [r7, #12]
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2254      	movs	r2, #84	; 0x54
 80021ee:	5c9b      	ldrb	r3, [r3, r2]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x24>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e1bc      	b.n	8002572 <HAL_ADC_ConfigChannel+0x39e>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2254      	movs	r2, #84	; 0x54
 80021fc:	2101      	movs	r1, #1
 80021fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0018      	movs	r0, r3
 8002206:	f7ff fd5b 	bl	8001cc0 <LL_ADC_REG_IsConversionOngoing>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d000      	beq.n	8002210 <HAL_ADC_ConfigChannel+0x3c>
 800220e:	e19f      	b.n	8002550 <HAL_ADC_ConfigChannel+0x37c>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b02      	cmp	r3, #2
 8002216:	d100      	bne.n	800221a <HAL_ADC_ConfigChannel+0x46>
 8002218:	e13e      	b.n	8002498 <HAL_ADC_ConfigChannel+0x2c4>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	691a      	ldr	r2, [r3, #16]
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	061b      	lsls	r3, r3, #24
 8002222:	429a      	cmp	r2, r3
 8002224:	d004      	beq.n	8002230 <HAL_ADC_ConfigChannel+0x5c>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800222a:	4abf      	ldr	r2, [pc, #764]	; (8002528 <HAL_ADC_ConfigChannel+0x354>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d108      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	0019      	movs	r1, r3
 800223a:	0010      	movs	r0, r2
 800223c:	f7ff fc81 	bl	8001b42 <LL_ADC_REG_SetSequencerChAdd>
 8002240:	e0c9      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	211f      	movs	r1, #31
 800224c:	400b      	ands	r3, r1
 800224e:	210f      	movs	r1, #15
 8002250:	4099      	lsls	r1, r3
 8002252:	000b      	movs	r3, r1
 8002254:	43db      	mvns	r3, r3
 8002256:	4013      	ands	r3, r2
 8002258:	0019      	movs	r1, r3
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	035b      	lsls	r3, r3, #13
 8002260:	0b5b      	lsrs	r3, r3, #13
 8002262:	d105      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x9c>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	0e9b      	lsrs	r3, r3, #26
 800226a:	221f      	movs	r2, #31
 800226c:	4013      	ands	r3, r2
 800226e:	e098      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2201      	movs	r2, #1
 8002276:	4013      	ands	r3, r2
 8002278:	d000      	beq.n	800227c <HAL_ADC_ConfigChannel+0xa8>
 800227a:	e091      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x1cc>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2202      	movs	r2, #2
 8002282:	4013      	ands	r3, r2
 8002284:	d000      	beq.n	8002288 <HAL_ADC_ConfigChannel+0xb4>
 8002286:	e089      	b.n	800239c <HAL_ADC_ConfigChannel+0x1c8>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2204      	movs	r2, #4
 800228e:	4013      	ands	r3, r2
 8002290:	d000      	beq.n	8002294 <HAL_ADC_ConfigChannel+0xc0>
 8002292:	e081      	b.n	8002398 <HAL_ADC_ConfigChannel+0x1c4>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2208      	movs	r2, #8
 800229a:	4013      	ands	r3, r2
 800229c:	d000      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0xcc>
 800229e:	e079      	b.n	8002394 <HAL_ADC_ConfigChannel+0x1c0>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2210      	movs	r2, #16
 80022a6:	4013      	ands	r3, r2
 80022a8:	d000      	beq.n	80022ac <HAL_ADC_ConfigChannel+0xd8>
 80022aa:	e071      	b.n	8002390 <HAL_ADC_ConfigChannel+0x1bc>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2220      	movs	r2, #32
 80022b2:	4013      	ands	r3, r2
 80022b4:	d000      	beq.n	80022b8 <HAL_ADC_ConfigChannel+0xe4>
 80022b6:	e069      	b.n	800238c <HAL_ADC_ConfigChannel+0x1b8>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2240      	movs	r2, #64	; 0x40
 80022be:	4013      	ands	r3, r2
 80022c0:	d000      	beq.n	80022c4 <HAL_ADC_ConfigChannel+0xf0>
 80022c2:	e061      	b.n	8002388 <HAL_ADC_ConfigChannel+0x1b4>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2280      	movs	r2, #128	; 0x80
 80022ca:	4013      	ands	r3, r2
 80022cc:	d000      	beq.n	80022d0 <HAL_ADC_ConfigChannel+0xfc>
 80022ce:	e059      	b.n	8002384 <HAL_ADC_ConfigChannel+0x1b0>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4013      	ands	r3, r2
 80022da:	d151      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x1ac>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4013      	ands	r3, r2
 80022e6:	d149      	bne.n	800237c <HAL_ADC_ConfigChannel+0x1a8>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	2380      	movs	r3, #128	; 0x80
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4013      	ands	r3, r2
 80022f2:	d141      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x1a4>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	2380      	movs	r3, #128	; 0x80
 80022fa:	011b      	lsls	r3, r3, #4
 80022fc:	4013      	ands	r3, r2
 80022fe:	d139      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x1a0>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	015b      	lsls	r3, r3, #5
 8002308:	4013      	ands	r3, r2
 800230a:	d131      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x19c>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	019b      	lsls	r3, r3, #6
 8002314:	4013      	ands	r3, r2
 8002316:	d129      	bne.n	800236c <HAL_ADC_ConfigChannel+0x198>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	01db      	lsls	r3, r3, #7
 8002320:	4013      	ands	r3, r2
 8002322:	d121      	bne.n	8002368 <HAL_ADC_ConfigChannel+0x194>
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	4013      	ands	r3, r2
 800232e:	d119      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x190>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	025b      	lsls	r3, r3, #9
 8002338:	4013      	ands	r3, r2
 800233a:	d111      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x18c>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	029b      	lsls	r3, r3, #10
 8002344:	4013      	ands	r3, r2
 8002346:	d109      	bne.n	800235c <HAL_ADC_ConfigChannel+0x188>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	2380      	movs	r3, #128	; 0x80
 800234e:	02db      	lsls	r3, r3, #11
 8002350:	4013      	ands	r3, r2
 8002352:	d001      	beq.n	8002358 <HAL_ADC_ConfigChannel+0x184>
 8002354:	2312      	movs	r3, #18
 8002356:	e024      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002358:	2300      	movs	r3, #0
 800235a:	e022      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 800235c:	2311      	movs	r3, #17
 800235e:	e020      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002360:	2310      	movs	r3, #16
 8002362:	e01e      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002364:	230f      	movs	r3, #15
 8002366:	e01c      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002368:	230e      	movs	r3, #14
 800236a:	e01a      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 800236c:	230d      	movs	r3, #13
 800236e:	e018      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002370:	230c      	movs	r3, #12
 8002372:	e016      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002374:	230b      	movs	r3, #11
 8002376:	e014      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002378:	230a      	movs	r3, #10
 800237a:	e012      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 800237c:	2309      	movs	r3, #9
 800237e:	e010      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002380:	2308      	movs	r3, #8
 8002382:	e00e      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002384:	2307      	movs	r3, #7
 8002386:	e00c      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002388:	2306      	movs	r3, #6
 800238a:	e00a      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 800238c:	2305      	movs	r3, #5
 800238e:	e008      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002390:	2304      	movs	r3, #4
 8002392:	e006      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002394:	2303      	movs	r3, #3
 8002396:	e004      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 8002398:	2302      	movs	r3, #2
 800239a:	e002      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ce>
 80023a0:	2300      	movs	r3, #0
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	6852      	ldr	r2, [r2, #4]
 80023a6:	201f      	movs	r0, #31
 80023a8:	4002      	ands	r2, r0
 80023aa:	4093      	lsls	r3, r2
 80023ac:	000a      	movs	r2, r1
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	661a      	str	r2, [r3, #96]	; 0x60
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	089b      	lsrs	r3, r3, #2
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d808      	bhi.n	80023d6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	001a      	movs	r2, r3
 80023d2:	f7ff fb96 	bl	8001b02 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6819      	ldr	r1, [r3, #0]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	001a      	movs	r2, r3
 80023e4:	f7ff fbd0 	bl	8001b88 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	db00      	blt.n	80023f2 <HAL_ADC_ConfigChannel+0x21e>
 80023f0:	e0b8      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023f2:	4b4e      	ldr	r3, [pc, #312]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 80023f4:	0018      	movs	r0, r3
 80023f6:	f7ff fb49 	bl	8001a8c <LL_ADC_GetCommonPathInternalCh>
 80023fa:	0003      	movs	r3, r0
 80023fc:	613b      	str	r3, [r7, #16]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a4b      	ldr	r2, [pc, #300]	; (8002530 <HAL_ADC_ConfigChannel+0x35c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d11d      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x270>
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	2380      	movs	r3, #128	; 0x80
 800240c:	041b      	lsls	r3, r3, #16
 800240e:	4013      	ands	r3, r2
 8002410:	d118      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x270>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	2280      	movs	r2, #128	; 0x80
 8002416:	0412      	lsls	r2, r2, #16
 8002418:	4313      	orrs	r3, r2
 800241a:	4a44      	ldr	r2, [pc, #272]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 800241c:	0019      	movs	r1, r3
 800241e:	0010      	movs	r0, r2
 8002420:	f7ff fb20 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002424:	4b43      	ldr	r3, [pc, #268]	; (8002534 <HAL_ADC_ConfigChannel+0x360>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4943      	ldr	r1, [pc, #268]	; (8002538 <HAL_ADC_ConfigChannel+0x364>)
 800242a:	0018      	movs	r0, r3
 800242c:	f7fd fe68 	bl	8000100 <__udivsi3>
 8002430:	0003      	movs	r3, r0
 8002432:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8002434:	e002      	b.n	800243c <HAL_ADC_ConfigChannel+0x268>
          {
            wait_loop_index--;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3b01      	subs	r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f9      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x262>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002442:	e08f      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a3c      	ldr	r2, [pc, #240]	; (800253c <HAL_ADC_ConfigChannel+0x368>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d10e      	bne.n	800246c <HAL_ADC_ConfigChannel+0x298>
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	2380      	movs	r3, #128	; 0x80
 8002452:	045b      	lsls	r3, r3, #17
 8002454:	4013      	ands	r3, r2
 8002456:	d109      	bne.n	800246c <HAL_ADC_ConfigChannel+0x298>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	2280      	movs	r2, #128	; 0x80
 800245c:	0452      	lsls	r2, r2, #17
 800245e:	4313      	orrs	r3, r2
 8002460:	4a32      	ldr	r2, [pc, #200]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 8002462:	0019      	movs	r1, r3
 8002464:	0010      	movs	r0, r2
 8002466:	f7ff fafd 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
 800246a:	e07b      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a33      	ldr	r2, [pc, #204]	; (8002540 <HAL_ADC_ConfigChannel+0x36c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d000      	beq.n	8002478 <HAL_ADC_ConfigChannel+0x2a4>
 8002476:	e075      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	2380      	movs	r3, #128	; 0x80
 800247c:	03db      	lsls	r3, r3, #15
 800247e:	4013      	ands	r3, r2
 8002480:	d000      	beq.n	8002484 <HAL_ADC_ConfigChannel+0x2b0>
 8002482:	e06f      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	2280      	movs	r2, #128	; 0x80
 8002488:	03d2      	lsls	r2, r2, #15
 800248a:	4313      	orrs	r3, r2
 800248c:	4a27      	ldr	r2, [pc, #156]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 800248e:	0019      	movs	r1, r3
 8002490:	0010      	movs	r0, r2
 8002492:	f7ff fae7 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
 8002496:	e065      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691a      	ldr	r2, [r3, #16]
 800249c:	2380      	movs	r3, #128	; 0x80
 800249e:	061b      	lsls	r3, r3, #24
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d004      	beq.n	80024ae <HAL_ADC_ConfigChannel+0x2da>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80024a8:	4a1f      	ldr	r2, [pc, #124]	; (8002528 <HAL_ADC_ConfigChannel+0x354>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d107      	bne.n	80024be <HAL_ADC_ConfigChannel+0x2ea>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	0019      	movs	r1, r3
 80024b8:	0010      	movs	r0, r2
 80024ba:	f7ff fb53 	bl	8001b64 <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	da4e      	bge.n	8002564 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024c6:	4b19      	ldr	r3, [pc, #100]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 80024c8:	0018      	movs	r0, r3
 80024ca:	f7ff fadf 	bl	8001a8c <LL_ADC_GetCommonPathInternalCh>
 80024ce:	0003      	movs	r3, r0
 80024d0:	613b      	str	r3, [r7, #16]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a16      	ldr	r2, [pc, #88]	; (8002530 <HAL_ADC_ConfigChannel+0x35c>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d108      	bne.n	80024ee <HAL_ADC_ConfigChannel+0x31a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4a19      	ldr	r2, [pc, #100]	; (8002544 <HAL_ADC_ConfigChannel+0x370>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	4a12      	ldr	r2, [pc, #72]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 80024e4:	0019      	movs	r1, r3
 80024e6:	0010      	movs	r0, r2
 80024e8:	f7ff fabc 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
 80024ec:	e03a      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <HAL_ADC_ConfigChannel+0x368>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d108      	bne.n	800250a <HAL_ADC_ConfigChannel+0x336>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4a13      	ldr	r2, [pc, #76]	; (8002548 <HAL_ADC_ConfigChannel+0x374>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 8002500:	0019      	movs	r1, r3
 8002502:	0010      	movs	r0, r2
 8002504:	f7ff faae 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
 8002508:	e02c      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a0c      	ldr	r2, [pc, #48]	; (8002540 <HAL_ADC_ConfigChannel+0x36c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d127      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4a0d      	ldr	r2, [pc, #52]	; (800254c <HAL_ADC_ConfigChannel+0x378>)
 8002518:	4013      	ands	r3, r2
 800251a:	4a04      	ldr	r2, [pc, #16]	; (800252c <HAL_ADC_ConfigChannel+0x358>)
 800251c:	0019      	movs	r1, r3
 800251e:	0010      	movs	r0, r2
 8002520:	f7ff faa0 	bl	8001a64 <LL_ADC_SetCommonPathInternalCh>
 8002524:	e01e      	b.n	8002564 <HAL_ADC_ConfigChannel+0x390>
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	80000004 	.word	0x80000004
 800252c:	40012708 	.word	0x40012708
 8002530:	b0001000 	.word	0xb0001000
 8002534:	20000004 	.word	0x20000004
 8002538:	00030d40 	.word	0x00030d40
 800253c:	b8004000 	.word	0xb8004000
 8002540:	b4002000 	.word	0xb4002000
 8002544:	ff7fffff 	.word	0xff7fffff
 8002548:	feffffff 	.word	0xfeffffff
 800254c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	2220      	movs	r2, #32
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 800255c:	2317      	movs	r3, #23
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2254      	movs	r2, #84	; 0x54
 8002568:	2100      	movs	r1, #0
 800256a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800256c:	2317      	movs	r3, #23
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	781b      	ldrb	r3, [r3, #0]
}
 8002572:	0018      	movs	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	b006      	add	sp, #24
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			; (mov r8, r8)

0800257c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	0018      	movs	r0, r3
 800258a:	f7ff fb65 	bl	8001c58 <LL_ADC_IsEnabled>
 800258e:	1e03      	subs	r3, r0, #0
 8002590:	d149      	bne.n	8002626 <ADC_Enable+0xaa>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4a25      	ldr	r2, [pc, #148]	; (8002630 <ADC_Enable+0xb4>)
 800259a:	4013      	ands	r3, r2
 800259c:	d00d      	beq.n	80025ba <ADC_Enable+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a2:	2210      	movs	r2, #16
 80025a4:	431a      	orrs	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ae:	2201      	movs	r2, #1
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e036      	b.n	8002628 <ADC_Enable+0xac>
    }
    
    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	0018      	movs	r0, r3
 80025c0:	f7ff fb26 	bl	8001c10 <LL_ADC_Enable>
    
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	7e5b      	ldrb	r3, [r3, #25]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d02c      	beq.n	8002626 <ADC_Enable+0xaa>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80025cc:	f7ff fa0a 	bl	80019e4 <HAL_GetTick>
 80025d0:	0003      	movs	r3, r0
 80025d2:	60fb      	str	r3, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025d4:	e020      	b.n	8002618 <ADC_Enable+0x9c>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7ff fb3c 	bl	8001c58 <LL_ADC_IsEnabled>
 80025e0:	1e03      	subs	r3, r0, #0
 80025e2:	d104      	bne.n	80025ee <ADC_Enable+0x72>
        {
          LL_ADC_Enable(hadc->Instance);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	0018      	movs	r0, r3
 80025ea:	f7ff fb11 	bl	8001c10 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025ee:	f7ff f9f9 	bl	80019e4 <HAL_GetTick>
 80025f2:	0002      	movs	r2, r0
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d90d      	bls.n	8002618 <ADC_Enable+0x9c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002600:	2210      	movs	r2, #16
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260c:	2201      	movs	r2, #1
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	65da      	str	r2, [r3, #92]	; 0x5c
          
          return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e007      	b.n	8002628 <ADC_Enable+0xac>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2201      	movs	r2, #1
 8002620:	4013      	ands	r3, r2
 8002622:	2b01      	cmp	r3, #1
 8002624:	d1d7      	bne.n	80025d6 <ADC_Enable+0x5a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b004      	add	sp, #16
 800262e:	bd80      	pop	{r7, pc}
 8002630:	80000017 	.word	0x80000017

08002634 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	0018      	movs	r0, r3
 8002642:	f7ff fb1a 	bl	8001c7a <LL_ADC_IsDisableOngoing>
 8002646:	0003      	movs	r3, r0
 8002648:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (   (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	0018      	movs	r0, r3
 8002650:	f7ff fb02 	bl	8001c58 <LL_ADC_IsEnabled>
 8002654:	1e03      	subs	r3, r0, #0
 8002656:	d040      	beq.n	80026da <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d13d      	bne.n	80026da <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	2205      	movs	r2, #5
 8002666:	4013      	ands	r3, r2
 8002668:	2b01      	cmp	r3, #1
 800266a:	d10d      	bne.n	8002688 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	0018      	movs	r0, r3
 8002672:	f7ff fadf 	bl	8001c34 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2203      	movs	r2, #3
 800267c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
    
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800267e:	f7ff f9b1 	bl	80019e4 <HAL_GetTick>
 8002682:	0003      	movs	r3, r0
 8002684:	60bb      	str	r3, [r7, #8]
    
    while((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002686:	e022      	b.n	80026ce <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268c:	2210      	movs	r2, #16
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002698:	2201      	movs	r2, #1
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e01b      	b.n	80026dc <ADC_Disable+0xa8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026a4:	f7ff f99e 	bl	80019e4 <HAL_GetTick>
 80026a8:	0002      	movs	r2, r0
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d90d      	bls.n	80026ce <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b6:	2210      	movs	r2, #16
 80026b8:	431a      	orrs	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c2:	2201      	movs	r2, #1
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e006      	b.n	80026dc <ADC_Disable+0xa8>
    while((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2201      	movs	r2, #1
 80026d6:	4013      	ands	r3, r2
 80026d8:	d1e4      	bne.n	80026a4 <ADC_Disable+0x70>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	0018      	movs	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	b004      	add	sp, #16
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f6:	2250      	movs	r2, #80	; 0x50
 80026f8:	4013      	ands	r3, r2
 80026fa:	d141      	bne.n	8002780 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	0092      	lsls	r2, r2, #2
 8002704:	431a      	orrs	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if(   (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	0018      	movs	r0, r3
 8002710:	f7ff f9e6 	bl	8001ae0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002714:	1e03      	subs	r3, r0, #0
 8002716:	d02e      	beq.n	8002776 <ADC_DMAConvCplt+0x92>
       && (hadc->Init.ContinuousConvMode == DISABLE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	7e9b      	ldrb	r3, [r3, #26]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d12a      	bne.n	8002776 <ADC_DMAConvCplt+0x92>
      )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2208      	movs	r2, #8
 8002728:	4013      	ands	r3, r2
 800272a:	2b08      	cmp	r3, #8
 800272c:	d123      	bne.n	8002776 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	0018      	movs	r0, r3
 8002734:	f7ff fac4 	bl	8001cc0 <LL_ADC_REG_IsConversionOngoing>
 8002738:	1e03      	subs	r3, r0, #0
 800273a:	d110      	bne.n	800275e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	6852      	ldr	r2, [r2, #4]
 8002746:	210c      	movs	r1, #12
 8002748:	438a      	bics	r2, r1
 800274a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002750:	4a15      	ldr	r2, [pc, #84]	; (80027a8 <ADC_DMAConvCplt+0xc4>)
 8002752:	4013      	ands	r3, r2
 8002754:	2201      	movs	r2, #1
 8002756:	431a      	orrs	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	659a      	str	r2, [r3, #88]	; 0x58
 800275c:	e00b      	b.n	8002776 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002762:	2220      	movs	r2, #32
 8002764:	431a      	orrs	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800276e:	2201      	movs	r2, #1
 8002770:	431a      	orrs	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	0018      	movs	r0, r3
 800277a:	f7ff fd13 	bl	80021a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800277e:	e00f      	b.n	80027a0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002784:	2210      	movs	r2, #16
 8002786:	4013      	ands	r3, r2
 8002788:	d004      	beq.n	8002794 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	0018      	movs	r0, r3
 800278e:	f7ff fd19 	bl	80021c4 <HAL_ADC_ErrorCallback>
}
 8002792:	e005      	b.n	80027a0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	0010      	movs	r0, r2
 800279e:	4798      	blx	r3
}
 80027a0:	46c0      	nop			; (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b004      	add	sp, #16
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	fffffefe 	.word	0xfffffefe

080027ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	0018      	movs	r0, r3
 80027be:	f7ff fcf9 	bl	80021b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	46bd      	mov	sp, r7
 80027c6:	b004      	add	sp, #16
 80027c8:	bd80      	pop	{r7, pc}

080027ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b084      	sub	sp, #16
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027dc:	2240      	movs	r2, #64	; 0x40
 80027de:	431a      	orrs	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e8:	2204      	movs	r2, #4
 80027ea:	431a      	orrs	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7ff fce6 	bl	80021c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027f8:	46c0      	nop			; (mov r8, r8)
 80027fa:	46bd      	mov	sp, r7
 80027fc:	b004      	add	sp, #16
 80027fe:	bd80      	pop	{r7, pc}

08002800 <LL_ADC_IsEnabled>:
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2201      	movs	r2, #1
 800280e:	4013      	ands	r3, r2
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <LL_ADC_IsEnabled+0x18>
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <LL_ADC_IsEnabled+0x1a>
 8002818:	2300      	movs	r3, #0
}
 800281a:	0018      	movs	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	b002      	add	sp, #8
 8002820:	bd80      	pop	{r7, pc}

08002822 <LL_ADC_IsCalibrationOnGoing>:
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	0fdb      	lsrs	r3, r3, #31
 8002830:	07da      	lsls	r2, r3, #31
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	061b      	lsls	r3, r3, #24
 8002836:	429a      	cmp	r2, r3
 8002838:	d101      	bne.n	800283e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800283e:	2300      	movs	r3, #0
}
 8002840:	0018      	movs	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	b002      	add	sp, #8
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002848:	b590      	push	{r4, r7, lr}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2254      	movs	r2, #84	; 0x54
 8002858:	5c9b      	ldrb	r3, [r3, r2]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_ADCEx_Calibration_Start+0x1a>
 800285e:	2302      	movs	r3, #2
 8002860:	e06c      	b.n	800293c <HAL_ADCEx_Calibration_Start+0xf4>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2254      	movs	r2, #84	; 0x54
 8002866:	2101      	movs	r1, #1
 8002868:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800286a:	2317      	movs	r3, #23
 800286c:	18fc      	adds	r4, r7, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	0018      	movs	r0, r3
 8002872:	f7ff fedf 	bl	8002634 <ADC_Disable>
 8002876:	0003      	movs	r3, r0
 8002878:	7023      	strb	r3, [r4, #0]
  
  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	0018      	movs	r0, r3
 8002880:	f7ff ffbe 	bl	8002800 <LL_ADC_IsEnabled>
 8002884:	1e03      	subs	r3, r0, #0
 8002886:	d14c      	bne.n	8002922 <HAL_ADCEx_Calibration_Start+0xda>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800288c:	4a2d      	ldr	r2, [pc, #180]	; (8002944 <HAL_ADCEx_Calibration_Start+0xfc>)
 800288e:	4013      	ands	r3, r2
 8002890:	2202      	movs	r2, #2
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	2203      	movs	r2, #3
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	6812      	ldr	r2, [r2, #0]
 80028ac:	68d2      	ldr	r2, [r2, #12]
 80028ae:	2103      	movs	r1, #3
 80028b0:	438a      	bics	r2, r1
 80028b2:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6812      	ldr	r2, [r2, #0]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	2180      	movs	r1, #128	; 0x80
 80028c0:	0609      	lsls	r1, r1, #24
 80028c2:	430a      	orrs	r2, r1
 80028c4:	609a      	str	r2, [r3, #8]
    
    /* Wait for calibration completion */
    while(LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80028c6:	e014      	b.n	80028f2 <HAL_ADCEx_Calibration_Start+0xaa>
    {
      wait_loop_index++;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	3301      	adds	r3, #1
 80028cc:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <HAL_ADCEx_Calibration_Start+0x100>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d90d      	bls.n	80028f2 <HAL_ADCEx_Calibration_Start+0xaa>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028da:	2212      	movs	r2, #18
 80028dc:	4393      	bics	r3, r2
 80028de:	2210      	movs	r2, #16
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2254      	movs	r2, #84	; 0x54
 80028ea:	2100      	movs	r1, #0
 80028ec:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e024      	b.n	800293c <HAL_ADCEx_Calibration_Start+0xf4>
    while(LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	0018      	movs	r0, r3
 80028f8:	f7ff ff93 	bl	8002822 <LL_ADC_IsCalibrationOnGoing>
 80028fc:	1e03      	subs	r3, r0, #0
 80028fe:	d1e3      	bne.n	80028c8 <HAL_ADCEx_Calibration_Start+0x80>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6812      	ldr	r2, [r2, #0]
 8002908:	68d1      	ldr	r1, [r2, #12]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	430a      	orrs	r2, r1
 800290e:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002914:	2203      	movs	r2, #3
 8002916:	4393      	bics	r3, r2
 8002918:	2201      	movs	r2, #1
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	659a      	str	r2, [r3, #88]	; 0x58
 8002920:	e005      	b.n	800292e <HAL_ADCEx_Calibration_Start+0xe6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	2210      	movs	r2, #16
 8002928:	431a      	orrs	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2254      	movs	r2, #84	; 0x54
 8002932:	2100      	movs	r1, #0
 8002934:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002936:	2317      	movs	r3, #23
 8002938:	18fb      	adds	r3, r7, r3
 800293a:	781b      	ldrb	r3, [r3, #0]
}
 800293c:	0018      	movs	r0, r3
 800293e:	46bd      	mov	sp, r7
 8002940:	b007      	add	sp, #28
 8002942:	bd90      	pop	{r4, r7, pc}
 8002944:	fffffefd 	.word	0xfffffefd
 8002948:	0002f1ff 	.word	0x0002f1ff

0800294c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	0002      	movs	r2, r0
 8002954:	1dfb      	adds	r3, r7, #7
 8002956:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b7f      	cmp	r3, #127	; 0x7f
 800295e:	d809      	bhi.n	8002974 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002960:	4b06      	ldr	r3, [pc, #24]	; (800297c <__NVIC_EnableIRQ+0x30>)
 8002962:	1dfa      	adds	r2, r7, #7
 8002964:	7812      	ldrb	r2, [r2, #0]
 8002966:	0011      	movs	r1, r2
 8002968:	221f      	movs	r2, #31
 800296a:	400a      	ands	r2, r1
 800296c:	2101      	movs	r1, #1
 800296e:	4091      	lsls	r1, r2
 8002970:	000a      	movs	r2, r1
 8002972:	601a      	str	r2, [r3, #0]
  }
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b002      	add	sp, #8
 800297a:	bd80      	pop	{r7, pc}
 800297c:	e000e100 	.word	0xe000e100

08002980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002980:	b5b0      	push	{r4, r5, r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	0002      	movs	r2, r0
 8002988:	6039      	str	r1, [r7, #0]
 800298a:	1dfb      	adds	r3, r7, #7
 800298c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800298e:	1dfb      	adds	r3, r7, #7
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b7f      	cmp	r3, #127	; 0x7f
 8002994:	d828      	bhi.n	80029e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002996:	4c2f      	ldr	r4, [pc, #188]	; (8002a54 <__NVIC_SetPriority+0xd4>)
 8002998:	1dfb      	adds	r3, r7, #7
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b25b      	sxtb	r3, r3
 800299e:	089b      	lsrs	r3, r3, #2
 80029a0:	492c      	ldr	r1, [pc, #176]	; (8002a54 <__NVIC_SetPriority+0xd4>)
 80029a2:	1dfa      	adds	r2, r7, #7
 80029a4:	7812      	ldrb	r2, [r2, #0]
 80029a6:	b252      	sxtb	r2, r2
 80029a8:	0892      	lsrs	r2, r2, #2
 80029aa:	32c0      	adds	r2, #192	; 0xc0
 80029ac:	0092      	lsls	r2, r2, #2
 80029ae:	5852      	ldr	r2, [r2, r1]
 80029b0:	1df9      	adds	r1, r7, #7
 80029b2:	7809      	ldrb	r1, [r1, #0]
 80029b4:	0008      	movs	r0, r1
 80029b6:	2103      	movs	r1, #3
 80029b8:	4001      	ands	r1, r0
 80029ba:	00c9      	lsls	r1, r1, #3
 80029bc:	20ff      	movs	r0, #255	; 0xff
 80029be:	4088      	lsls	r0, r1
 80029c0:	0001      	movs	r1, r0
 80029c2:	43c9      	mvns	r1, r1
 80029c4:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	0192      	lsls	r2, r2, #6
 80029ca:	20ff      	movs	r0, #255	; 0xff
 80029cc:	4010      	ands	r0, r2
 80029ce:	1dfa      	adds	r2, r7, #7
 80029d0:	7812      	ldrb	r2, [r2, #0]
 80029d2:	0015      	movs	r5, r2
 80029d4:	2203      	movs	r2, #3
 80029d6:	402a      	ands	r2, r5
 80029d8:	00d2      	lsls	r2, r2, #3
 80029da:	4090      	lsls	r0, r2
 80029dc:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029de:	430a      	orrs	r2, r1
 80029e0:	33c0      	adds	r3, #192	; 0xc0
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	511a      	str	r2, [r3, r4]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80029e6:	e031      	b.n	8002a4c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029e8:	4c1b      	ldr	r4, [pc, #108]	; (8002a58 <__NVIC_SetPriority+0xd8>)
 80029ea:	1dfb      	adds	r3, r7, #7
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	001a      	movs	r2, r3
 80029f0:	230f      	movs	r3, #15
 80029f2:	4013      	ands	r3, r2
 80029f4:	3b08      	subs	r3, #8
 80029f6:	0899      	lsrs	r1, r3, #2
 80029f8:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <__NVIC_SetPriority+0xd8>)
 80029fa:	1dfb      	adds	r3, r7, #7
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	0018      	movs	r0, r3
 8002a00:	230f      	movs	r3, #15
 8002a02:	4003      	ands	r3, r0
 8002a04:	3b08      	subs	r3, #8
 8002a06:	089b      	lsrs	r3, r3, #2
 8002a08:	3306      	adds	r3, #6
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	18d3      	adds	r3, r2, r3
 8002a0e:	3304      	adds	r3, #4
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	1dfa      	adds	r2, r7, #7
 8002a14:	7812      	ldrb	r2, [r2, #0]
 8002a16:	0010      	movs	r0, r2
 8002a18:	2203      	movs	r2, #3
 8002a1a:	4002      	ands	r2, r0
 8002a1c:	00d2      	lsls	r2, r2, #3
 8002a1e:	20ff      	movs	r0, #255	; 0xff
 8002a20:	4090      	lsls	r0, r2
 8002a22:	0002      	movs	r2, r0
 8002a24:	43d2      	mvns	r2, r2
 8002a26:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	019b      	lsls	r3, r3, #6
 8002a2c:	20ff      	movs	r0, #255	; 0xff
 8002a2e:	4018      	ands	r0, r3
 8002a30:	1dfb      	adds	r3, r7, #7
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	001d      	movs	r5, r3
 8002a36:	2303      	movs	r3, #3
 8002a38:	402b      	ands	r3, r5
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	4098      	lsls	r0, r3
 8002a3e:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a40:	431a      	orrs	r2, r3
 8002a42:	1d8b      	adds	r3, r1, #6
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	18e3      	adds	r3, r4, r3
 8002a48:	3304      	adds	r3, #4
 8002a4a:	601a      	str	r2, [r3, #0]
}
 8002a4c:	46c0      	nop			; (mov r8, r8)
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b002      	add	sp, #8
 8002a52:	bdb0      	pop	{r4, r5, r7, pc}
 8002a54:	e000e100 	.word	0xe000e100
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	4a0c      	ldr	r2, [pc, #48]	; (8002a9c <SysTick_Config+0x40>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e010      	b.n	8002a94 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <SysTick_Config+0x44>)
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	3a01      	subs	r2, #1
 8002a78:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	425b      	negs	r3, r3
 8002a7e:	2103      	movs	r1, #3
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7ff ff7d 	bl	8002980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <SysTick_Config+0x44>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a8c:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SysTick_Config+0x44>)
 8002a8e:	2207      	movs	r2, #7
 8002a90:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	00ffffff 	.word	0x00ffffff
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	230f      	movs	r3, #15
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	1c02      	adds	r2, r0, #0
 8002ab4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	230f      	movs	r3, #15
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	b25b      	sxtb	r3, r3
 8002ac0:	0011      	movs	r1, r2
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f7ff ff5c 	bl	8002980 <__NVIC_SetPriority>
}
 8002ac8:	46c0      	nop			; (mov r8, r8)
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b004      	add	sp, #16
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	0002      	movs	r2, r0
 8002ad8:	1dfb      	adds	r3, r7, #7
 8002ada:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002adc:	1dfb      	adds	r3, r7, #7
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	b25b      	sxtb	r3, r3
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f7ff ff32 	bl	800294c <__NVIC_EnableIRQ>
}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b002      	add	sp, #8
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	0018      	movs	r0, r3
 8002afc:	f7ff ffae 	bl	8002a5c <SysTick_Config>
 8002b00:	0003      	movs	r3, r0
}
 8002b02:	0018      	movs	r0, r3
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b002      	add	sp, #8
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e077      	b.n	8002c0e <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a3d      	ldr	r2, [pc, #244]	; (8002c18 <HAL_DMA_Init+0x10c>)
 8002b24:	4694      	mov	ip, r2
 8002b26:	4463      	add	r3, ip
 8002b28:	2114      	movs	r1, #20
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f7fd fae8 	bl	8000100 <__udivsi3>
 8002b30:	0003      	movs	r3, r0
 8002b32:	009a      	lsls	r2, r3, #2
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2225      	movs	r2, #37	; 0x25
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	6812      	ldr	r2, [r2, #0]
 8002b4a:	4934      	ldr	r1, [pc, #208]	; (8002c1c <HAL_DMA_Init+0x110>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	6811      	ldr	r1, [r2, #0]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6890      	ldr	r0, [r2, #8]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	68d2      	ldr	r2, [r2, #12]
 8002b62:	4310      	orrs	r0, r2
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6912      	ldr	r2, [r2, #16]
 8002b68:	4310      	orrs	r0, r2
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6952      	ldr	r2, [r2, #20]
 8002b6e:	4310      	orrs	r0, r2
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6992      	ldr	r2, [r2, #24]
 8002b74:	4310      	orrs	r0, r2
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	69d2      	ldr	r2, [r2, #28]
 8002b7a:	4310      	orrs	r0, r2
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6a12      	ldr	r2, [r2, #32]
 8002b80:	4302      	orrs	r2, r0
 8002b82:	430a      	orrs	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 f9c7 	bl	8002f1c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	2380      	movs	r3, #128	; 0x80
 8002b94:	01db      	lsls	r3, r3, #7
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d102      	bne.n	8002ba0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	6852      	ldr	r2, [r2, #4]
 8002ba8:	21ff      	movs	r1, #255	; 0xff
 8002baa:	400a      	ands	r2, r1
 8002bac:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002bb6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d011      	beq.n	8002be4 <HAL_DMA_Init+0xd8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d80d      	bhi.n	8002be4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f000 f9d2 	bl	8002f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	e008      	b.n	8002bf6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2225      	movs	r2, #37	; 0x25
 8002c00:	2101      	movs	r1, #1
 8002c02:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2224      	movs	r2, #36	; 0x24
 8002c08:	2100      	movs	r1, #0
 8002c0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b002      	add	sp, #8
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	bffdfff8 	.word	0xbffdfff8
 8002c1c:	ffff800f 	.word	0xffff800f

08002c20 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2317      	movs	r3, #23
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2224      	movs	r2, #36	; 0x24
 8002c3a:	5c9b      	ldrb	r3, [r3, r2]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_DMA_Start_IT+0x24>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e070      	b.n	8002d26 <HAL_DMA_Start_IT+0x106>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2224      	movs	r2, #36	; 0x24
 8002c48:	2101      	movs	r1, #1
 8002c4a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2225      	movs	r2, #37	; 0x25
 8002c50:	5c9b      	ldrb	r3, [r3, r2]
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d157      	bne.n	8002d08 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2225      	movs	r2, #37	; 0x25
 8002c5c:	2102      	movs	r1, #2
 8002c5e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	6812      	ldr	r2, [r2, #0]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	2101      	movs	r1, #1
 8002c72:	438a      	bics	r2, r1
 8002c74:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	68b9      	ldr	r1, [r7, #8]
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f90d 	bl	8002e9c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	210e      	movs	r1, #14
 8002c96:	430a      	orrs	r2, r1
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	e00f      	b.n	8002cbc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	6812      	ldr	r2, [r2, #0]
 8002ca4:	6812      	ldr	r2, [r2, #0]
 8002ca6:	2104      	movs	r1, #4
 8002ca8:	438a      	bics	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	6812      	ldr	r2, [r2, #0]
 8002cb6:	210a      	movs	r1, #10
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	2380      	movs	r3, #128	; 0x80
 8002cc4:	025b      	lsls	r3, r3, #9
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d008      	beq.n	8002cdc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002cd2:	6812      	ldr	r2, [r2, #0]
 8002cd4:	2180      	movs	r1, #128	; 0x80
 8002cd6:	0049      	lsls	r1, r1, #1
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d008      	beq.n	8002cf6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	2180      	movs	r1, #128	; 0x80
 8002cf0:	0049      	lsls	r1, r1, #1
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	2101      	movs	r1, #1
 8002d02:	430a      	orrs	r2, r1
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	e007      	b.n	8002d18 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2224      	movs	r2, #36	; 0x24
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d10:	2317      	movs	r3, #23
 8002d12:	18fb      	adds	r3, r7, r3
 8002d14:	2202      	movs	r2, #2
 8002d16:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2224      	movs	r2, #36	; 0x24
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5499      	strb	r1, [r3, r2]

  return status;
 8002d20:	2317      	movs	r3, #23
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	781b      	ldrb	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b006      	add	sp, #24
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8002d38:	4b57      	ldr	r3, [pc, #348]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	221c      	movs	r2, #28
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2204      	movs	r2, #4
 8002d50:	409a      	lsls	r2, r3
 8002d52:	0013      	movs	r3, r2
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	d028      	beq.n	8002dac <HAL_DMA_IRQHandler+0x7c>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d024      	beq.n	8002dac <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d107      	bne.n	8002d7e <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6812      	ldr	r2, [r2, #0]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	2104      	movs	r1, #4
 8002d7a:	438a      	bics	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8002d7e:	4a46      	ldr	r2, [pc, #280]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002d80:	4b45      	ldr	r3, [pc, #276]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	201c      	movs	r0, #28
 8002d8a:	4003      	ands	r3, r0
 8002d8c:	2004      	movs	r0, #4
 8002d8e:	4098      	lsls	r0, r3
 8002d90:	0003      	movs	r3, r0
 8002d92:	430b      	orrs	r3, r1
 8002d94:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d100      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x70>
 8002d9e:	e075      	b.n	8002e8c <HAL_DMA_IRQHandler+0x15c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	0010      	movs	r0, r2
 8002da8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002daa:	e06f      	b.n	8002e8c <HAL_DMA_IRQHandler+0x15c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	221c      	movs	r2, #28
 8002db2:	4013      	ands	r3, r2
 8002db4:	2202      	movs	r2, #2
 8002db6:	409a      	lsls	r2, r3
 8002db8:	0013      	movs	r3, r2
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d02f      	beq.n	8002e20 <HAL_DMA_IRQHandler+0xf0>
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d02b      	beq.n	8002e20 <HAL_DMA_IRQHandler+0xf0>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d10b      	bne.n	8002dec <HAL_DMA_IRQHandler+0xbc>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	210a      	movs	r1, #10
 8002de0:	438a      	bics	r2, r1
 8002de2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2225      	movs	r2, #37	; 0x25
 8002de8:	2101      	movs	r1, #1
 8002dea:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8002dec:	4a2a      	ldr	r2, [pc, #168]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002dee:	4b2a      	ldr	r3, [pc, #168]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002df0:	6859      	ldr	r1, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	201c      	movs	r0, #28
 8002df8:	4003      	ands	r3, r0
 8002dfa:	2002      	movs	r0, #2
 8002dfc:	4098      	lsls	r0, r3
 8002dfe:	0003      	movs	r3, r0
 8002e00:	430b      	orrs	r3, r1
 8002e02:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2224      	movs	r2, #36	; 0x24
 8002e08:	2100      	movs	r1, #0
 8002e0a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d03b      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x15c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	0010      	movs	r0, r2
 8002e1c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e1e:	e035      	b.n	8002e8c <HAL_DMA_IRQHandler+0x15c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	221c      	movs	r2, #28
 8002e26:	4013      	ands	r3, r2
 8002e28:	2208      	movs	r2, #8
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	0013      	movs	r3, r2
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4013      	ands	r3, r2
 8002e32:	d02c      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x15e>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2208      	movs	r2, #8
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d028      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x15e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	210e      	movs	r1, #14
 8002e48:	438a      	bics	r2, r1
 8002e4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex& 0x1cU)));
 8002e4c:	4a12      	ldr	r2, [pc, #72]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002e4e:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <HAL_DMA_IRQHandler+0x168>)
 8002e50:	6859      	ldr	r1, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	201c      	movs	r0, #28
 8002e58:	4003      	ands	r3, r0
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	4098      	lsls	r0, r3
 8002e5e:	0003      	movs	r3, r0
 8002e60:	430b      	orrs	r3, r1
 8002e62:	6053      	str	r3, [r2, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2225      	movs	r2, #37	; 0x25
 8002e6e:	2101      	movs	r1, #1
 8002e70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2224      	movs	r2, #36	; 0x24
 8002e76:	2100      	movs	r1, #0
 8002e78:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d005      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x15e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	0010      	movs	r0, r2
 8002e8a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	46c0      	nop			; (mov r8, r8)
}
 8002e90:	46bd      	mov	sp, r7
 8002e92:	b004      	add	sp, #16
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	40020000 	.word	0x40020000

08002e9c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002eb2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d004      	beq.n	8002ec6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002ec4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002ec6:	4a14      	ldr	r2, [pc, #80]	; (8002f18 <DMA_SetConfig+0x7c>)
 8002ec8:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <DMA_SetConfig+0x7c>)
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	201c      	movs	r0, #28
 8002ed2:	4003      	ands	r3, r0
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	4098      	lsls	r0, r3
 8002ed8:	0003      	movs	r3, r0
 8002eda:	430b      	orrs	r3, r1
 8002edc:	6053      	str	r3, [r2, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d108      	bne.n	8002f00 <DMA_SetConfig+0x64>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002efe:	e007      	b.n	8002f10 <DMA_SetConfig+0x74>
    hdma->Instance->CPAR = SrcAddress;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	60da      	str	r2, [r3, #12]
}
 8002f10:	46c0      	nop			; (mov r8, r8)
 8002f12:	46bd      	mov	sp, r7
 8002f14:	b004      	add	sp, #16
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40020000 	.word	0x40020000

08002f1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	001a      	movs	r2, r3
 8002f2a:	23ff      	movs	r3, #255	; 0xff
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	3b08      	subs	r3, #8
 8002f30:	2114      	movs	r1, #20
 8002f32:	0018      	movs	r0, r3
 8002f34:	f7fd f8e4 	bl	8000100 <__udivsi3>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f40:	089b      	lsrs	r3, r3, #2
 8002f42:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002f44:	4694      	mov	ip, r2
 8002f46:	4463      	add	r3, ip
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	001a      	movs	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002f54:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	221c      	movs	r2, #28
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8002f64:	46c0      	nop			; (mov r8, r8)
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b004      	add	sp, #16
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	10008200 	.word	0x10008200
 8002f70:	40020880 	.word	0x40020880

08002f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	22ff      	movs	r2, #255	; 0xff
 8002f82:	4013      	ands	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	4a0a      	ldr	r2, [pc, #40]	; (8002fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002f8a:	4694      	mov	ip, r2
 8002f8c:	4463      	add	r3, ip
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	001a      	movs	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a07      	ldr	r2, [pc, #28]	; (8002fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002f9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	2203      	movs	r2, #3
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	b004      	add	sp, #16
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	1000823f 	.word	0x1000823f
 8002fb8:	40020940 	.word	0x40020940

08002fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fca:	e147      	b.n	800325c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4091      	lsls	r1, r2
 8002fd6:	000a      	movs	r2, r1
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d100      	bne.n	8002fe4 <HAL_GPIO_Init+0x28>
 8002fe2:	e138      	b.n	8003256 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d003      	beq.n	8002ff4 <HAL_GPIO_Init+0x38>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b12      	cmp	r3, #18
 8002ff2:	d123      	bne.n	800303c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	08da      	lsrs	r2, r3, #3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	3208      	adds	r2, #8
 8002ffc:	0092      	lsls	r2, r2, #2
 8002ffe:	58d3      	ldr	r3, [r2, r3]
 8003000:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2207      	movs	r2, #7
 8003006:	4013      	ands	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	220f      	movs	r2, #15
 800300c:	409a      	lsls	r2, r3
 800300e:	0013      	movs	r3, r2
 8003010:	43da      	mvns	r2, r3
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	4013      	ands	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	2107      	movs	r1, #7
 8003020:	400b      	ands	r3, r1
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	409a      	lsls	r2, r3
 8003026:	0013      	movs	r3, r2
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	08da      	lsrs	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	3208      	adds	r2, #8
 8003036:	0092      	lsls	r2, r2, #2
 8003038:	6939      	ldr	r1, [r7, #16]
 800303a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	2203      	movs	r2, #3
 8003048:	409a      	lsls	r2, r3
 800304a:	0013      	movs	r3, r2
 800304c:	43da      	mvns	r2, r3
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	4013      	ands	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2203      	movs	r2, #3
 800305a:	401a      	ands	r2, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	409a      	lsls	r2, r3
 8003062:	0013      	movs	r3, r2
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d00b      	beq.n	8003090 <HAL_GPIO_Init+0xd4>
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b02      	cmp	r3, #2
 800307e:	d007      	beq.n	8003090 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003084:	2b11      	cmp	r3, #17
 8003086:	d003      	beq.n	8003090 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b12      	cmp	r3, #18
 800308e:	d130      	bne.n	80030f2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	2203      	movs	r2, #3
 800309c:	409a      	lsls	r2, r3
 800309e:	0013      	movs	r3, r2
 80030a0:	43da      	mvns	r2, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	409a      	lsls	r2, r3
 80030b2:	0013      	movs	r3, r2
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030c6:	2201      	movs	r2, #1
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	409a      	lsls	r2, r3
 80030cc:	0013      	movs	r3, r2
 80030ce:	43da      	mvns	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	4013      	ands	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	091b      	lsrs	r3, r3, #4
 80030dc:	2201      	movs	r2, #1
 80030de:	401a      	ands	r2, r3
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	409a      	lsls	r2, r3
 80030e4:	0013      	movs	r3, r2
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	2203      	movs	r2, #3
 80030fe:	409a      	lsls	r2, r3
 8003100:	0013      	movs	r3, r2
 8003102:	43da      	mvns	r2, r3
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	409a      	lsls	r2, r3
 8003114:	0013      	movs	r3, r2
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	2380      	movs	r3, #128	; 0x80
 8003128:	055b      	lsls	r3, r3, #21
 800312a:	4013      	ands	r3, r2
 800312c:	d100      	bne.n	8003130 <HAL_GPIO_Init+0x174>
 800312e:	e092      	b.n	8003256 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003130:	4a50      	ldr	r2, [pc, #320]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	3318      	adds	r3, #24
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	589b      	ldr	r3, [r3, r2]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	2203      	movs	r2, #3
 8003142:	4013      	ands	r3, r2
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	220f      	movs	r2, #15
 8003148:	409a      	lsls	r2, r3
 800314a:	0013      	movs	r3, r2
 800314c:	43da      	mvns	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4013      	ands	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	23a0      	movs	r3, #160	; 0xa0
 8003158:	05db      	lsls	r3, r3, #23
 800315a:	429a      	cmp	r2, r3
 800315c:	d013      	beq.n	8003186 <HAL_GPIO_Init+0x1ca>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a45      	ldr	r2, [pc, #276]	; (8003278 <HAL_GPIO_Init+0x2bc>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00d      	beq.n	8003182 <HAL_GPIO_Init+0x1c6>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a44      	ldr	r2, [pc, #272]	; (800327c <HAL_GPIO_Init+0x2c0>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d007      	beq.n	800317e <HAL_GPIO_Init+0x1c2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a43      	ldr	r2, [pc, #268]	; (8003280 <HAL_GPIO_Init+0x2c4>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_GPIO_Init+0x1be>
 8003176:	2303      	movs	r3, #3
 8003178:	e006      	b.n	8003188 <HAL_GPIO_Init+0x1cc>
 800317a:	2305      	movs	r3, #5
 800317c:	e004      	b.n	8003188 <HAL_GPIO_Init+0x1cc>
 800317e:	2302      	movs	r3, #2
 8003180:	e002      	b.n	8003188 <HAL_GPIO_Init+0x1cc>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <HAL_GPIO_Init+0x1cc>
 8003186:	2300      	movs	r3, #0
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	2103      	movs	r1, #3
 800318c:	400a      	ands	r2, r1
 800318e:	00d2      	lsls	r2, r2, #3
 8003190:	4093      	lsls	r3, r2
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003198:	4936      	ldr	r1, [pc, #216]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	089b      	lsrs	r3, r3, #2
 800319e:	3318      	adds	r3, #24
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80031a6:	4a33      	ldr	r2, [pc, #204]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 80031a8:	2380      	movs	r3, #128	; 0x80
 80031aa:	58d3      	ldr	r3, [r2, r3]
 80031ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	43da      	mvns	r2, r3
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4013      	ands	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	2380      	movs	r3, #128	; 0x80
 80031be:	025b      	lsls	r3, r3, #9
 80031c0:	4013      	ands	r3, r2
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031cc:	4929      	ldr	r1, [pc, #164]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 80031ce:	2280      	movs	r2, #128	; 0x80
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80031d4:	4a27      	ldr	r2, [pc, #156]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 80031d6:	2384      	movs	r3, #132	; 0x84
 80031d8:	58d3      	ldr	r3, [r2, r3]
 80031da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	43da      	mvns	r2, r3
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	2380      	movs	r3, #128	; 0x80
 80031ec:	029b      	lsls	r3, r3, #10
 80031ee:	4013      	ands	r3, r2
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031fa:	491e      	ldr	r1, [pc, #120]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 80031fc:	2284      	movs	r2, #132	; 0x84
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003202:	4b1c      	ldr	r3, [pc, #112]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	43da      	mvns	r2, r3
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	2380      	movs	r3, #128	; 0x80
 8003218:	035b      	lsls	r3, r3, #13
 800321a:	4013      	ands	r3, r2
 800321c:	d003      	beq.n	8003226 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003226:	4b13      	ldr	r3, [pc, #76]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800322c:	4b11      	ldr	r3, [pc, #68]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	43da      	mvns	r2, r3
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	4013      	ands	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	2380      	movs	r3, #128	; 0x80
 8003242:	039b      	lsls	r3, r3, #14
 8003244:	4013      	ands	r3, r2
 8003246:	d003      	beq.n	8003250 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_GPIO_Init+0x2b8>)
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	3301      	adds	r3, #1
 800325a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	40da      	lsrs	r2, r3
 8003264:	1e13      	subs	r3, r2, #0
 8003266:	d000      	beq.n	800326a <HAL_GPIO_Init+0x2ae>
 8003268:	e6b0      	b.n	8002fcc <HAL_GPIO_Init+0x10>
  }
}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	b006      	add	sp, #24
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	40021800 	.word	0x40021800
 8003278:	50000400 	.word	0x50000400
 800327c:	50000800 	.word	0x50000800
 8003280:	50000c00 	.word	0x50000c00

08003284 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	000a      	movs	r2, r1
 800328e:	1cbb      	adds	r3, r7, #2
 8003290:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	1cba      	adds	r2, r7, #2
 8003298:	8812      	ldrh	r2, [r2, #0]
 800329a:	4013      	ands	r3, r2
 800329c:	d004      	beq.n	80032a8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800329e:	230f      	movs	r3, #15
 80032a0:	18fb      	adds	r3, r7, r3
 80032a2:	2201      	movs	r2, #1
 80032a4:	701a      	strb	r2, [r3, #0]
 80032a6:	e003      	b.n	80032b0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032a8:	230f      	movs	r3, #15
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80032b0:	230f      	movs	r3, #15
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	781b      	ldrb	r3, [r3, #0]
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b004      	add	sp, #16
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	0008      	movs	r0, r1
 80032c8:	0011      	movs	r1, r2
 80032ca:	1cbb      	adds	r3, r7, #2
 80032cc:	1c02      	adds	r2, r0, #0
 80032ce:	801a      	strh	r2, [r3, #0]
 80032d0:	1c7b      	adds	r3, r7, #1
 80032d2:	1c0a      	adds	r2, r1, #0
 80032d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032d6:	1c7b      	adds	r3, r7, #1
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d004      	beq.n	80032e8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032de:	1cbb      	adds	r3, r7, #2
 80032e0:	881a      	ldrh	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032e6:	e003      	b.n	80032f0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032e8:	1cbb      	adds	r3, r7, #2
 80032ea:	881a      	ldrh	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032f0:	46c0      	nop			; (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b002      	add	sp, #8
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	0002      	movs	r2, r0
 8003300:	1dbb      	adds	r3, r7, #6
 8003302:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003304:	4b10      	ldr	r3, [pc, #64]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	1dba      	adds	r2, r7, #6
 800330a:	8812      	ldrh	r2, [r2, #0]
 800330c:	4013      	ands	r3, r2
 800330e:	d008      	beq.n	8003322 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003310:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003312:	1dba      	adds	r2, r7, #6
 8003314:	8812      	ldrh	r2, [r2, #0]
 8003316:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003318:	1dbb      	adds	r3, r7, #6
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	0018      	movs	r0, r3
 800331e:	f7fd f85d 	bl	80003dc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8003322:	4b09      	ldr	r3, [pc, #36]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	1dba      	adds	r2, r7, #6
 8003328:	8812      	ldrh	r2, [r2, #0]
 800332a:	4013      	ands	r3, r2
 800332c:	d008      	beq.n	8003340 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003330:	1dba      	adds	r2, r7, #6
 8003332:	8812      	ldrh	r2, [r2, #0]
 8003334:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003336:	1dbb      	adds	r3, r7, #6
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	0018      	movs	r0, r3
 800333c:	f7fd f868 	bl	8000410 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b002      	add	sp, #8
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40021800 	.word	0x40021800

0800334c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003354:	4b18      	ldr	r3, [pc, #96]	; (80033b8 <HAL_PWREx_ControlVoltageScaling+0x6c>)
 8003356:	4a18      	ldr	r2, [pc, #96]	; (80033b8 <HAL_PWREx_ControlVoltageScaling+0x6c>)
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	4918      	ldr	r1, [pc, #96]	; (80033bc <HAL_PWREx_ControlVoltageScaling+0x70>)
 800335c:	4011      	ands	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	430a      	orrs	r2, r1
 8003362:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	2380      	movs	r3, #128	; 0x80
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	429a      	cmp	r2, r3
 800336c:	d11f      	bne.n	80033ae <HAL_PWREx_ControlVoltageScaling+0x62>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800336e:	4b14      	ldr	r3, [pc, #80]	; (80033c0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	0013      	movs	r3, r2
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	189b      	adds	r3, r3, r2
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	4912      	ldr	r1, [pc, #72]	; (80033c4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800337c:	0018      	movs	r0, r3
 800337e:	f7fc febf 	bl	8000100 <__udivsi3>
 8003382:	0003      	movs	r3, r0
 8003384:	3301      	adds	r3, #1
 8003386:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003388:	e008      	b.n	800339c <HAL_PWREx_ControlVoltageScaling+0x50>
    {
      if(wait_loop_index != 0U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	3b01      	subs	r3, #1
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	e001      	b.n	800339c <HAL_PWREx_ControlVoltageScaling+0x50>
      }
      else
      {
        return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e009      	b.n	80033b0 <HAL_PWREx_ControlVoltageScaling+0x64>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <HAL_PWREx_ControlVoltageScaling+0x6c>)
 800339e:	695a      	ldr	r2, [r3, #20]
 80033a0:	2380      	movs	r3, #128	; 0x80
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	401a      	ands	r2, r3
 80033a6:	2380      	movs	r3, #128	; 0x80
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d0ed      	beq.n	800338a <HAL_PWREx_ControlVoltageScaling+0x3e>
      }
    }
  }

  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	0018      	movs	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b004      	add	sp, #16
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40007000 	.word	0x40007000
 80033bc:	fffff9ff 	.word	0xfffff9ff
 80033c0:	20000004 	.word	0x20000004
 80033c4:	000f4240 	.word	0x000f4240

080033c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e2f4      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2201      	movs	r2, #1
 80033e0:	4013      	ands	r3, r2
 80033e2:	d100      	bne.n	80033e6 <HAL_RCC_OscConfig+0x1e>
 80033e4:	e07c      	b.n	80034e0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033e6:	4bc1      	ldr	r3, [pc, #772]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2238      	movs	r2, #56	; 0x38
 80033ec:	4013      	ands	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033f0:	4bbe      	ldr	r3, [pc, #760]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	2203      	movs	r2, #3
 80033f6:	4013      	ands	r3, r2
 80033f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	2b10      	cmp	r3, #16
 80033fe:	d102      	bne.n	8003406 <HAL_RCC_OscConfig+0x3e>
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2b03      	cmp	r3, #3
 8003404:	d002      	beq.n	800340c <HAL_RCC_OscConfig+0x44>
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	2b08      	cmp	r3, #8
 800340a:	d10b      	bne.n	8003424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340c:	4bb7      	ldr	r3, [pc, #732]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	2380      	movs	r3, #128	; 0x80
 8003412:	029b      	lsls	r3, r3, #10
 8003414:	4013      	ands	r3, r2
 8003416:	d062      	beq.n	80034de <HAL_RCC_OscConfig+0x116>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d15e      	bne.n	80034de <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e2cf      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	025b      	lsls	r3, r3, #9
 800342c:	429a      	cmp	r2, r3
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x78>
 8003430:	4bae      	ldr	r3, [pc, #696]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003432:	4aae      	ldr	r2, [pc, #696]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003434:	6812      	ldr	r2, [r2, #0]
 8003436:	2180      	movs	r1, #128	; 0x80
 8003438:	0249      	lsls	r1, r1, #9
 800343a:	430a      	orrs	r2, r1
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	e020      	b.n	8003482 <HAL_RCC_OscConfig+0xba>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	23a0      	movs	r3, #160	; 0xa0
 8003446:	02db      	lsls	r3, r3, #11
 8003448:	429a      	cmp	r2, r3
 800344a:	d10e      	bne.n	800346a <HAL_RCC_OscConfig+0xa2>
 800344c:	4ba7      	ldr	r3, [pc, #668]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800344e:	4aa7      	ldr	r2, [pc, #668]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	2180      	movs	r1, #128	; 0x80
 8003454:	02c9      	lsls	r1, r1, #11
 8003456:	430a      	orrs	r2, r1
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	4ba4      	ldr	r3, [pc, #656]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800345c:	4aa3      	ldr	r2, [pc, #652]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	2180      	movs	r1, #128	; 0x80
 8003462:	0249      	lsls	r1, r1, #9
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	e00b      	b.n	8003482 <HAL_RCC_OscConfig+0xba>
 800346a:	4ba0      	ldr	r3, [pc, #640]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800346c:	4a9f      	ldr	r2, [pc, #636]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	499f      	ldr	r1, [pc, #636]	; (80036f0 <HAL_RCC_OscConfig+0x328>)
 8003472:	400a      	ands	r2, r1
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	4b9d      	ldr	r3, [pc, #628]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003478:	4a9c      	ldr	r2, [pc, #624]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	499d      	ldr	r1, [pc, #628]	; (80036f4 <HAL_RCC_OscConfig+0x32c>)
 800347e:	400a      	ands	r2, r1
 8003480:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d014      	beq.n	80034b4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348a:	f7fe faab 	bl	80019e4 <HAL_GetTick>
 800348e:	0003      	movs	r3, r0
 8003490:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003494:	f7fe faa6 	bl	80019e4 <HAL_GetTick>
 8003498:	0002      	movs	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	; 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e28e      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034a6:	4b91      	ldr	r3, [pc, #580]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	029b      	lsls	r3, r3, #10
 80034ae:	4013      	ands	r3, r2
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0xcc>
 80034b2:	e015      	b.n	80034e0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7fe fa96 	bl	80019e4 <HAL_GetTick>
 80034b8:	0003      	movs	r3, r0
 80034ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034be:	f7fe fa91 	bl	80019e4 <HAL_GetTick>
 80034c2:	0002      	movs	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b64      	cmp	r3, #100	; 0x64
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e279      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034d0:	4b86      	ldr	r3, [pc, #536]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	2380      	movs	r3, #128	; 0x80
 80034d6:	029b      	lsls	r3, r3, #10
 80034d8:	4013      	ands	r3, r2
 80034da:	d1f0      	bne.n	80034be <HAL_RCC_OscConfig+0xf6>
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2202      	movs	r2, #2
 80034e6:	4013      	ands	r3, r2
 80034e8:	d100      	bne.n	80034ec <HAL_RCC_OscConfig+0x124>
 80034ea:	e095      	b.n	8003618 <HAL_RCC_OscConfig+0x250>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ec:	4b7f      	ldr	r3, [pc, #508]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	2238      	movs	r2, #56	; 0x38
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034f6:	4b7d      	ldr	r3, [pc, #500]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	2203      	movs	r2, #3
 80034fc:	4013      	ands	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b10      	cmp	r3, #16
 8003504:	d102      	bne.n	800350c <HAL_RCC_OscConfig+0x144>
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d002      	beq.n	8003512 <HAL_RCC_OscConfig+0x14a>
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d133      	bne.n	800357a <HAL_RCC_OscConfig+0x1b2>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003512:	4b76      	ldr	r3, [pc, #472]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	2380      	movs	r3, #128	; 0x80
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	4013      	ands	r3, r2
 800351c:	d005      	beq.n	800352a <HAL_RCC_OscConfig+0x162>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e24c      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352a:	4a70      	ldr	r2, [pc, #448]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800352c:	4b6f      	ldr	r3, [pc, #444]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4971      	ldr	r1, [pc, #452]	; (80036f8 <HAL_RCC_OscConfig+0x330>)
 8003532:	4019      	ands	r1, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	021b      	lsls	r3, r3, #8
 800353a:	430b      	orrs	r3, r1
 800353c:	6053      	str	r3, [r2, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d111      	bne.n	8003568 <HAL_RCC_OscConfig+0x1a0>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003544:	4a69      	ldr	r2, [pc, #420]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003546:	4b69      	ldr	r3, [pc, #420]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	496c      	ldr	r1, [pc, #432]	; (80036fc <HAL_RCC_OscConfig+0x334>)
 800354c:	4019      	ands	r1, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	430b      	orrs	r3, r1
 8003554:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003556:	4b65      	ldr	r3, [pc, #404]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	0adb      	lsrs	r3, r3, #11
 800355c:	2207      	movs	r2, #7
 800355e:	4013      	ands	r3, r2
 8003560:	4a67      	ldr	r2, [pc, #412]	; (8003700 <HAL_RCC_OscConfig+0x338>)
 8003562:	40da      	lsrs	r2, r3
 8003564:	4b67      	ldr	r3, [pc, #412]	; (8003704 <HAL_RCC_OscConfig+0x33c>)
 8003566:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003568:	4b67      	ldr	r3, [pc, #412]	; (8003708 <HAL_RCC_OscConfig+0x340>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	0018      	movs	r0, r3
 800356e:	f7fe f9df 	bl	8001930 <HAL_InitTick>
 8003572:	1e03      	subs	r3, r0, #0
 8003574:	d04f      	beq.n	8003616 <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e224      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d02e      	beq.n	80035e0 <HAL_RCC_OscConfig+0x218>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003582:	4a5a      	ldr	r2, [pc, #360]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003584:	4b59      	ldr	r3, [pc, #356]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	495c      	ldr	r1, [pc, #368]	; (80036fc <HAL_RCC_OscConfig+0x334>)
 800358a:	4019      	ands	r1, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	430b      	orrs	r3, r1
 8003592:	6013      	str	r3, [r2, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003594:	4b55      	ldr	r3, [pc, #340]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003596:	4a55      	ldr	r2, [pc, #340]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	2180      	movs	r1, #128	; 0x80
 800359c:	0049      	lsls	r1, r1, #1
 800359e:	430a      	orrs	r2, r1
 80035a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a2:	f7fe fa1f 	bl	80019e4 <HAL_GetTick>
 80035a6:	0003      	movs	r3, r0
 80035a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ac:	f7fe fa1a 	bl	80019e4 <HAL_GetTick>
 80035b0:	0002      	movs	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e202      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035be:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	2380      	movs	r3, #128	; 0x80
 80035c4:	00db      	lsls	r3, r3, #3
 80035c6:	4013      	ands	r3, r2
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0x1e4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ca:	4a48      	ldr	r2, [pc, #288]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80035cc:	4b47      	ldr	r3, [pc, #284]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	4949      	ldr	r1, [pc, #292]	; (80036f8 <HAL_RCC_OscConfig+0x330>)
 80035d2:	4019      	ands	r1, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	430b      	orrs	r3, r1
 80035dc:	6053      	str	r3, [r2, #4]
 80035de:	e01b      	b.n	8003618 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80035e0:	4b42      	ldr	r3, [pc, #264]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80035e2:	4a42      	ldr	r2, [pc, #264]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	4949      	ldr	r1, [pc, #292]	; (800370c <HAL_RCC_OscConfig+0x344>)
 80035e8:	400a      	ands	r2, r1
 80035ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ec:	f7fe f9fa 	bl	80019e4 <HAL_GetTick>
 80035f0:	0003      	movs	r3, r0
 80035f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x240>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035f6:	f7fe f9f5 	bl	80019e4 <HAL_GetTick>
 80035fa:	0002      	movs	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x240>
          {
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e1dd      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003608:	4b38      	ldr	r3, [pc, #224]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	2380      	movs	r3, #128	; 0x80
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	4013      	ands	r3, r2
 8003612:	d1f0      	bne.n	80035f6 <HAL_RCC_OscConfig+0x22e>
 8003614:	e000      	b.n	8003618 <HAL_RCC_OscConfig+0x250>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003616:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2208      	movs	r2, #8
 800361e:	4013      	ands	r3, r2
 8003620:	d047      	beq.n	80036b2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003622:	4b32      	ldr	r3, [pc, #200]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	2238      	movs	r2, #56	; 0x38
 8003628:	4013      	ands	r3, r2
 800362a:	2b18      	cmp	r3, #24
 800362c:	d10a      	bne.n	8003644 <HAL_RCC_OscConfig+0x27c>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800362e:	4b2f      	ldr	r3, [pc, #188]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003632:	2202      	movs	r2, #2
 8003634:	4013      	ands	r3, r2
 8003636:	d03c      	beq.n	80036b2 <HAL_RCC_OscConfig+0x2ea>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d138      	bne.n	80036b2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e1bf      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d019      	beq.n	8003680 <HAL_RCC_OscConfig+0x2b8>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800364c:	4b27      	ldr	r3, [pc, #156]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 800364e:	4a27      	ldr	r2, [pc, #156]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003650:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003652:	2101      	movs	r1, #1
 8003654:	430a      	orrs	r2, r1
 8003656:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003658:	f7fe f9c4 	bl	80019e4 <HAL_GetTick>
 800365c:	0003      	movs	r3, r0
 800365e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x2ac>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003662:	f7fe f9bf 	bl	80019e4 <HAL_GetTick>
 8003666:	0002      	movs	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1a7      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003674:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003678:	2202      	movs	r2, #2
 800367a:	4013      	ands	r3, r2
 800367c:	d0f1      	beq.n	8003662 <HAL_RCC_OscConfig+0x29a>
 800367e:	e018      	b.n	80036b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003680:	4b1a      	ldr	r3, [pc, #104]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003682:	4a1a      	ldr	r2, [pc, #104]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 8003684:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003686:	2101      	movs	r1, #1
 8003688:	438a      	bics	r2, r1
 800368a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7fe f9aa 	bl	80019e4 <HAL_GetTick>
 8003690:	0003      	movs	r3, r0
 8003692:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x2e0>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003696:	f7fe f9a5 	bl	80019e4 <HAL_GetTick>
 800369a:	0002      	movs	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x2e0>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e18d      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036a8:	4b10      	ldr	r3, [pc, #64]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80036aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ac:	2202      	movs	r2, #2
 80036ae:	4013      	ands	r3, r2
 80036b0:	d1f1      	bne.n	8003696 <HAL_RCC_OscConfig+0x2ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2204      	movs	r2, #4
 80036b8:	4013      	ands	r3, r2
 80036ba:	d100      	bne.n	80036be <HAL_RCC_OscConfig+0x2f6>
 80036bc:	e0c6      	b.n	800384c <HAL_RCC_OscConfig+0x484>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036be:	231f      	movs	r3, #31
 80036c0:	18fb      	adds	r3, r7, r3
 80036c2:	2200      	movs	r2, #0
 80036c4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80036c6:	4b09      	ldr	r3, [pc, #36]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2238      	movs	r2, #56	; 0x38
 80036cc:	4013      	ands	r3, r2
 80036ce:	2b20      	cmp	r3, #32
 80036d0:	d11e      	bne.n	8003710 <HAL_RCC_OscConfig+0x348>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80036d2:	4b06      	ldr	r3, [pc, #24]	; (80036ec <HAL_RCC_OscConfig+0x324>)
 80036d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d6:	2202      	movs	r2, #2
 80036d8:	4013      	ands	r3, r2
 80036da:	d100      	bne.n	80036de <HAL_RCC_OscConfig+0x316>
 80036dc:	e0b6      	b.n	800384c <HAL_RCC_OscConfig+0x484>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d000      	beq.n	80036e8 <HAL_RCC_OscConfig+0x320>
 80036e6:	e0b1      	b.n	800384c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e16b      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
 80036ec:	40021000 	.word	0x40021000
 80036f0:	fffeffff 	.word	0xfffeffff
 80036f4:	fffbffff 	.word	0xfffbffff
 80036f8:	ffff80ff 	.word	0xffff80ff
 80036fc:	ffffc7ff 	.word	0xffffc7ff
 8003700:	00f42400 	.word	0x00f42400
 8003704:	20000004 	.word	0x20000004
 8003708:	20000008 	.word	0x20000008
 800370c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003710:	4bae      	ldr	r3, [pc, #696]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003714:	2380      	movs	r3, #128	; 0x80
 8003716:	055b      	lsls	r3, r3, #21
 8003718:	4013      	ands	r3, r2
 800371a:	d101      	bne.n	8003720 <HAL_RCC_OscConfig+0x358>
 800371c:	2301      	movs	r3, #1
 800371e:	e000      	b.n	8003722 <HAL_RCC_OscConfig+0x35a>
 8003720:	2300      	movs	r3, #0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d011      	beq.n	800374a <HAL_RCC_OscConfig+0x382>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003726:	4ba9      	ldr	r3, [pc, #676]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003728:	4aa8      	ldr	r2, [pc, #672]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800372a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800372c:	2180      	movs	r1, #128	; 0x80
 800372e:	0549      	lsls	r1, r1, #21
 8003730:	430a      	orrs	r2, r1
 8003732:	63da      	str	r2, [r3, #60]	; 0x3c
 8003734:	4ba5      	ldr	r3, [pc, #660]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003736:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003738:	2380      	movs	r3, #128	; 0x80
 800373a:	055b      	lsls	r3, r3, #21
 800373c:	4013      	ands	r3, r2
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003742:	231f      	movs	r3, #31
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	2201      	movs	r2, #1
 8003748:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800374a:	4ba1      	ldr	r3, [pc, #644]	; (80039d0 <HAL_RCC_OscConfig+0x608>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	2380      	movs	r3, #128	; 0x80
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4013      	ands	r3, r2
 8003754:	d11a      	bne.n	800378c <HAL_RCC_OscConfig+0x3c4>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003756:	4b9e      	ldr	r3, [pc, #632]	; (80039d0 <HAL_RCC_OscConfig+0x608>)
 8003758:	4a9d      	ldr	r2, [pc, #628]	; (80039d0 <HAL_RCC_OscConfig+0x608>)
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	2180      	movs	r1, #128	; 0x80
 800375e:	0049      	lsls	r1, r1, #1
 8003760:	430a      	orrs	r2, r1
 8003762:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003764:	f7fe f93e 	bl	80019e4 <HAL_GetTick>
 8003768:	0003      	movs	r3, r0
 800376a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x3b8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376e:	f7fe f939 	bl	80019e4 <HAL_GetTick>
 8003772:	0002      	movs	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e121      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003780:	4b93      	ldr	r3, [pc, #588]	; (80039d0 <HAL_RCC_OscConfig+0x608>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	4013      	ands	r3, r2
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0x3a6>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d106      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3da>
 8003794:	4b8d      	ldr	r3, [pc, #564]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003796:	4a8d      	ldr	r2, [pc, #564]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003798:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800379a:	2101      	movs	r1, #1
 800379c:	430a      	orrs	r2, r1
 800379e:	65da      	str	r2, [r3, #92]	; 0x5c
 80037a0:	e01c      	b.n	80037dc <HAL_RCC_OscConfig+0x414>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b05      	cmp	r3, #5
 80037a8:	d10c      	bne.n	80037c4 <HAL_RCC_OscConfig+0x3fc>
 80037aa:	4b88      	ldr	r3, [pc, #544]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037ac:	4a87      	ldr	r2, [pc, #540]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037ae:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80037b0:	2104      	movs	r1, #4
 80037b2:	430a      	orrs	r2, r1
 80037b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80037b6:	4b85      	ldr	r3, [pc, #532]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037b8:	4a84      	ldr	r2, [pc, #528]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037ba:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80037bc:	2101      	movs	r1, #1
 80037be:	430a      	orrs	r2, r1
 80037c0:	65da      	str	r2, [r3, #92]	; 0x5c
 80037c2:	e00b      	b.n	80037dc <HAL_RCC_OscConfig+0x414>
 80037c4:	4b81      	ldr	r3, [pc, #516]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037c6:	4a81      	ldr	r2, [pc, #516]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037c8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80037ca:	2101      	movs	r1, #1
 80037cc:	438a      	bics	r2, r1
 80037ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80037d0:	4b7e      	ldr	r3, [pc, #504]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037d2:	4a7e      	ldr	r2, [pc, #504]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80037d4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80037d6:	2104      	movs	r1, #4
 80037d8:	438a      	bics	r2, r1
 80037da:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d014      	beq.n	800380e <HAL_RCC_OscConfig+0x446>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7fe f8fe 	bl	80019e4 <HAL_GetTick>
 80037e8:	0003      	movs	r3, r0
 80037ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ec:	e009      	b.n	8003802 <HAL_RCC_OscConfig+0x43a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ee:	f7fe f8f9 	bl	80019e4 <HAL_GetTick>
 80037f2:	0002      	movs	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	4a76      	ldr	r2, [pc, #472]	; (80039d4 <HAL_RCC_OscConfig+0x60c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x43a>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e0e0      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003802:	4b72      	ldr	r3, [pc, #456]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	2202      	movs	r2, #2
 8003808:	4013      	ands	r3, r2
 800380a:	d0f0      	beq.n	80037ee <HAL_RCC_OscConfig+0x426>
 800380c:	e013      	b.n	8003836 <HAL_RCC_OscConfig+0x46e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380e:	f7fe f8e9 	bl	80019e4 <HAL_GetTick>
 8003812:	0003      	movs	r3, r0
 8003814:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003816:	e009      	b.n	800382c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fe f8e4 	bl	80019e4 <HAL_GetTick>
 800381c:	0002      	movs	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	4a6c      	ldr	r2, [pc, #432]	; (80039d4 <HAL_RCC_OscConfig+0x60c>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e0cb      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800382c:	4b67      	ldr	r3, [pc, #412]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800382e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003830:	2202      	movs	r2, #2
 8003832:	4013      	ands	r3, r2
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0x450>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003836:	231f      	movs	r3, #31
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d105      	bne.n	800384c <HAL_RCC_OscConfig+0x484>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003840:	4b62      	ldr	r3, [pc, #392]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003842:	4a62      	ldr	r2, [pc, #392]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003844:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003846:	4964      	ldr	r1, [pc, #400]	; (80039d8 <HAL_RCC_OscConfig+0x610>)
 8003848:	400a      	ands	r2, r1
 800384a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d100      	bne.n	8003856 <HAL_RCC_OscConfig+0x48e>
 8003854:	e0b5      	b.n	80039c2 <HAL_RCC_OscConfig+0x5fa>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003856:	4b5d      	ldr	r3, [pc, #372]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2238      	movs	r2, #56	; 0x38
 800385c:	4013      	ands	r3, r2
 800385e:	2b10      	cmp	r3, #16
 8003860:	d100      	bne.n	8003864 <HAL_RCC_OscConfig+0x49c>
 8003862:	e07d      	b.n	8003960 <HAL_RCC_OscConfig+0x598>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	2b02      	cmp	r3, #2
 800386a:	d152      	bne.n	8003912 <HAL_RCC_OscConfig+0x54a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386c:	4b57      	ldr	r3, [pc, #348]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800386e:	4a57      	ldr	r2, [pc, #348]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003870:	6812      	ldr	r2, [r2, #0]
 8003872:	495a      	ldr	r1, [pc, #360]	; (80039dc <HAL_RCC_OscConfig+0x614>)
 8003874:	400a      	ands	r2, r1
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fe f8b4 	bl	80019e4 <HAL_GetTick>
 800387c:	0003      	movs	r3, r0
 800387e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003880:	e008      	b.n	8003894 <HAL_RCC_OscConfig+0x4cc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003882:	f7fe f8af 	bl	80019e4 <HAL_GetTick>
 8003886:	0002      	movs	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x4cc>
          {
            return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e097      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003894:	4b4d      	ldr	r3, [pc, #308]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	2380      	movs	r3, #128	; 0x80
 800389a:	049b      	lsls	r3, r3, #18
 800389c:	4013      	ands	r3, r2
 800389e:	d1f0      	bne.n	8003882 <HAL_RCC_OscConfig+0x4ba>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038a0:	4a4a      	ldr	r2, [pc, #296]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038a2:	4b4a      	ldr	r3, [pc, #296]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	494e      	ldr	r1, [pc, #312]	; (80039e0 <HAL_RCC_OscConfig+0x618>)
 80038a8:	4019      	ands	r1, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a18      	ldr	r0, [r3, #32]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b2:	4318      	orrs	r0, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	4318      	orrs	r0, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	4318      	orrs	r0, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4303      	orrs	r3, r0
 80038c8:	430b      	orrs	r3, r1
 80038ca:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038cc:	4b3f      	ldr	r3, [pc, #252]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038ce:	4a3f      	ldr	r2, [pc, #252]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038d0:	6812      	ldr	r2, [r2, #0]
 80038d2:	2180      	movs	r1, #128	; 0x80
 80038d4:	0449      	lsls	r1, r1, #17
 80038d6:	430a      	orrs	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80038da:	4b3c      	ldr	r3, [pc, #240]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038dc:	4a3b      	ldr	r2, [pc, #236]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 80038de:	68d2      	ldr	r2, [r2, #12]
 80038e0:	2180      	movs	r1, #128	; 0x80
 80038e2:	0549      	lsls	r1, r1, #21
 80038e4:	430a      	orrs	r2, r1
 80038e6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe f87c 	bl	80019e4 <HAL_GetTick>
 80038ec:	0003      	movs	r3, r0
 80038ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x53c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f2:	f7fe f877 	bl	80019e4 <HAL_GetTick>
 80038f6:	0002      	movs	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e05f      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003904:	4b31      	ldr	r3, [pc, #196]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	; 0x80
 800390a:	049b      	lsls	r3, r3, #18
 800390c:	4013      	ands	r3, r2
 800390e:	d0f0      	beq.n	80038f2 <HAL_RCC_OscConfig+0x52a>
 8003910:	e057      	b.n	80039c2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003912:	4b2e      	ldr	r3, [pc, #184]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003914:	4a2d      	ldr	r2, [pc, #180]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003916:	6812      	ldr	r2, [r2, #0]
 8003918:	4930      	ldr	r1, [pc, #192]	; (80039dc <HAL_RCC_OscConfig+0x614>)
 800391a:	400a      	ands	r2, r1
 800391c:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800391e:	4b2b      	ldr	r3, [pc, #172]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003920:	4a2a      	ldr	r2, [pc, #168]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003922:	68d2      	ldr	r2, [r2, #12]
 8003924:	2103      	movs	r1, #3
 8003926:	438a      	bics	r2, r1
 8003928:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800392a:	4b28      	ldr	r3, [pc, #160]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800392c:	4a27      	ldr	r2, [pc, #156]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800392e:	68d2      	ldr	r2, [r2, #12]
 8003930:	492c      	ldr	r1, [pc, #176]	; (80039e4 <HAL_RCC_OscConfig+0x61c>)
 8003932:	400a      	ands	r2, r1
 8003934:	60da      	str	r2, [r3, #12]
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003936:	f7fe f855 	bl	80019e4 <HAL_GetTick>
 800393a:	0003      	movs	r3, r0
 800393c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0x58a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003940:	f7fe f850 	bl	80019e4 <HAL_GetTick>
 8003944:	0002      	movs	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e038      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003952:	4b1e      	ldr	r3, [pc, #120]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	2380      	movs	r3, #128	; 0x80
 8003958:	049b      	lsls	r3, r3, #18
 800395a:	4013      	ands	r3, r2
 800395c:	d1f0      	bne.n	8003940 <HAL_RCC_OscConfig+0x578>
 800395e:	e030      	b.n	80039c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_RCC_OscConfig+0x5a4>
      {
        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e02b      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800396c:	4b17      	ldr	r3, [pc, #92]	; (80039cc <HAL_RCC_OscConfig+0x604>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2203      	movs	r2, #3
 8003976:	401a      	ands	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	429a      	cmp	r2, r3
 800397e:	d11e      	bne.n	80039be <HAL_RCC_OscConfig+0x5f6>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2270      	movs	r2, #112	; 0x70
 8003984:	401a      	ands	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398a:	429a      	cmp	r2, r3
 800398c:	d117      	bne.n	80039be <HAL_RCC_OscConfig+0x5f6>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	23fe      	movs	r3, #254	; 0xfe
 8003992:	01db      	lsls	r3, r3, #7
 8003994:	401a      	ands	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800399c:	429a      	cmp	r2, r3
 800399e:	d10e      	bne.n	80039be <HAL_RCC_OscConfig+0x5f6>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	23f8      	movs	r3, #248	; 0xf8
 80039a4:	039b      	lsls	r3, r3, #14
 80039a6:	401a      	ands	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d106      	bne.n	80039be <HAL_RCC_OscConfig+0x5f6>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	0f5b      	lsrs	r3, r3, #29
 80039b4:	075a      	lsls	r2, r3, #29
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d001      	beq.n	80039c2 <HAL_RCC_OscConfig+0x5fa>
        {
          return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_RCC_OscConfig+0x5fc>
        }
      }
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	0018      	movs	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b008      	add	sp, #32
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40007000 	.word	0x40007000
 80039d4:	00001388 	.word	0x00001388
 80039d8:	efffffff 	.word	0xefffffff
 80039dc:	feffffff 	.word	0xfeffffff
 80039e0:	1fc1808c 	.word	0x1fc1808c
 80039e4:	effeffff 	.word	0xeffeffff

080039e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0e7      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039fc:	4b75      	ldr	r3, [pc, #468]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2207      	movs	r2, #7
 8003a02:	401a      	ands	r2, r3
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d21e      	bcs.n	8003a48 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a0a:	4b72      	ldr	r3, [pc, #456]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003a0c:	4a71      	ldr	r2, [pc, #452]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	2107      	movs	r1, #7
 8003a12:	438a      	bics	r2, r1
 8003a14:	0011      	movs	r1, r2
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a1c:	f7fd ffe2 	bl	80019e4 <HAL_GetTick>
 8003a20:	0003      	movs	r3, r0
 8003a22:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003a24:	e009      	b.n	8003a3a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a26:	f7fd ffdd 	bl	80019e4 <HAL_GetTick>
 8003a2a:	0002      	movs	r2, r0
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	4a69      	ldr	r2, [pc, #420]	; (8003bd8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e0c8      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003a3a:	4b66      	ldr	r3, [pc, #408]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2207      	movs	r2, #7
 8003a40:	401a      	ands	r2, r3
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d1ee      	bne.n	8003a26 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d014      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x94>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2204      	movs	r2, #4
 8003a58:	4013      	ands	r3, r2
 8003a5a:	d006      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003a5c:	4b5f      	ldr	r3, [pc, #380]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003a5e:	4a5f      	ldr	r2, [pc, #380]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003a60:	6892      	ldr	r2, [r2, #8]
 8003a62:	21e0      	movs	r1, #224	; 0xe0
 8003a64:	01c9      	lsls	r1, r1, #7
 8003a66:	430a      	orrs	r2, r1
 8003a68:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a6a:	4a5c      	ldr	r2, [pc, #368]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003a6c:	4b5b      	ldr	r3, [pc, #364]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	495b      	ldr	r1, [pc, #364]	; (8003be0 <HAL_RCC_ClockConfig+0x1f8>)
 8003a72:	4019      	ands	r1, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	430b      	orrs	r3, r1
 8003a7a:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2201      	movs	r2, #1
 8003a82:	4013      	ands	r3, r2
 8003a84:	d057      	beq.n	8003b36 <HAL_RCC_ClockConfig+0x14e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d107      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a8e:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	2380      	movs	r3, #128	; 0x80
 8003a94:	029b      	lsls	r3, r3, #10
 8003a96:	4013      	ands	r3, r2
 8003a98:	d12b      	bne.n	8003af2 <HAL_RCC_ClockConfig+0x10a>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e096      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa6:	4b4d      	ldr	r3, [pc, #308]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	2380      	movs	r3, #128	; 0x80
 8003aac:	049b      	lsls	r3, r3, #18
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d11f      	bne.n	8003af2 <HAL_RCC_ClockConfig+0x10a>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e08a      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xe6>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003abe:	4b47      	ldr	r3, [pc, #284]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	2380      	movs	r3, #128	; 0x80
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d113      	bne.n	8003af2 <HAL_RCC_ClockConfig+0x10a>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e07e      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d106      	bne.n	8003ae4 <HAL_RCC_ClockConfig+0xfc>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ad6:	4b41      	ldr	r3, [pc, #260]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ada:	2202      	movs	r2, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d108      	bne.n	8003af2 <HAL_RCC_ClockConfig+0x10a>
      {
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e073      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ae4:	4b3d      	ldr	r3, [pc, #244]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae8:	2202      	movs	r2, #2
 8003aea:	4013      	ands	r3, r2
 8003aec:	d101      	bne.n	8003af2 <HAL_RCC_ClockConfig+0x10a>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e06c      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003af2:	4a3a      	ldr	r2, [pc, #232]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003af4:	4b39      	ldr	r3, [pc, #228]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	2107      	movs	r1, #7
 8003afa:	438b      	bics	r3, r1
 8003afc:	0019      	movs	r1, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	430b      	orrs	r3, r1
 8003b04:	6093      	str	r3, [r2, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b06:	f7fd ff6d 	bl	80019e4 <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	e009      	b.n	8003b24 <HAL_RCC_ClockConfig+0x13c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b10:	f7fd ff68 	bl	80019e4 <HAL_GetTick>
 8003b14:	0002      	movs	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	4a2f      	ldr	r2, [pc, #188]	; (8003bd8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x13c>
      {
        return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e053      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b24:	4b2d      	ldr	r3, [pc, #180]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	2238      	movs	r2, #56	; 0x38
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d1ec      	bne.n	8003b10 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b36:	4b27      	ldr	r3, [pc, #156]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2207      	movs	r2, #7
 8003b3c:	401a      	ands	r2, r3
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d91e      	bls.n	8003b82 <HAL_RCC_ClockConfig+0x19a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b44:	4b23      	ldr	r3, [pc, #140]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b46:	4a23      	ldr	r2, [pc, #140]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b48:	6812      	ldr	r2, [r2, #0]
 8003b4a:	2107      	movs	r1, #7
 8003b4c:	438a      	bics	r2, r1
 8003b4e:	0011      	movs	r1, r2
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b56:	f7fd ff45 	bl	80019e4 <HAL_GetTick>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b5e:	e009      	b.n	8003b74 <HAL_RCC_ClockConfig+0x18c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b60:	f7fd ff40 	bl	80019e4 <HAL_GetTick>
 8003b64:	0002      	movs	r2, r0
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	4a1b      	ldr	r2, [pc, #108]	; (8003bd8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCC_ClockConfig+0x18c>
      {
        return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e02b      	b.n	8003bcc <HAL_RCC_ClockConfig+0x1e4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b74:	4b17      	ldr	r3, [pc, #92]	; (8003bd4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2207      	movs	r2, #7
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d1ee      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x178>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2204      	movs	r2, #4
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d008      	beq.n	8003b9e <HAL_RCC_ClockConfig+0x1b6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b8c:	4a13      	ldr	r2, [pc, #76]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003b8e:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	4914      	ldr	r1, [pc, #80]	; (8003be4 <HAL_RCC_ClockConfig+0x1fc>)
 8003b94:	4019      	ands	r1, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	430b      	orrs	r3, r1
 8003b9c:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003b9e:	f000 f829 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003ba2:	0001      	movs	r1, r0
 8003ba4:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <HAL_RCC_ClockConfig+0x1f4>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	0a1b      	lsrs	r3, r3, #8
 8003baa:	220f      	movs	r2, #15
 8003bac:	401a      	ands	r2, r3
 8003bae:	4b0e      	ldr	r3, [pc, #56]	; (8003be8 <HAL_RCC_ClockConfig+0x200>)
 8003bb0:	0092      	lsls	r2, r2, #2
 8003bb2:	58d3      	ldr	r3, [r2, r3]
 8003bb4:	221f      	movs	r2, #31
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	000a      	movs	r2, r1
 8003bba:	40da      	lsrs	r2, r3
 8003bbc:	4b0b      	ldr	r3, [pc, #44]	; (8003bec <HAL_RCC_ClockConfig+0x204>)
 8003bbe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <HAL_RCC_ClockConfig+0x208>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f7fd feb3 	bl	8001930 <HAL_InitTick>
 8003bca:	0003      	movs	r3, r0
}
 8003bcc:	0018      	movs	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	b004      	add	sp, #16
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40022000 	.word	0x40022000
 8003bd8:	00001388 	.word	0x00001388
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	fffff0ff 	.word	0xfffff0ff
 8003be4:	ffff8fff 	.word	0xffff8fff
 8003be8:	0800483c 	.word	0x0800483c
 8003bec:	20000004 	.word	0x20000004
 8003bf0:	20000008 	.word	0x20000008

08003bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003bfa:	4b3c      	ldr	r3, [pc, #240]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	2238      	movs	r2, #56	; 0x38
 8003c00:	4013      	ands	r3, r2
 8003c02:	d10f      	bne.n	8003c24 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003c04:	4b39      	ldr	r3, [pc, #228]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	0adb      	lsrs	r3, r3, #11
 8003c0a:	2207      	movs	r2, #7
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	2201      	movs	r2, #1
 8003c10:	409a      	lsls	r2, r3
 8003c12:	0013      	movs	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003c16:	68f9      	ldr	r1, [r7, #12]
 8003c18:	4835      	ldr	r0, [pc, #212]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003c1a:	f7fc fa71 	bl	8000100 <__udivsi3>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	e05d      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c24:	4b31      	ldr	r3, [pc, #196]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2238      	movs	r2, #56	; 0x38
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d102      	bne.n	8003c36 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c30:	4b30      	ldr	r3, [pc, #192]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	e054      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c36:	4b2d      	ldr	r3, [pc, #180]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	2238      	movs	r2, #56	; 0x38
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	2b10      	cmp	r3, #16
 8003c40:	d138      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003c42:	4b2a      	ldr	r3, [pc, #168]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	2203      	movs	r2, #3
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c4c:	4b27      	ldr	r3, [pc, #156]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	091b      	lsrs	r3, r3, #4
 8003c52:	2207      	movs	r2, #7
 8003c54:	4013      	ands	r3, r2
 8003c56:	3301      	adds	r3, #1
 8003c58:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d10d      	bne.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	4824      	ldr	r0, [pc, #144]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003c64:	f7fc fa4c 	bl	8000100 <__udivsi3>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	4b1f      	ldr	r3, [pc, #124]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	0a1b      	lsrs	r3, r3, #8
 8003c72:	227f      	movs	r2, #127	; 0x7f
 8003c74:	4013      	ands	r3, r2
 8003c76:	434b      	muls	r3, r1
 8003c78:	617b      	str	r3, [r7, #20]
        break;
 8003c7a:	e00d      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	481c      	ldr	r0, [pc, #112]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003c80:	f7fc fa3e 	bl	8000100 <__udivsi3>
 8003c84:	0003      	movs	r3, r0
 8003c86:	0019      	movs	r1, r3
 8003c88:	4b18      	ldr	r3, [pc, #96]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	0a1b      	lsrs	r3, r3, #8
 8003c8e:	227f      	movs	r2, #127	; 0x7f
 8003c90:	4013      	ands	r3, r2
 8003c92:	434b      	muls	r3, r1
 8003c94:	617b      	str	r3, [r7, #20]
        break;
 8003c96:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003c98:	4b14      	ldr	r3, [pc, #80]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	0f5b      	lsrs	r3, r3, #29
 8003c9e:	2207      	movs	r2, #7
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ca6:	6839      	ldr	r1, [r7, #0]
 8003ca8:	6978      	ldr	r0, [r7, #20]
 8003caa:	f7fc fa29 	bl	8000100 <__udivsi3>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	e015      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2238      	movs	r2, #56	; 0x38
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b20      	cmp	r3, #32
 8003cbe:	d103      	bne.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	e00b      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003cc8:	4b08      	ldr	r3, [pc, #32]	; (8003cec <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	2238      	movs	r2, #56	; 0x38
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b18      	cmp	r3, #24
 8003cd2:	d103      	bne.n	8003cdc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003cd4:	23fa      	movs	r3, #250	; 0xfa
 8003cd6:	01db      	lsls	r3, r3, #7
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	e001      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ce0:	693b      	ldr	r3, [r7, #16]
}
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b006      	add	sp, #24
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	00f42400 	.word	0x00f42400
 8003cf4:	007a1200 	.word	0x007a1200

08003cf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003d00:	2313      	movs	r3, #19
 8003d02:	18fb      	adds	r3, r7, r3
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d08:	2312      	movs	r3, #18
 8003d0a:	18fb      	adds	r3, r7, r3
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	029b      	lsls	r3, r3, #10
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d100      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003d1c:	e0a3      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d1e:	2311      	movs	r3, #17
 8003d20:	18fb      	adds	r3, r7, r3
 8003d22:	2200      	movs	r2, #0
 8003d24:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d26:	4b85      	ldr	r3, [pc, #532]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d2a:	2380      	movs	r3, #128	; 0x80
 8003d2c:	055b      	lsls	r3, r3, #21
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d111      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d32:	4b82      	ldr	r3, [pc, #520]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d34:	4a81      	ldr	r2, [pc, #516]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d36:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d38:	2180      	movs	r1, #128	; 0x80
 8003d3a:	0549      	lsls	r1, r1, #21
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d40:	4b7e      	ldr	r3, [pc, #504]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d44:	2380      	movs	r3, #128	; 0x80
 8003d46:	055b      	lsls	r3, r3, #21
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4e:	2311      	movs	r3, #17
 8003d50:	18fb      	adds	r3, r7, r3
 8003d52:	2201      	movs	r2, #1
 8003d54:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d56:	4b7a      	ldr	r3, [pc, #488]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d58:	4a79      	ldr	r2, [pc, #484]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	2180      	movs	r1, #128	; 0x80
 8003d5e:	0049      	lsls	r1, r1, #1
 8003d60:	430a      	orrs	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d64:	f7fd fe3e 	bl	80019e4 <HAL_GetTick>
 8003d68:	0003      	movs	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d6c:	e00b      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6e:	f7fd fe39 	bl	80019e4 <HAL_GetTick>
 8003d72:	0002      	movs	r2, r0
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d904      	bls.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 8003d7c:	2313      	movs	r3, #19
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	2203      	movs	r2, #3
 8003d82:	701a      	strb	r2, [r3, #0]
        break;
 8003d84:	e005      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d86:	4b6e      	ldr	r3, [pc, #440]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	2380      	movs	r3, #128	; 0x80
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d0ed      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8003d92:	2313      	movs	r3, #19
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d153      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d9c:	4b67      	ldr	r3, [pc, #412]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d9e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003da0:	23c0      	movs	r3, #192	; 0xc0
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4013      	ands	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d019      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d014      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003db8:	4b60      	ldr	r3, [pc, #384]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dbc:	4a61      	ldr	r2, [pc, #388]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dc2:	4b5e      	ldr	r3, [pc, #376]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dc4:	4a5d      	ldr	r2, [pc, #372]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dc6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dc8:	2180      	movs	r1, #128	; 0x80
 8003dca:	0249      	lsls	r1, r1, #9
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dd0:	4b5a      	ldr	r3, [pc, #360]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dd2:	4a5a      	ldr	r2, [pc, #360]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dd4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dd6:	495c      	ldr	r1, [pc, #368]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003dd8:	400a      	ands	r2, r1
 8003dda:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ddc:	4b57      	ldr	r3, [pc, #348]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2201      	movs	r2, #1
 8003de6:	4013      	ands	r3, r2
 8003de8:	d016      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dea:	f7fd fdfb 	bl	80019e4 <HAL_GetTick>
 8003dee:	0003      	movs	r3, r0
 8003df0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df2:	e00c      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df4:	f7fd fdf6 	bl	80019e4 <HAL_GetTick>
 8003df8:	0002      	movs	r2, r0
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	4a53      	ldr	r2, [pc, #332]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d904      	bls.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 8003e04:	2313      	movs	r3, #19
 8003e06:	18fb      	adds	r3, r7, r3
 8003e08:	2203      	movs	r2, #3
 8003e0a:	701a      	strb	r2, [r3, #0]
            break;
 8003e0c:	e004      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e0e:	4b4b      	ldr	r3, [pc, #300]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e12:	2202      	movs	r2, #2
 8003e14:	4013      	ands	r3, r2
 8003e16:	d0ed      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 8003e18:	2313      	movs	r3, #19
 8003e1a:	18fb      	adds	r3, r7, r3
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e22:	4a46      	ldr	r2, [pc, #280]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e24:	4b45      	ldr	r3, [pc, #276]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e28:	4946      	ldr	r1, [pc, #280]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003e2a:	4019      	ands	r1, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	430b      	orrs	r3, r1
 8003e32:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003e34:	e00c      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e36:	2312      	movs	r3, #18
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	2213      	movs	r2, #19
 8003e3c:	18ba      	adds	r2, r7, r2
 8003e3e:	7812      	ldrb	r2, [r2, #0]
 8003e40:	701a      	strb	r2, [r3, #0]
 8003e42:	e005      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e44:	2312      	movs	r3, #18
 8003e46:	18fb      	adds	r3, r7, r3
 8003e48:	2213      	movs	r2, #19
 8003e4a:	18ba      	adds	r2, r7, r2
 8003e4c:	7812      	ldrb	r2, [r2, #0]
 8003e4e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e50:	2311      	movs	r3, #17
 8003e52:	18fb      	adds	r3, r7, r3
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d105      	bne.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e5a:	4b38      	ldr	r3, [pc, #224]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e5c:	4a37      	ldr	r2, [pc, #220]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e60:	493b      	ldr	r1, [pc, #236]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e62:	400a      	ands	r2, r1
 8003e64:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	d009      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e70:	4a32      	ldr	r2, [pc, #200]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e72:	4b32      	ldr	r3, [pc, #200]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e76:	2103      	movs	r1, #3
 8003e78:	438b      	bics	r3, r1
 8003e7a:	0019      	movs	r1, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	430b      	orrs	r3, r1
 8003e82:	6553      	str	r3, [r2, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d009      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e8e:	4a2b      	ldr	r2, [pc, #172]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e90:	4b2a      	ldr	r3, [pc, #168]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e94:	210c      	movs	r1, #12
 8003e96:	438b      	bics	r3, r1
 8003e98:	0019      	movs	r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	430b      	orrs	r3, r1
 8003ea0:	6553      	str	r3, [r2, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2240      	movs	r2, #64	; 0x40
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	d008      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eac:	4a23      	ldr	r2, [pc, #140]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003eae:	4b23      	ldr	r3, [pc, #140]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb2:	4928      	ldr	r1, [pc, #160]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003eb4:	4019      	ands	r1, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	430b      	orrs	r3, r1
 8003ebc:	6553      	str	r3, [r2, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	2380      	movs	r3, #128	; 0x80
 8003ec4:	01db      	lsls	r3, r3, #7
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003eca:	4a1c      	ldr	r2, [pc, #112]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ecc:	4b1b      	ldr	r3, [pc, #108]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	0899      	lsrs	r1, r3, #2
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	430b      	orrs	r3, r1
 8003eda:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	2380      	movs	r3, #128	; 0x80
 8003ee2:	05db      	lsls	r3, r3, #23
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d106      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003ee8:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003eea:	4a14      	ldr	r2, [pc, #80]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003eec:	68d2      	ldr	r2, [r2, #12]
 8003eee:	2180      	movs	r1, #128	; 0x80
 8003ef0:	0249      	lsls	r1, r1, #9
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	2380      	movs	r3, #128	; 0x80
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	4013      	ands	r3, r2
 8003f00:	d015      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003f02:	4a0e      	ldr	r2, [pc, #56]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f04:	4b0d      	ldr	r3, [pc, #52]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f08:	4913      	ldr	r1, [pc, #76]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0a:	4019      	ands	r1, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691a      	ldr	r2, [r3, #16]
 8003f18:	2380      	movs	r3, #128	; 0x80
 8003f1a:	01db      	lsls	r3, r3, #7
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x236>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003f20:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f22:	4a06      	ldr	r2, [pc, #24]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f24:	68d2      	ldr	r2, [r2, #12]
 8003f26:	2180      	movs	r1, #128	; 0x80
 8003f28:	0249      	lsls	r1, r1, #9
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 8003f2e:	2312      	movs	r3, #18
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	781b      	ldrb	r3, [r3, #0]
}
 8003f34:	0018      	movs	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	b006      	add	sp, #24
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	40007000 	.word	0x40007000
 8003f44:	fffffcff 	.word	0xfffffcff
 8003f48:	fffeffff 	.word	0xfffeffff
 8003f4c:	00001388 	.word	0x00001388
 8003f50:	efffffff 	.word	0xefffffff
 8003f54:	ffffcfff 	.word	0xffffcfff
 8003f58:	ffff3fff 	.word	0xffff3fff

08003f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e01e      	b.n	8003fac <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	223d      	movs	r2, #61	; 0x3d
 8003f72:	5c9b      	ldrb	r3, [r3, r2]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d107      	bne.n	8003f8a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	223c      	movs	r2, #60	; 0x3c
 8003f7e:	2100      	movs	r1, #0
 8003f80:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	0018      	movs	r0, r3
 8003f86:	f7fd fc57 	bl	8001838 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	223d      	movs	r2, #61	; 0x3d
 8003f8e:	2102      	movs	r1, #2
 8003f90:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	0019      	movs	r1, r3
 8003f9c:	0010      	movs	r0, r2
 8003f9e:	f000 f939 	bl	8004214 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	223d      	movs	r2, #61	; 0x3d
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b002      	add	sp, #8
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	223d      	movs	r2, #61	; 0x3d
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	4a0e      	ldr	r2, [pc, #56]	; (8004004 <HAL_TIM_Base_Start+0x50>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b06      	cmp	r3, #6
 8003fd4:	d00c      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x3c>
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	2380      	movs	r3, #128	; 0x80
 8003fda:	025b      	lsls	r3, r3, #9
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d007      	beq.n	8003ff0 <HAL_TIM_Base_Start+0x3c>
  {
    __HAL_TIM_ENABLE(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	2101      	movs	r1, #1
 8003fec:	430a      	orrs	r2, r1
 8003fee:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	223d      	movs	r2, #61	; 0x3d
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	b004      	add	sp, #16
 8004000:	bd80      	pop	{r7, pc}
 8004002:	46c0      	nop			; (mov r8, r8)
 8004004:	00010007 	.word	0x00010007

08004008 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	223c      	movs	r2, #60	; 0x3c
 8004016:	5c9b      	ldrb	r3, [r3, r2]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_TIM_ConfigClockSource+0x18>
 800401c:	2302      	movs	r3, #2
 800401e:	e0ab      	b.n	8004178 <HAL_TIM_ConfigClockSource+0x170>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	223c      	movs	r2, #60	; 0x3c
 8004024:	2101      	movs	r1, #1
 8004026:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	223d      	movs	r2, #61	; 0x3d
 800402c:	2102      	movs	r1, #2
 800402e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4a51      	ldr	r2, [pc, #324]	; (8004180 <HAL_TIM_ConfigClockSource+0x178>)
 800403c:	4013      	ands	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4a50      	ldr	r2, [pc, #320]	; (8004184 <HAL_TIM_ConfigClockSource+0x17c>)
 8004044:	4013      	ands	r3, r2
 8004046:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d100      	bne.n	800405a <HAL_TIM_ConfigClockSource+0x52>
 8004058:	e06b      	b.n	8004132 <HAL_TIM_ConfigClockSource+0x12a>
 800405a:	d80e      	bhi.n	800407a <HAL_TIM_ConfigClockSource+0x72>
 800405c:	2b10      	cmp	r3, #16
 800405e:	d100      	bne.n	8004062 <HAL_TIM_ConfigClockSource+0x5a>
 8004060:	e077      	b.n	8004152 <HAL_TIM_ConfigClockSource+0x14a>
 8004062:	d803      	bhi.n	800406c <HAL_TIM_ConfigClockSource+0x64>
 8004064:	2b00      	cmp	r3, #0
 8004066:	d100      	bne.n	800406a <HAL_TIM_ConfigClockSource+0x62>
 8004068:	e073      	b.n	8004152 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800406a:	e07c      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800406c:	2b20      	cmp	r3, #32
 800406e:	d100      	bne.n	8004072 <HAL_TIM_ConfigClockSource+0x6a>
 8004070:	e06f      	b.n	8004152 <HAL_TIM_ConfigClockSource+0x14a>
 8004072:	2b30      	cmp	r3, #48	; 0x30
 8004074:	d100      	bne.n	8004078 <HAL_TIM_ConfigClockSource+0x70>
 8004076:	e06c      	b.n	8004152 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8004078:	e075      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800407a:	2b70      	cmp	r3, #112	; 0x70
 800407c:	d00e      	beq.n	800409c <HAL_TIM_ConfigClockSource+0x94>
 800407e:	d804      	bhi.n	800408a <HAL_TIM_ConfigClockSource+0x82>
 8004080:	2b50      	cmp	r3, #80	; 0x50
 8004082:	d036      	beq.n	80040f2 <HAL_TIM_ConfigClockSource+0xea>
 8004084:	2b60      	cmp	r3, #96	; 0x60
 8004086:	d044      	beq.n	8004112 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8004088:	e06d      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800408a:	2280      	movs	r2, #128	; 0x80
 800408c:	0152      	lsls	r2, r2, #5
 800408e:	4293      	cmp	r3, r2
 8004090:	d068      	beq.n	8004164 <HAL_TIM_ConfigClockSource+0x15c>
 8004092:	2280      	movs	r2, #128	; 0x80
 8004094:	0192      	lsls	r2, r2, #6
 8004096:	4293      	cmp	r3, r2
 8004098:	d017      	beq.n	80040ca <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800409a:	e064      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6818      	ldr	r0, [r3, #0]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	6899      	ldr	r1, [r3, #8]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f000 fa2c 	bl	8004508 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2277      	movs	r2, #119	; 0x77
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	609a      	str	r2, [r3, #8]
      break;
 80040c8:	e04d      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	6899      	ldr	r1, [r3, #8]
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	f000 fa15 	bl	8004508 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	6892      	ldr	r2, [r2, #8]
 80040e8:	2180      	movs	r1, #128	; 0x80
 80040ea:	01c9      	lsls	r1, r1, #7
 80040ec:	430a      	orrs	r2, r1
 80040ee:	609a      	str	r2, [r3, #8]
      break;
 80040f0:	e039      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6818      	ldr	r0, [r3, #0]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	6859      	ldr	r1, [r3, #4]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	001a      	movs	r2, r3
 8004100:	f000 f986 	bl	8004410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2150      	movs	r1, #80	; 0x50
 800410a:	0018      	movs	r0, r3
 800410c:	f000 f9e0 	bl	80044d0 <TIM_ITRx_SetConfig>
      break;
 8004110:	e029      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	6859      	ldr	r1, [r3, #4]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	001a      	movs	r2, r3
 8004120:	f000 f9a4 	bl	800446c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2160      	movs	r1, #96	; 0x60
 800412a:	0018      	movs	r0, r3
 800412c:	f000 f9d0 	bl	80044d0 <TIM_ITRx_SetConfig>
      break;
 8004130:	e019      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6859      	ldr	r1, [r3, #4]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	001a      	movs	r2, r3
 8004140:	f000 f966 	bl	8004410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2140      	movs	r1, #64	; 0x40
 800414a:	0018      	movs	r0, r3
 800414c:	f000 f9c0 	bl	80044d0 <TIM_ITRx_SetConfig>
      break;
 8004150:	e009      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	0019      	movs	r1, r3
 800415c:	0010      	movs	r0, r2
 800415e:	f000 f9b7 	bl	80044d0 <TIM_ITRx_SetConfig>
      break;
 8004162:	e000      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004164:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	223d      	movs	r2, #61	; 0x3d
 800416a:	2101      	movs	r1, #1
 800416c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	223c      	movs	r2, #60	; 0x3c
 8004172:	2100      	movs	r1, #0
 8004174:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	0018      	movs	r0, r3
 800417a:	46bd      	mov	sp, r7
 800417c:	b004      	add	sp, #16
 800417e:	bd80      	pop	{r7, pc}
 8004180:	ffceff88 	.word	0xffceff88
 8004184:	ffff00ff 	.word	0xffff00ff

08004188 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	223c      	movs	r2, #60	; 0x3c
 8004196:	5c9b      	ldrb	r3, [r3, r2]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800419c:	2302      	movs	r3, #2
 800419e:	e032      	b.n	8004206 <HAL_TIM_SlaveConfigSynchro+0x7e>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	223c      	movs	r2, #60	; 0x3c
 80041a4:	2101      	movs	r1, #1
 80041a6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	223d      	movs	r2, #61	; 0x3d
 80041ac:	2102      	movs	r1, #2
 80041ae:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	0011      	movs	r1, r2
 80041b6:	0018      	movs	r0, r3
 80041b8:	f000 f8a2 	bl	8004300 <TIM_SlaveTimer_SetConfig>
 80041bc:	1e03      	subs	r3, r0, #0
 80041be:	d009      	beq.n	80041d4 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	223d      	movs	r2, #61	; 0x3d
 80041c4:	2101      	movs	r1, #1
 80041c6:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	223c      	movs	r2, #60	; 0x3c
 80041cc:	2100      	movs	r1, #0
 80041ce:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e018      	b.n	8004206 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6812      	ldr	r2, [r2, #0]
 80041dc:	68d2      	ldr	r2, [r2, #12]
 80041de:	2140      	movs	r1, #64	; 0x40
 80041e0:	438a      	bics	r2, r1
 80041e2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	68d2      	ldr	r2, [r2, #12]
 80041ee:	4908      	ldr	r1, [pc, #32]	; (8004210 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80041f0:	400a      	ands	r2, r1
 80041f2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	223d      	movs	r2, #61	; 0x3d
 80041f8:	2101      	movs	r1, #1
 80041fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	223c      	movs	r2, #60	; 0x3c
 8004200:	2100      	movs	r1, #0
 8004202:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	0018      	movs	r0, r3
 8004208:	46bd      	mov	sp, r7
 800420a:	b002      	add	sp, #8
 800420c:	bd80      	pop	{r7, pc}
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	ffffbfff 	.word	0xffffbfff

08004214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a2f      	ldr	r2, [pc, #188]	; (80042e4 <TIM_Base_SetConfig+0xd0>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d003      	beq.n	8004234 <TIM_Base_SetConfig+0x20>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a2e      	ldr	r2, [pc, #184]	; (80042e8 <TIM_Base_SetConfig+0xd4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d108      	bne.n	8004246 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2270      	movs	r2, #112	; 0x70
 8004238:	4393      	bics	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a26      	ldr	r2, [pc, #152]	; (80042e4 <TIM_Base_SetConfig+0xd0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d013      	beq.n	8004276 <TIM_Base_SetConfig+0x62>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a25      	ldr	r2, [pc, #148]	; (80042e8 <TIM_Base_SetConfig+0xd4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00f      	beq.n	8004276 <TIM_Base_SetConfig+0x62>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a24      	ldr	r2, [pc, #144]	; (80042ec <TIM_Base_SetConfig+0xd8>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00b      	beq.n	8004276 <TIM_Base_SetConfig+0x62>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a23      	ldr	r2, [pc, #140]	; (80042f0 <TIM_Base_SetConfig+0xdc>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d007      	beq.n	8004276 <TIM_Base_SetConfig+0x62>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a22      	ldr	r2, [pc, #136]	; (80042f4 <TIM_Base_SetConfig+0xe0>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d003      	beq.n	8004276 <TIM_Base_SetConfig+0x62>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a21      	ldr	r2, [pc, #132]	; (80042f8 <TIM_Base_SetConfig+0xe4>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d108      	bne.n	8004288 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	4a20      	ldr	r2, [pc, #128]	; (80042fc <TIM_Base_SetConfig+0xe8>)
 800427a:	4013      	ands	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	4313      	orrs	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2280      	movs	r2, #128	; 0x80
 800428c:	4393      	bics	r3, r2
 800428e:	001a      	movs	r2, r3
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a0c      	ldr	r2, [pc, #48]	; (80042e4 <TIM_Base_SetConfig+0xd0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00b      	beq.n	80042ce <TIM_Base_SetConfig+0xba>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a0d      	ldr	r2, [pc, #52]	; (80042f0 <TIM_Base_SetConfig+0xdc>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d007      	beq.n	80042ce <TIM_Base_SetConfig+0xba>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a0c      	ldr	r2, [pc, #48]	; (80042f4 <TIM_Base_SetConfig+0xe0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d003      	beq.n	80042ce <TIM_Base_SetConfig+0xba>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a0b      	ldr	r2, [pc, #44]	; (80042f8 <TIM_Base_SetConfig+0xe4>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d103      	bne.n	80042d6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	691a      	ldr	r2, [r3, #16]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2201      	movs	r2, #1
 80042da:	615a      	str	r2, [r3, #20]
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	46bd      	mov	sp, r7
 80042e0:	b004      	add	sp, #16
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	40012c00 	.word	0x40012c00
 80042e8:	40000400 	.word	0x40000400
 80042ec:	40002000 	.word	0x40002000
 80042f0:	40014000 	.word	0x40014000
 80042f4:	40014400 	.word	0x40014400
 80042f8:	40014800 	.word	0x40014800
 80042fc:	fffffcff 	.word	0xfffffcff

08004300 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	4a3c      	ldr	r2, [pc, #240]	; (8004408 <TIM_SlaveTimer_SetConfig+0x108>)
 8004316:	4013      	ands	r3, r2
 8004318:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	4313      	orrs	r3, r2
 8004322:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	4a39      	ldr	r2, [pc, #228]	; (800440c <TIM_SlaveTimer_SetConfig+0x10c>)
 8004328:	4013      	ands	r3, r2
 800432a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b30      	cmp	r3, #48	; 0x30
 8004344:	d05a      	beq.n	80043fc <TIM_SlaveTimer_SetConfig+0xfc>
 8004346:	d806      	bhi.n	8004356 <TIM_SlaveTimer_SetConfig+0x56>
 8004348:	2b10      	cmp	r3, #16
 800434a:	d057      	beq.n	80043fc <TIM_SlaveTimer_SetConfig+0xfc>
 800434c:	2b20      	cmp	r3, #32
 800434e:	d055      	beq.n	80043fc <TIM_SlaveTimer_SetConfig+0xfc>
 8004350:	2b00      	cmp	r3, #0
 8004352:	d053      	beq.n	80043fc <TIM_SlaveTimer_SetConfig+0xfc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8004354:	e053      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8004356:	2b50      	cmp	r3, #80	; 0x50
 8004358:	d03c      	beq.n	80043d4 <TIM_SlaveTimer_SetConfig+0xd4>
 800435a:	d802      	bhi.n	8004362 <TIM_SlaveTimer_SetConfig+0x62>
 800435c:	2b40      	cmp	r3, #64	; 0x40
 800435e:	d010      	beq.n	8004382 <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8004360:	e04d      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8004362:	2b60      	cmp	r3, #96	; 0x60
 8004364:	d040      	beq.n	80043e8 <TIM_SlaveTimer_SetConfig+0xe8>
 8004366:	2b70      	cmp	r3, #112	; 0x70
 8004368:	d000      	beq.n	800436c <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 800436a:	e048      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	68d9      	ldr	r1, [r3, #12]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f000 f8c4 	bl	8004508 <TIM_ETR_SetConfig>
      break;
 8004380:	e03d      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b05      	cmp	r3, #5
 8004388:	d101      	bne.n	800438e <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e038      	b.n	8004400 <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	6a12      	ldr	r2, [r2, #32]
 80043a0:	2101      	movs	r1, #1
 80043a2:	438a      	bics	r2, r1
 80043a4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	22f0      	movs	r2, #240	; 0xf0
 80043b2:	4393      	bics	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	4313      	orrs	r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	621a      	str	r2, [r3, #32]
      break;
 80043d2:	e014      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6818      	ldr	r0, [r3, #0]
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	6899      	ldr	r1, [r3, #8]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	001a      	movs	r2, r3
 80043e2:	f000 f815 	bl	8004410 <TIM_TI1_ConfigInputStage>
      break;
 80043e6:	e00a      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6818      	ldr	r0, [r3, #0]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	6899      	ldr	r1, [r3, #8]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	001a      	movs	r2, r3
 80043f6:	f000 f839 	bl	800446c <TIM_TI2_ConfigInputStage>
      break;
 80043fa:	e000      	b.n	80043fe <TIM_SlaveTimer_SetConfig+0xfe>
      break;
 80043fc:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	0018      	movs	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	b006      	add	sp, #24
 8004406:	bd80      	pop	{r7, pc}
 8004408:	ffcfff8f 	.word	0xffcfff8f
 800440c:	fffefff8 	.word	0xfffefff8

08004410 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	2201      	movs	r2, #1
 8004428:	4393      	bics	r3, r2
 800442a:	001a      	movs	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	22f0      	movs	r2, #240	; 0xf0
 800443a:	4393      	bics	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	220a      	movs	r2, #10
 800444c:	4393      	bics	r3, r2
 800444e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4313      	orrs	r3, r2
 8004456:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	621a      	str	r2, [r3, #32]
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	46bd      	mov	sp, r7
 8004468:	b006      	add	sp, #24
 800446a:	bd80      	pop	{r7, pc}

0800446c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	2210      	movs	r2, #16
 800447e:	4393      	bics	r3, r2
 8004480:	001a      	movs	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	4a0d      	ldr	r2, [pc, #52]	; (80044cc <TIM_TI2_ConfigInputStage+0x60>)
 8004496:	4013      	ands	r3, r2
 8004498:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	031b      	lsls	r3, r3, #12
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	22a0      	movs	r2, #160	; 0xa0
 80044a8:	4393      	bics	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	621a      	str	r2, [r3, #32]
}
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	46bd      	mov	sp, r7
 80044c6:	b006      	add	sp, #24
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	46c0      	nop			; (mov r8, r8)
 80044cc:	ffff0fff 	.word	0xffff0fff

080044d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a08      	ldr	r2, [pc, #32]	; (8004504 <TIM_ITRx_SetConfig+0x34>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	2207      	movs	r2, #7
 80044f0:	4313      	orrs	r3, r2
 80044f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	609a      	str	r2, [r3, #8]
}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b004      	add	sp, #16
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	ffcfff8f 	.word	0xffcfff8f

08004508 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	4a09      	ldr	r2, [pc, #36]	; (8004544 <TIM_ETR_SetConfig+0x3c>)
 8004520:	4013      	ands	r3, r2
 8004522:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	021a      	lsls	r2, r3, #8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	431a      	orrs	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	609a      	str	r2, [r3, #8]
}
 800453c:	46c0      	nop			; (mov r8, r8)
 800453e:	46bd      	mov	sp, r7
 8004540:	b006      	add	sp, #24
 8004542:	bd80      	pop	{r7, pc}
 8004544:	ffff00ff 	.word	0xffff00ff

08004548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	223c      	movs	r2, #60	; 0x3c
 8004556:	5c9b      	ldrb	r3, [r3, r2]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800455c:	2302      	movs	r3, #2
 800455e:	e040      	b.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	223c      	movs	r2, #60	; 0x3c
 8004564:	2101      	movs	r1, #1
 8004566:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	223d      	movs	r2, #61	; 0x3d
 800456c:	2102      	movs	r1, #2
 800456e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a19      	ldr	r2, [pc, #100]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d108      	bne.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4a18      	ldr	r2, [pc, #96]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800458e:	4013      	ands	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2270      	movs	r2, #112	; 0x70
 80045a0:	4393      	bics	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2280      	movs	r2, #128	; 0x80
 80045b2:	4393      	bics	r3, r2
 80045b4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	223d      	movs	r2, #61	; 0x3d
 80045d4:	2101      	movs	r1, #1
 80045d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	223c      	movs	r2, #60	; 0x3c
 80045dc:	2100      	movs	r1, #0
 80045de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	0018      	movs	r0, r3
 80045e4:	46bd      	mov	sp, r7
 80045e6:	b004      	add	sp, #16
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	46c0      	nop			; (mov r8, r8)
 80045ec:	40012c00 	.word	0x40012c00
 80045f0:	ff0fffff 	.word	0xff0fffff

080045f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	223c      	movs	r2, #60	; 0x3c
 8004606:	5c9b      	ldrb	r3, [r3, r2]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800460c:	2302      	movs	r3, #2
 800460e:	e079      	b.n	8004704 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	223c      	movs	r2, #60	; 0x3c
 8004614:	2101      	movs	r1, #1
 8004616:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	22ff      	movs	r2, #255	; 0xff
 800461c:	4393      	bics	r3, r2
 800461e:	001a      	movs	r2, r3
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4a38      	ldr	r2, [pc, #224]	; (800470c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800462c:	401a      	ands	r2, r3
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	4313      	orrs	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	4a35      	ldr	r2, [pc, #212]	; (8004710 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800463a:	401a      	ands	r2, r3
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4a33      	ldr	r2, [pc, #204]	; (8004714 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004648:	401a      	ands	r2, r3
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4a30      	ldr	r2, [pc, #192]	; (8004718 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004656:	401a      	ands	r2, r3
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a2e      	ldr	r2, [pc, #184]	; (800471c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004664:	401a      	ands	r2, r3
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	4a2b      	ldr	r2, [pc, #172]	; (8004720 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004672:	401a      	ands	r2, r3
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4a29      	ldr	r2, [pc, #164]	; (8004724 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004680:	401a      	ands	r2, r3
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	041b      	lsls	r3, r3, #16
 8004688:	4313      	orrs	r3, r2
 800468a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a25      	ldr	r2, [pc, #148]	; (8004728 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d106      	bne.n	80046a4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4a24      	ldr	r2, [pc, #144]	; (800472c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800469a:	401a      	ands	r2, r3
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a1f      	ldr	r2, [pc, #124]	; (8004728 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d121      	bne.n	80046f2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4a1f      	ldr	r2, [pc, #124]	; (8004730 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80046b2:	401a      	ands	r2, r3
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b8:	051b      	lsls	r3, r3, #20
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4a1c      	ldr	r2, [pc, #112]	; (8004734 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80046c2:	401a      	ands	r2, r3
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	4a1a      	ldr	r2, [pc, #104]	; (8004738 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80046d0:	401a      	ands	r2, r3
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a12      	ldr	r2, [pc, #72]	; (8004728 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d106      	bne.n	80046f2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4a15      	ldr	r2, [pc, #84]	; (800473c <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80046e8:	401a      	ands	r2, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	223c      	movs	r2, #60	; 0x3c
 80046fe:	2100      	movs	r1, #0
 8004700:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	0018      	movs	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	b004      	add	sp, #16
 800470a:	bd80      	pop	{r7, pc}
 800470c:	fffffcff 	.word	0xfffffcff
 8004710:	fffffbff 	.word	0xfffffbff
 8004714:	fffff7ff 	.word	0xfffff7ff
 8004718:	ffffefff 	.word	0xffffefff
 800471c:	ffffdfff 	.word	0xffffdfff
 8004720:	ffffbfff 	.word	0xffffbfff
 8004724:	fff0ffff 	.word	0xfff0ffff
 8004728:	40012c00 	.word	0x40012c00
 800472c:	efffffff 	.word	0xefffffff
 8004730:	ff0fffff 	.word	0xff0fffff
 8004734:	feffffff 	.word	0xfeffffff
 8004738:	fdffffff 	.word	0xfdffffff
 800473c:	dfffffff 	.word	0xdfffffff

08004740 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004740:	480d      	ldr	r0, [pc, #52]	; (8004778 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004742:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004744:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004746:	e003      	b.n	8004750 <LoopCopyDataInit>

08004748 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800474a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800474c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800474e:	3104      	adds	r1, #4

08004750 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004750:	480b      	ldr	r0, [pc, #44]	; (8004780 <LoopForever+0xa>)
  ldr r3, =_edata
 8004752:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <LoopForever+0xe>)
  adds r2, r0, r1
 8004754:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004756:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004758:	d3f6      	bcc.n	8004748 <CopyDataInit>
  ldr r2, =_sbss
 800475a:	4a0b      	ldr	r2, [pc, #44]	; (8004788 <LoopForever+0x12>)
  b LoopFillZerobss
 800475c:	e002      	b.n	8004764 <LoopFillZerobss>

0800475e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800475e:	2300      	movs	r3, #0
  str  r3, [r2]
 8004760:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004762:	3204      	adds	r2, #4

08004764 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8004764:	4b09      	ldr	r3, [pc, #36]	; (800478c <LoopForever+0x16>)
  cmp r2, r3
 8004766:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004768:	d3f9      	bcc.n	800475e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800476a:	f7fd f8b5 	bl	80018d8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800476e:	f000 f811 	bl	8004794 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004772:	f7fc fd5d 	bl	8001230 <main>

08004776 <LoopForever>:

LoopForever:
    b LoopForever
 8004776:	e7fe      	b.n	8004776 <LoopForever>
  ldr   r0, =_estack
 8004778:	20009000 	.word	0x20009000
  ldr r3, =_sidata
 800477c:	08004884 	.word	0x08004884
  ldr r0, =_sdata
 8004780:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004784:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8004788:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 800478c:	20000424 	.word	0x20000424

08004790 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004790:	e7fe      	b.n	8004790 <ADC1_IRQHandler>
	...

08004794 <__libc_init_array>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	2600      	movs	r6, #0
 8004798:	4d0c      	ldr	r5, [pc, #48]	; (80047cc <__libc_init_array+0x38>)
 800479a:	4c0d      	ldr	r4, [pc, #52]	; (80047d0 <__libc_init_array+0x3c>)
 800479c:	1b64      	subs	r4, r4, r5
 800479e:	10a4      	asrs	r4, r4, #2
 80047a0:	42a6      	cmp	r6, r4
 80047a2:	d109      	bne.n	80047b8 <__libc_init_array+0x24>
 80047a4:	2600      	movs	r6, #0
 80047a6:	f000 f821 	bl	80047ec <_init>
 80047aa:	4d0a      	ldr	r5, [pc, #40]	; (80047d4 <__libc_init_array+0x40>)
 80047ac:	4c0a      	ldr	r4, [pc, #40]	; (80047d8 <__libc_init_array+0x44>)
 80047ae:	1b64      	subs	r4, r4, r5
 80047b0:	10a4      	asrs	r4, r4, #2
 80047b2:	42a6      	cmp	r6, r4
 80047b4:	d105      	bne.n	80047c2 <__libc_init_array+0x2e>
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	00b3      	lsls	r3, r6, #2
 80047ba:	58eb      	ldr	r3, [r5, r3]
 80047bc:	4798      	blx	r3
 80047be:	3601      	adds	r6, #1
 80047c0:	e7ee      	b.n	80047a0 <__libc_init_array+0xc>
 80047c2:	00b3      	lsls	r3, r6, #2
 80047c4:	58eb      	ldr	r3, [r5, r3]
 80047c6:	4798      	blx	r3
 80047c8:	3601      	adds	r6, #1
 80047ca:	e7f2      	b.n	80047b2 <__libc_init_array+0x1e>
 80047cc:	0800487c 	.word	0x0800487c
 80047d0:	0800487c 	.word	0x0800487c
 80047d4:	0800487c 	.word	0x0800487c
 80047d8:	08004880 	.word	0x08004880

080047dc <memset>:
 80047dc:	0003      	movs	r3, r0
 80047de:	1882      	adds	r2, r0, r2
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d100      	bne.n	80047e6 <memset+0xa>
 80047e4:	4770      	bx	lr
 80047e6:	7019      	strb	r1, [r3, #0]
 80047e8:	3301      	adds	r3, #1
 80047ea:	e7f9      	b.n	80047e0 <memset+0x4>

080047ec <_init>:
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047f2:	bc08      	pop	{r3}
 80047f4:	469e      	mov	lr, r3
 80047f6:	4770      	bx	lr

080047f8 <_fini>:
 80047f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fa:	46c0      	nop			; (mov r8, r8)
 80047fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047fe:	bc08      	pop	{r3}
 8004800:	469e      	mov	lr, r3
 8004802:	4770      	bx	lr
