module tb_cpu;

    // Define inputs
    reg clk_50Mhz;
    reg rst;
    reg init;

    // Define outputs
    wire h_sync;
    wire v_sync;
    wire vga_clk;
    wire [7:0] red;
    wire [7:0] green;
    wire [7:0] blue;

    // Instantiate the DUT (Design Under Test)
    cpu dut (
        .clk_50Mhz(clk_50Mhz),
        .rst(rst),
        .init(init),
        .h_sync(h_sync),
        .v_sync(v_sync),
        .vga_clk(vga_clk),
        .red(red),
        .green(green),
        .blue(blue)
    );

    // Add clock generation
    reg clk;
    always begin
        #10 clk = ~clk;
    end

    // Add initial values for inputs
    initial begin
        clk_50Mhz = 0;
        rst = 0;
        init = 0;
        #100;  // Wait for some time before starting initialization
        init = 1;
        #100;  // Wait for some time after initialization
        rst = 1;  // Release reset
        #100;  // Wait for some time after releasing reset
        // Add test scenario here
        #1000; // Run the simulation for some time
        $finish; // End the simulation
    end

endmodule
