# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab10.srcs/sources_1/imports/new/RCA.vhd" \
"../../../../Lab10.srcs/sim_1/imports/Lab3.srcs/TB_RCA.vhd" \

# Do not sort compile order
nosort
