
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000043b4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a0  20000000  000043b4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000068  200000a0  00004454  000100a0  2**2
                  ALLOC
  3 .stack        00002000  20000108  000044bc  000100a0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000100a0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100c8  2**0
                  CONTENTS, READONLY
  6 .debug_info   000101cb  00000000  00000000  00010123  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000153c  00000000  00000000  000202ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00001a4d  00000000  00000000  0002182a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000002a8  00000000  00000000  00023277  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000208  00000000  00000000  0002351f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00003327  00000000  00000000  00023727  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006583  00000000  00000000  00026a4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008587a  00000000  00000000  0002cfd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000ee0  00000000  00000000  000b284c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002108 	.word	0x20002108
       4:	00000739 	.word	0x00000739
       8:	00000735 	.word	0x00000735
       c:	00000735 	.word	0x00000735
	...
      2c:	00000735 	.word	0x00000735
	...
      38:	00000735 	.word	0x00000735
      3c:	00000735 	.word	0x00000735
      40:	00000735 	.word	0x00000735
      44:	00000735 	.word	0x00000735
      48:	00000735 	.word	0x00000735
      4c:	00000735 	.word	0x00000735
      50:	00000735 	.word	0x00000735
      54:	00000735 	.word	0x00000735
      58:	00000735 	.word	0x00000735
      5c:	00000735 	.word	0x00000735
      60:	00000735 	.word	0x00000735
      64:	0000019d 	.word	0x0000019d
      68:	000001ad 	.word	0x000001ad
      6c:	000001bd 	.word	0x000001bd
      70:	000001cd 	.word	0x000001cd
      74:	00000735 	.word	0x00000735
      78:	00000735 	.word	0x00000735
      7c:	00000735 	.word	0x00000735
      80:	00000735 	.word	0x00000735
      84:	00000735 	.word	0x00000735
      88:	0000016d 	.word	0x0000016d
      8c:	0000017d 	.word	0x0000017d
      90:	0000018d 	.word	0x0000018d
      94:	00000735 	.word	0x00000735
      98:	00000735 	.word	0x00000735
      9c:	00000735 	.word	0x00000735
      a0:	00000735 	.word	0x00000735
      a4:	00000735 	.word	0x00000735
      a8:	00000735 	.word	0x00000735
      ac:	00000735 	.word	0x00000735

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000a0 	.word	0x200000a0
      d0:	00000000 	.word	0x00000000
      d4:	000043b4 	.word	0x000043b4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	000043b4 	.word	0x000043b4
     104:	200000a4 	.word	0x200000a4
     108:	000043b4 	.word	0x000043b4
     10c:	00000000 	.word	0x00000000

00000110 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     110:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     112:	0080      	lsls	r0, r0, #2
     114:	4b14      	ldr	r3, [pc, #80]	; (168 <_tc_interrupt_handler+0x58>)
     116:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     118:	6822      	ldr	r2, [r4, #0]
     11a:	7b95      	ldrb	r5, [r2, #14]
     11c:	7e23      	ldrb	r3, [r4, #24]
     11e:	401d      	ands	r5, r3
     120:	7e63      	ldrb	r3, [r4, #25]
     122:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     124:	07eb      	lsls	r3, r5, #31
     126:	d505      	bpl.n	134 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     128:	1c20      	adds	r0, r4, #0
     12a:	68a2      	ldr	r2, [r4, #8]
     12c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     12e:	2301      	movs	r3, #1
     130:	6822      	ldr	r2, [r4, #0]
     132:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     134:	07ab      	lsls	r3, r5, #30
     136:	d505      	bpl.n	144 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     138:	1c20      	adds	r0, r4, #0
     13a:	68e2      	ldr	r2, [r4, #12]
     13c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     13e:	2302      	movs	r3, #2
     140:	6822      	ldr	r2, [r4, #0]
     142:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     144:	06eb      	lsls	r3, r5, #27
     146:	d505      	bpl.n	154 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     148:	1c20      	adds	r0, r4, #0
     14a:	6922      	ldr	r2, [r4, #16]
     14c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     14e:	2310      	movs	r3, #16
     150:	6822      	ldr	r2, [r4, #0]
     152:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     154:	06ab      	lsls	r3, r5, #26
     156:	d505      	bpl.n	164 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     158:	1c20      	adds	r0, r4, #0
     15a:	6962      	ldr	r2, [r4, #20]
     15c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     15e:	6823      	ldr	r3, [r4, #0]
     160:	2220      	movs	r2, #32
     162:	739a      	strb	r2, [r3, #14]
	}
}
     164:	bd38      	pop	{r3, r4, r5, pc}
     166:	46c0      	nop			; (mov r8, r8)
     168:	200000f8 	.word	0x200000f8

0000016c <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     16c:	b508      	push	{r3, lr}
     16e:	2000      	movs	r0, #0
     170:	4b01      	ldr	r3, [pc, #4]	; (178 <TC3_Handler+0xc>)
     172:	4798      	blx	r3
     174:	bd08      	pop	{r3, pc}
     176:	46c0      	nop			; (mov r8, r8)
     178:	00000111 	.word	0x00000111

0000017c <TC4_Handler>:
     17c:	b508      	push	{r3, lr}
     17e:	2001      	movs	r0, #1
     180:	4b01      	ldr	r3, [pc, #4]	; (188 <TC4_Handler+0xc>)
     182:	4798      	blx	r3
     184:	bd08      	pop	{r3, pc}
     186:	46c0      	nop			; (mov r8, r8)
     188:	00000111 	.word	0x00000111

0000018c <TC5_Handler>:
     18c:	b508      	push	{r3, lr}
     18e:	2002      	movs	r0, #2
     190:	4b01      	ldr	r3, [pc, #4]	; (198 <TC5_Handler+0xc>)
     192:	4798      	blx	r3
     194:	bd08      	pop	{r3, pc}
     196:	46c0      	nop			; (mov r8, r8)
     198:	00000111 	.word	0x00000111

0000019c <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     19c:	b508      	push	{r3, lr}
     19e:	4b02      	ldr	r3, [pc, #8]	; (1a8 <SERCOM0_Handler+0xc>)
     1a0:	681b      	ldr	r3, [r3, #0]
     1a2:	2000      	movs	r0, #0
     1a4:	4798      	blx	r3
     1a6:	bd08      	pop	{r3, pc}
     1a8:	200000bc 	.word	0x200000bc

000001ac <SERCOM1_Handler>:
     1ac:	b508      	push	{r3, lr}
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <SERCOM1_Handler+0xc>)
     1b0:	685b      	ldr	r3, [r3, #4]
     1b2:	2001      	movs	r0, #1
     1b4:	4798      	blx	r3
     1b6:	bd08      	pop	{r3, pc}
     1b8:	200000bc 	.word	0x200000bc

000001bc <SERCOM2_Handler>:
     1bc:	b508      	push	{r3, lr}
     1be:	4b02      	ldr	r3, [pc, #8]	; (1c8 <SERCOM2_Handler+0xc>)
     1c0:	689b      	ldr	r3, [r3, #8]
     1c2:	2002      	movs	r0, #2
     1c4:	4798      	blx	r3
     1c6:	bd08      	pop	{r3, pc}
     1c8:	200000bc 	.word	0x200000bc

000001cc <SERCOM3_Handler>:
     1cc:	b508      	push	{r3, lr}
     1ce:	4b02      	ldr	r3, [pc, #8]	; (1d8 <SERCOM3_Handler+0xc>)
     1d0:	68db      	ldr	r3, [r3, #12]
     1d2:	2003      	movs	r0, #3
     1d4:	4798      	blx	r3
     1d6:	bd08      	pop	{r3, pc}
     1d8:	200000bc 	.word	0x200000bc

000001dc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     1dc:	4770      	bx	lr
     1de:	46c0      	nop			; (mov r8, r8)

000001e0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1e0:	4b0c      	ldr	r3, [pc, #48]	; (214 <cpu_irq_enter_critical+0x34>)
     1e2:	681b      	ldr	r3, [r3, #0]
     1e4:	2b00      	cmp	r3, #0
     1e6:	d110      	bne.n	20a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1e8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1ec:	2b00      	cmp	r3, #0
     1ee:	d109      	bne.n	204 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     1f0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1f2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1f6:	2200      	movs	r2, #0
     1f8:	4b07      	ldr	r3, [pc, #28]	; (218 <cpu_irq_enter_critical+0x38>)
     1fa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1fc:	2201      	movs	r2, #1
     1fe:	4b07      	ldr	r3, [pc, #28]	; (21c <cpu_irq_enter_critical+0x3c>)
     200:	701a      	strb	r2, [r3, #0]
     202:	e002      	b.n	20a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     204:	2200      	movs	r2, #0
     206:	4b05      	ldr	r3, [pc, #20]	; (21c <cpu_irq_enter_critical+0x3c>)
     208:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     20a:	4b02      	ldr	r3, [pc, #8]	; (214 <cpu_irq_enter_critical+0x34>)
     20c:	681a      	ldr	r2, [r3, #0]
     20e:	3201      	adds	r2, #1
     210:	601a      	str	r2, [r3, #0]
}
     212:	4770      	bx	lr
     214:	200000cc 	.word	0x200000cc
     218:	20000000 	.word	0x20000000
     21c:	200000d0 	.word	0x200000d0

00000220 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     220:	4b08      	ldr	r3, [pc, #32]	; (244 <cpu_irq_leave_critical+0x24>)
     222:	681a      	ldr	r2, [r3, #0]
     224:	3a01      	subs	r2, #1
     226:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     228:	681b      	ldr	r3, [r3, #0]
     22a:	2b00      	cmp	r3, #0
     22c:	d109      	bne.n	242 <cpu_irq_leave_critical+0x22>
     22e:	4b06      	ldr	r3, [pc, #24]	; (248 <cpu_irq_leave_critical+0x28>)
     230:	781b      	ldrb	r3, [r3, #0]
     232:	2b00      	cmp	r3, #0
     234:	d005      	beq.n	242 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     236:	2201      	movs	r2, #1
     238:	4b04      	ldr	r3, [pc, #16]	; (24c <cpu_irq_leave_critical+0x2c>)
     23a:	701a      	strb	r2, [r3, #0]
     23c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     240:	b662      	cpsie	i
	}
}
     242:	4770      	bx	lr
     244:	200000cc 	.word	0x200000cc
     248:	200000d0 	.word	0x200000d0
     24c:	20000000 	.word	0x20000000

00000250 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     250:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     252:	4b0c      	ldr	r3, [pc, #48]	; (284 <system_clock_source_osc8m_set_config+0x34>)
     254:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     256:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     258:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     25a:	7840      	ldrb	r0, [r0, #1]
     25c:	2201      	movs	r2, #1
     25e:	4010      	ands	r0, r2
     260:	0180      	lsls	r0, r0, #6
     262:	2640      	movs	r6, #64	; 0x40
     264:	43b4      	bics	r4, r6
     266:	4304      	orrs	r4, r0
     268:	402a      	ands	r2, r5
     26a:	01d0      	lsls	r0, r2, #7
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	4394      	bics	r4, r2
     270:	1c22      	adds	r2, r4, #0
     272:	4302      	orrs	r2, r0
     274:	2003      	movs	r0, #3
     276:	4001      	ands	r1, r0
     278:	0209      	lsls	r1, r1, #8
     27a:	4803      	ldr	r0, [pc, #12]	; (288 <system_clock_source_osc8m_set_config+0x38>)
     27c:	4002      	ands	r2, r0
     27e:	430a      	orrs	r2, r1
     280:	621a      	str	r2, [r3, #32]
}
     282:	bd70      	pop	{r4, r5, r6, pc}
     284:	40000800 	.word	0x40000800
     288:	fffffcff 	.word	0xfffffcff

0000028c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
     28c:	b5f0      	push	{r4, r5, r6, r7, lr}
     28e:	465f      	mov	r7, fp
     290:	4656      	mov	r6, sl
     292:	464d      	mov	r5, r9
     294:	4644      	mov	r4, r8
     296:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
     298:	4a25      	ldr	r2, [pc, #148]	; (330 <system_clock_source_xosc32k_set_config+0xa4>)
     29a:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
     29c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
     29e:	7803      	ldrb	r3, [r0, #0]
     2a0:	4259      	negs	r1, r3
     2a2:	4159      	adcs	r1, r3
     2a4:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
     2a6:	7883      	ldrb	r3, [r0, #2]
     2a8:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
     2aa:	78c1      	ldrb	r1, [r0, #3]
     2ac:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
     2ae:	7903      	ldrb	r3, [r0, #4]
     2b0:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
     2b2:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
     2b4:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
     2b6:	7b81      	ldrb	r1, [r0, #14]
     2b8:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
     2ba:	6880      	ldr	r0, [r0, #8]
     2bc:	4b1d      	ldr	r3, [pc, #116]	; (334 <system_clock_source_xosc32k_set_config+0xa8>)
     2be:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
     2c0:	2301      	movs	r3, #1
     2c2:	4651      	mov	r1, sl
     2c4:	0088      	lsls	r0, r1, #2
     2c6:	2104      	movs	r1, #4
     2c8:	438c      	bics	r4, r1
     2ca:	4304      	orrs	r4, r0
     2cc:	4648      	mov	r0, r9
     2ce:	4018      	ands	r0, r3
     2d0:	00c0      	lsls	r0, r0, #3
     2d2:	2108      	movs	r1, #8
     2d4:	438c      	bics	r4, r1
     2d6:	4304      	orrs	r4, r0
     2d8:	4640      	mov	r0, r8
     2da:	4018      	ands	r0, r3
     2dc:	0100      	lsls	r0, r0, #4
     2de:	2110      	movs	r1, #16
     2e0:	438c      	bics	r4, r1
     2e2:	4304      	orrs	r4, r0
     2e4:	4660      	mov	r0, ip
     2e6:	4018      	ands	r0, r3
     2e8:	0140      	lsls	r0, r0, #5
     2ea:	2120      	movs	r1, #32
     2ec:	438c      	bics	r4, r1
     2ee:	4304      	orrs	r4, r0
     2f0:	1c18      	adds	r0, r3, #0
     2f2:	4038      	ands	r0, r7
     2f4:	0180      	lsls	r0, r0, #6
     2f6:	2740      	movs	r7, #64	; 0x40
     2f8:	43bc      	bics	r4, r7
     2fa:	4304      	orrs	r4, r0
     2fc:	1c18      	adds	r0, r3, #0
     2fe:	4030      	ands	r0, r6
     300:	01c0      	lsls	r0, r0, #7
     302:	2680      	movs	r6, #128	; 0x80
     304:	43b4      	bics	r4, r6
     306:	4304      	orrs	r4, r0
     308:	2007      	movs	r0, #7
     30a:	4028      	ands	r0, r5
     30c:	0200      	lsls	r0, r0, #8
     30e:	4d0a      	ldr	r5, [pc, #40]	; (338 <system_clock_source_xosc32k_set_config+0xac>)
     310:	402c      	ands	r4, r5
     312:	4304      	orrs	r4, r0
     314:	4659      	mov	r1, fp
     316:	400b      	ands	r3, r1
     318:	0319      	lsls	r1, r3, #12
     31a:	4808      	ldr	r0, [pc, #32]	; (33c <system_clock_source_xosc32k_set_config+0xb0>)
     31c:	1c23      	adds	r3, r4, #0
     31e:	4003      	ands	r3, r0
     320:	430b      	orrs	r3, r1
     322:	8293      	strh	r3, [r2, #20]
}
     324:	bc3c      	pop	{r2, r3, r4, r5}
     326:	4690      	mov	r8, r2
     328:	4699      	mov	r9, r3
     32a:	46a2      	mov	sl, r4
     32c:	46ab      	mov	fp, r5
     32e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     330:	40000800 	.word	0x40000800
     334:	200000d4 	.word	0x200000d4
     338:	fffff8ff 	.word	0xfffff8ff
     33c:	ffffefff 	.word	0xffffefff

00000340 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     340:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     342:	7a02      	ldrb	r2, [r0, #8]
     344:	0692      	lsls	r2, r2, #26
     346:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     348:	8943      	ldrh	r3, [r0, #10]
     34a:	059b      	lsls	r3, r3, #22
     34c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     34e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
     350:	4b15      	ldr	r3, [pc, #84]	; (3a8 <system_clock_source_dfll_set_config+0x68>)
     352:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
     354:	8881      	ldrh	r1, [r0, #4]
     356:	8842      	ldrh	r2, [r0, #2]
     358:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     35a:	79c4      	ldrb	r4, [r0, #7]
     35c:	7982      	ldrb	r2, [r0, #6]
     35e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     360:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     362:	7841      	ldrb	r1, [r0, #1]
     364:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
     366:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
     368:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     36a:	7803      	ldrb	r3, [r0, #0]
     36c:	2b04      	cmp	r3, #4
     36e:	d10f      	bne.n	390 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     370:	7b02      	ldrb	r2, [r0, #12]
     372:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     374:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     376:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     378:	89c3      	ldrh	r3, [r0, #14]
     37a:	041b      	lsls	r3, r3, #16
     37c:	490b      	ldr	r1, [pc, #44]	; (3ac <system_clock_source_dfll_set_config+0x6c>)
     37e:	400b      	ands	r3, r1
     380:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
     382:	4b09      	ldr	r3, [pc, #36]	; (3a8 <system_clock_source_dfll_set_config+0x68>)
     384:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
     386:	6819      	ldr	r1, [r3, #0]
     388:	2204      	movs	r2, #4
     38a:	430a      	orrs	r2, r1
     38c:	601a      	str	r2, [r3, #0]
     38e:	e009      	b.n	3a4 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     390:	2b20      	cmp	r3, #32
     392:	d107      	bne.n	3a4 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     394:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
     396:	4b04      	ldr	r3, [pc, #16]	; (3a8 <system_clock_source_dfll_set_config+0x68>)
     398:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     39a:	6819      	ldr	r1, [r3, #0]
     39c:	2284      	movs	r2, #132	; 0x84
     39e:	00d2      	lsls	r2, r2, #3
     3a0:	430a      	orrs	r2, r1
     3a2:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     3a4:	bd10      	pop	{r4, pc}
     3a6:	46c0      	nop			; (mov r8, r8)
     3a8:	200000d4 	.word	0x200000d4
     3ac:	03ff0000 	.word	0x03ff0000

000003b0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     3b0:	2808      	cmp	r0, #8
     3b2:	d843      	bhi.n	43c <system_clock_source_enable+0x8c>
     3b4:	0080      	lsls	r0, r0, #2
     3b6:	4b22      	ldr	r3, [pc, #136]	; (440 <system_clock_source_enable+0x90>)
     3b8:	581b      	ldr	r3, [r3, r0]
     3ba:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
     3bc:	2000      	movs	r0, #0
     3be:	e03e      	b.n	43e <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     3c0:	4b20      	ldr	r3, [pc, #128]	; (444 <system_clock_source_enable+0x94>)
     3c2:	6a19      	ldr	r1, [r3, #32]
     3c4:	2202      	movs	r2, #2
     3c6:	430a      	orrs	r2, r1
     3c8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
     3ca:	2000      	movs	r0, #0
     3cc:	e037      	b.n	43e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     3ce:	4b1d      	ldr	r3, [pc, #116]	; (444 <system_clock_source_enable+0x94>)
     3d0:	6999      	ldr	r1, [r3, #24]
     3d2:	2202      	movs	r2, #2
     3d4:	430a      	orrs	r2, r1
     3d6:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     3d8:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
     3da:	e030      	b.n	43e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     3dc:	4b19      	ldr	r3, [pc, #100]	; (444 <system_clock_source_enable+0x94>)
     3de:	8a19      	ldrh	r1, [r3, #16]
     3e0:	2202      	movs	r2, #2
     3e2:	430a      	orrs	r2, r1
     3e4:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     3e6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
     3e8:	e029      	b.n	43e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     3ea:	4b16      	ldr	r3, [pc, #88]	; (444 <system_clock_source_enable+0x94>)
     3ec:	8a99      	ldrh	r1, [r3, #20]
     3ee:	2202      	movs	r2, #2
     3f0:	430a      	orrs	r2, r1
     3f2:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     3f4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
     3f6:	e022      	b.n	43e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     3f8:	4b13      	ldr	r3, [pc, #76]	; (448 <system_clock_source_enable+0x98>)
     3fa:	6819      	ldr	r1, [r3, #0]
     3fc:	2202      	movs	r2, #2
     3fe:	430a      	orrs	r2, r1
     400:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
     402:	681a      	ldr	r2, [r3, #0]
     404:	4b11      	ldr	r3, [pc, #68]	; (44c <system_clock_source_enable+0x9c>)
     406:	401a      	ands	r2, r3
     408:	4b0e      	ldr	r3, [pc, #56]	; (444 <system_clock_source_enable+0x94>)
     40a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     40c:	1c19      	adds	r1, r3, #0
     40e:	2210      	movs	r2, #16
     410:	68cb      	ldr	r3, [r1, #12]
     412:	421a      	tst	r2, r3
     414:	d0fc      	beq.n	410 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     416:	4a0c      	ldr	r2, [pc, #48]	; (448 <system_clock_source_enable+0x98>)
     418:	6891      	ldr	r1, [r2, #8]
     41a:	4b0a      	ldr	r3, [pc, #40]	; (444 <system_clock_source_enable+0x94>)
     41c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     41e:	6851      	ldr	r1, [r2, #4]
     420:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     422:	6812      	ldr	r2, [r2, #0]
     424:	b292      	uxth	r2, r2
     426:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     428:	2000      	movs	r0, #0
     42a:	e008      	b.n	43e <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     42c:	4a05      	ldr	r2, [pc, #20]	; (444 <system_clock_source_enable+0x94>)
     42e:	2344      	movs	r3, #68	; 0x44
     430:	5cd0      	ldrb	r0, [r2, r3]
     432:	2102      	movs	r1, #2
     434:	4301      	orrs	r1, r0
     436:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     438:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
     43a:	e000      	b.n	43e <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     43c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
     43e:	4770      	bx	lr
     440:	00004164 	.word	0x00004164
     444:	40000800 	.word	0x40000800
     448:	200000d4 	.word	0x200000d4
     44c:	0000ff7f 	.word	0x0000ff7f

00000450 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     450:	b570      	push	{r4, r5, r6, lr}
     452:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     454:	22c2      	movs	r2, #194	; 0xc2
     456:	00d2      	lsls	r2, r2, #3
     458:	4b3c      	ldr	r3, [pc, #240]	; (54c <system_clock_init+0xfc>)
     45a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     45c:	4a3c      	ldr	r2, [pc, #240]	; (550 <system_clock_init+0x100>)
     45e:	6851      	ldr	r1, [r2, #4]
     460:	231e      	movs	r3, #30
     462:	4399      	bics	r1, r3
     464:	2302      	movs	r3, #2
     466:	4319      	orrs	r1, r3
     468:	6051      	str	r1, [r2, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     46a:	aa01      	add	r2, sp, #4
     46c:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     46e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     470:	4d38      	ldr	r5, [pc, #224]	; (554 <system_clock_init+0x104>)
     472:	b2e0      	uxtb	r0, r4
     474:	a901      	add	r1, sp, #4
     476:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     478:	3401      	adds	r4, #1
     47a:	2c25      	cmp	r4, #37	; 0x25
     47c:	d1f9      	bne.n	472 <system_clock_init+0x22>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
     47e:	a80a      	add	r0, sp, #40	; 0x28
     480:	2300      	movs	r3, #0
     482:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
     484:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
     486:	2280      	movs	r2, #128	; 0x80
     488:	0212      	lsls	r2, r2, #8
     48a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
     48c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
     48e:	2201      	movs	r2, #1
     490:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
     492:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
     494:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
     496:	2206      	movs	r2, #6
     498:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
     49a:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
     49c:	4b2e      	ldr	r3, [pc, #184]	; (558 <system_clock_init+0x108>)
     49e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
     4a0:	2005      	movs	r0, #5
     4a2:	4b2e      	ldr	r3, [pc, #184]	; (55c <system_clock_init+0x10c>)
     4a4:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     4a6:	4929      	ldr	r1, [pc, #164]	; (54c <system_clock_init+0xfc>)
     4a8:	2202      	movs	r2, #2
     4aa:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
     4ac:	421a      	tst	r2, r3
     4ae:	d0fc      	beq.n	4aa <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
     4b0:	4b26      	ldr	r3, [pc, #152]	; (54c <system_clock_init+0xfc>)
     4b2:	8a99      	ldrh	r1, [r3, #20]
     4b4:	2280      	movs	r2, #128	; 0x80
     4b6:	430a      	orrs	r2, r1
     4b8:	829a      	strh	r2, [r3, #20]
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
     4ba:	a805      	add	r0, sp, #20
     4bc:	2300      	movs	r3, #0
     4be:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     4c0:	2400      	movs	r4, #0
     4c2:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     4c4:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     4c6:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     4c8:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
     4ca:	2207      	movs	r2, #7
     4cc:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
     4ce:	233f      	movs	r3, #63	; 0x3f
     4d0:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
     4d2:	2106      	movs	r1, #6
     4d4:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
     4d6:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     4d8:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     4da:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     4dc:	4b20      	ldr	r3, [pc, #128]	; (560 <system_clock_init+0x110>)
     4de:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
     4e0:	a804      	add	r0, sp, #16
     4e2:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     4e4:	2601      	movs	r6, #1
     4e6:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     4e8:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     4ea:	4b1e      	ldr	r3, [pc, #120]	; (564 <system_clock_init+0x114>)
     4ec:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     4ee:	2006      	movs	r0, #6
     4f0:	4d1a      	ldr	r5, [pc, #104]	; (55c <system_clock_init+0x10c>)
     4f2:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     4f4:	4b1c      	ldr	r3, [pc, #112]	; (568 <system_clock_init+0x118>)
     4f6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     4f8:	a901      	add	r1, sp, #4
     4fa:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
     4fc:	704c      	strb	r4, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     4fe:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
     500:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     502:	2305      	movs	r3, #5
     504:	700b      	strb	r3, [r1, #0]
     506:	2001      	movs	r0, #1
     508:	4b18      	ldr	r3, [pc, #96]	; (56c <system_clock_init+0x11c>)
     50a:	4798      	blx	r3
     50c:	2001      	movs	r0, #1
     50e:	4b18      	ldr	r3, [pc, #96]	; (570 <system_clock_init+0x120>)
     510:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     512:	2007      	movs	r0, #7
     514:	47a8      	blx	r5

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     516:	490d      	ldr	r1, [pc, #52]	; (54c <system_clock_init+0xfc>)
     518:	2210      	movs	r2, #16
     51a:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     51c:	421a      	tst	r2, r3
     51e:	d0fc      	beq.n	51a <system_clock_init+0xca>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
     520:	4a14      	ldr	r2, [pc, #80]	; (574 <system_clock_init+0x124>)
     522:	2300      	movs	r3, #0
     524:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
     526:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
     528:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     52a:	a901      	add	r1, sp, #4
     52c:	2201      	movs	r2, #1
     52e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
     530:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     532:	2206      	movs	r2, #6
     534:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
     536:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     538:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     53a:	2000      	movs	r0, #0
     53c:	4b0b      	ldr	r3, [pc, #44]	; (56c <system_clock_init+0x11c>)
     53e:	4798      	blx	r3
     540:	2000      	movs	r0, #0
     542:	4b0b      	ldr	r3, [pc, #44]	; (570 <system_clock_init+0x120>)
     544:	4798      	blx	r3
#endif
}
     546:	b00e      	add	sp, #56	; 0x38
     548:	bd70      	pop	{r4, r5, r6, pc}
     54a:	46c0      	nop			; (mov r8, r8)
     54c:	40000800 	.word	0x40000800
     550:	41004000 	.word	0x41004000
     554:	000006f1 	.word	0x000006f1
     558:	0000028d 	.word	0x0000028d
     55c:	000003b1 	.word	0x000003b1
     560:	00000341 	.word	0x00000341
     564:	00000251 	.word	0x00000251
     568:	00000579 	.word	0x00000579
     56c:	0000059d 	.word	0x0000059d
     570:	00000651 	.word	0x00000651
     574:	40000400 	.word	0x40000400

00000578 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     578:	4b06      	ldr	r3, [pc, #24]	; (594 <system_gclk_init+0x1c>)
     57a:	6999      	ldr	r1, [r3, #24]
     57c:	2208      	movs	r2, #8
     57e:	430a      	orrs	r2, r1
     580:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     582:	2201      	movs	r2, #1
     584:	4b04      	ldr	r3, [pc, #16]	; (598 <system_gclk_init+0x20>)
     586:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     588:	1c19      	adds	r1, r3, #0
     58a:	780b      	ldrb	r3, [r1, #0]
     58c:	4213      	tst	r3, r2
     58e:	d1fc      	bne.n	58a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     590:	4770      	bx	lr
     592:	46c0      	nop			; (mov r8, r8)
     594:	40000400 	.word	0x40000400
     598:	40000c00 	.word	0x40000c00

0000059c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     59e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     5a0:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     5a2:	780d      	ldrb	r5, [r1, #0]
     5a4:	022d      	lsls	r5, r5, #8
     5a6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     5a8:	784b      	ldrb	r3, [r1, #1]
     5aa:	2b00      	cmp	r3, #0
     5ac:	d002      	beq.n	5b4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     5ae:	2380      	movs	r3, #128	; 0x80
     5b0:	02db      	lsls	r3, r3, #11
     5b2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     5b4:	7a4b      	ldrb	r3, [r1, #9]
     5b6:	2b00      	cmp	r3, #0
     5b8:	d002      	beq.n	5c0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     5ba:	2380      	movs	r3, #128	; 0x80
     5bc:	031b      	lsls	r3, r3, #12
     5be:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     5c0:	684c      	ldr	r4, [r1, #4]
     5c2:	2c01      	cmp	r4, #1
     5c4:	d917      	bls.n	5f6 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     5c6:	1e63      	subs	r3, r4, #1
     5c8:	421c      	tst	r4, r3
     5ca:	d10f      	bne.n	5ec <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     5cc:	2c02      	cmp	r4, #2
     5ce:	d906      	bls.n	5de <system_gclk_gen_set_config+0x42>
     5d0:	2302      	movs	r3, #2
     5d2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     5d4:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
     5d6:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     5d8:	429c      	cmp	r4, r3
     5da:	d8fb      	bhi.n	5d4 <system_gclk_gen_set_config+0x38>
     5dc:	e000      	b.n	5e0 <system_gclk_gen_set_config+0x44>
     5de:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     5e0:	0217      	lsls	r7, r2, #8
     5e2:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     5e4:	2380      	movs	r3, #128	; 0x80
     5e6:	035b      	lsls	r3, r3, #13
     5e8:	431d      	orrs	r5, r3
     5ea:	e004      	b.n	5f6 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     5ec:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
     5ee:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     5f0:	2380      	movs	r3, #128	; 0x80
     5f2:	029b      	lsls	r3, r3, #10
     5f4:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     5f6:	7a0b      	ldrb	r3, [r1, #8]
     5f8:	2b00      	cmp	r3, #0
     5fa:	d002      	beq.n	602 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     5fc:	2380      	movs	r3, #128	; 0x80
     5fe:	039b      	lsls	r3, r3, #14
     600:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     602:	4a0f      	ldr	r2, [pc, #60]	; (640 <system_gclk_gen_set_config+0xa4>)
     604:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
     606:	b25b      	sxtb	r3, r3
     608:	2b00      	cmp	r3, #0
     60a:	dbfb      	blt.n	604 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     60c:	4b0d      	ldr	r3, [pc, #52]	; (644 <system_gclk_gen_set_config+0xa8>)
     60e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     610:	4b0d      	ldr	r3, [pc, #52]	; (648 <system_gclk_gen_set_config+0xac>)
     612:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     614:	4a0a      	ldr	r2, [pc, #40]	; (640 <system_gclk_gen_set_config+0xa4>)
     616:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     618:	b25b      	sxtb	r3, r3
     61a:	2b00      	cmp	r3, #0
     61c:	dbfb      	blt.n	616 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     61e:	4b08      	ldr	r3, [pc, #32]	; (640 <system_gclk_gen_set_config+0xa4>)
     620:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     622:	1c1a      	adds	r2, r3, #0
     624:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
     626:	b25b      	sxtb	r3, r3
     628:	2b00      	cmp	r3, #0
     62a:	dbfb      	blt.n	624 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     62c:	4b04      	ldr	r3, [pc, #16]	; (640 <system_gclk_gen_set_config+0xa4>)
     62e:	6859      	ldr	r1, [r3, #4]
     630:	2280      	movs	r2, #128	; 0x80
     632:	0252      	lsls	r2, r2, #9
     634:	400a      	ands	r2, r1
     636:	4315      	orrs	r5, r2
     638:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     63a:	4b04      	ldr	r3, [pc, #16]	; (64c <system_gclk_gen_set_config+0xb0>)
     63c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     63e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     640:	40000c00 	.word	0x40000c00
     644:	000001e1 	.word	0x000001e1
     648:	40000c08 	.word	0x40000c08
     64c:	00000221 	.word	0x00000221

00000650 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     650:	b510      	push	{r4, lr}
     652:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     654:	4a0b      	ldr	r2, [pc, #44]	; (684 <system_gclk_gen_enable+0x34>)
     656:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
     658:	b25b      	sxtb	r3, r3
     65a:	2b00      	cmp	r3, #0
     65c:	dbfb      	blt.n	656 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     65e:	4b0a      	ldr	r3, [pc, #40]	; (688 <system_gclk_gen_enable+0x38>)
     660:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     662:	4b0a      	ldr	r3, [pc, #40]	; (68c <system_gclk_gen_enable+0x3c>)
     664:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     666:	4a07      	ldr	r2, [pc, #28]	; (684 <system_gclk_gen_enable+0x34>)
     668:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
     66a:	b25b      	sxtb	r3, r3
     66c:	2b00      	cmp	r3, #0
     66e:	dbfb      	blt.n	668 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     670:	4b04      	ldr	r3, [pc, #16]	; (684 <system_gclk_gen_enable+0x34>)
     672:	6859      	ldr	r1, [r3, #4]
     674:	2280      	movs	r2, #128	; 0x80
     676:	0252      	lsls	r2, r2, #9
     678:	430a      	orrs	r2, r1
     67a:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     67c:	4b04      	ldr	r3, [pc, #16]	; (690 <system_gclk_gen_enable+0x40>)
     67e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     680:	bd10      	pop	{r4, pc}
     682:	46c0      	nop			; (mov r8, r8)
     684:	40000c00 	.word	0x40000c00
     688:	000001e1 	.word	0x000001e1
     68c:	40000c04 	.word	0x40000c04
     690:	00000221 	.word	0x00000221

00000694 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     694:	b510      	push	{r4, lr}
     696:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     698:	4b0f      	ldr	r3, [pc, #60]	; (6d8 <system_gclk_chan_disable+0x44>)
     69a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     69c:	4b0f      	ldr	r3, [pc, #60]	; (6dc <system_gclk_chan_disable+0x48>)
     69e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     6a0:	4b0f      	ldr	r3, [pc, #60]	; (6e0 <system_gclk_chan_disable+0x4c>)
     6a2:	8858      	ldrh	r0, [r3, #2]
     6a4:	0500      	lsls	r0, r0, #20
     6a6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     6a8:	8859      	ldrh	r1, [r3, #2]
     6aa:	4a0e      	ldr	r2, [pc, #56]	; (6e4 <system_gclk_chan_disable+0x50>)
     6ac:	400a      	ands	r2, r1
     6ae:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     6b0:	8859      	ldrh	r1, [r3, #2]
     6b2:	4a0d      	ldr	r2, [pc, #52]	; (6e8 <system_gclk_chan_disable+0x54>)
     6b4:	400a      	ands	r2, r1
     6b6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     6b8:	1c19      	adds	r1, r3, #0
     6ba:	2280      	movs	r2, #128	; 0x80
     6bc:	01d2      	lsls	r2, r2, #7
     6be:	884b      	ldrh	r3, [r1, #2]
     6c0:	4213      	tst	r3, r2
     6c2:	d1fc      	bne.n	6be <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     6c4:	4b06      	ldr	r3, [pc, #24]	; (6e0 <system_gclk_chan_disable+0x4c>)
     6c6:	0201      	lsls	r1, r0, #8
     6c8:	8858      	ldrh	r0, [r3, #2]
     6ca:	4a06      	ldr	r2, [pc, #24]	; (6e4 <system_gclk_chan_disable+0x50>)
     6cc:	4002      	ands	r2, r0
     6ce:	430a      	orrs	r2, r1
     6d0:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     6d2:	4b06      	ldr	r3, [pc, #24]	; (6ec <system_gclk_chan_disable+0x58>)
     6d4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     6d6:	bd10      	pop	{r4, pc}
     6d8:	000001e1 	.word	0x000001e1
     6dc:	40000c02 	.word	0x40000c02
     6e0:	40000c00 	.word	0x40000c00
     6e4:	fffff0ff 	.word	0xfffff0ff
     6e8:	ffffbfff 	.word	0xffffbfff
     6ec:	00000221 	.word	0x00000221

000006f0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
     6f0:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     6f2:	780c      	ldrb	r4, [r1, #0]
     6f4:	0224      	lsls	r4, r4, #8
     6f6:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
     6f8:	4b02      	ldr	r3, [pc, #8]	; (704 <system_gclk_chan_set_config+0x14>)
     6fa:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     6fc:	b2a4      	uxth	r4, r4
     6fe:	4b02      	ldr	r3, [pc, #8]	; (708 <system_gclk_chan_set_config+0x18>)
     700:	805c      	strh	r4, [r3, #2]
}
     702:	bd10      	pop	{r4, pc}
     704:	00000695 	.word	0x00000695
     708:	40000c00 	.word	0x40000c00

0000070c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
     70c:	4770      	bx	lr
     70e:	46c0      	nop			; (mov r8, r8)

00000710 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
     710:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
     712:	4b04      	ldr	r3, [pc, #16]	; (724 <system_init+0x14>)
     714:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
     716:	4b04      	ldr	r3, [pc, #16]	; (728 <system_init+0x18>)
     718:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
     71a:	4b04      	ldr	r3, [pc, #16]	; (72c <system_init+0x1c>)
     71c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
     71e:	4b04      	ldr	r3, [pc, #16]	; (730 <system_init+0x20>)
     720:	4798      	blx	r3
}
     722:	bd08      	pop	{r3, pc}
     724:	00000451 	.word	0x00000451
     728:	000001dd 	.word	0x000001dd
     72c:	0000070d 	.word	0x0000070d
     730:	0000070d 	.word	0x0000070d

00000734 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     734:	e7fe      	b.n	734 <Dummy_Handler>
     736:	46c0      	nop			; (mov r8, r8)

00000738 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     738:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     73a:	2102      	movs	r1, #2
     73c:	2390      	movs	r3, #144	; 0x90
     73e:	005b      	lsls	r3, r3, #1
     740:	4a28      	ldr	r2, [pc, #160]	; (7e4 <Reset_Handler+0xac>)
     742:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     744:	4b28      	ldr	r3, [pc, #160]	; (7e8 <Reset_Handler+0xb0>)
     746:	78d8      	ldrb	r0, [r3, #3]
     748:	2103      	movs	r1, #3
     74a:	4388      	bics	r0, r1
     74c:	2202      	movs	r2, #2
     74e:	4310      	orrs	r0, r2
     750:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     752:	78dd      	ldrb	r5, [r3, #3]
     754:	240c      	movs	r4, #12
     756:	43a5      	bics	r5, r4
     758:	2008      	movs	r0, #8
     75a:	4305      	orrs	r5, r0
     75c:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     75e:	4b23      	ldr	r3, [pc, #140]	; (7ec <Reset_Handler+0xb4>)
     760:	7b9e      	ldrb	r6, [r3, #14]
     762:	2530      	movs	r5, #48	; 0x30
     764:	43ae      	bics	r6, r5
     766:	2520      	movs	r5, #32
     768:	4335      	orrs	r5, r6
     76a:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     76c:	7b9d      	ldrb	r5, [r3, #14]
     76e:	43a5      	bics	r5, r4
     770:	4328      	orrs	r0, r5
     772:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     774:	7b98      	ldrb	r0, [r3, #14]
     776:	4388      	bics	r0, r1
     778:	4302      	orrs	r2, r0
     77a:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
     77c:	4b1c      	ldr	r3, [pc, #112]	; (7f0 <Reset_Handler+0xb8>)
     77e:	4a1d      	ldr	r2, [pc, #116]	; (7f4 <Reset_Handler+0xbc>)
     780:	429a      	cmp	r2, r3
     782:	d003      	beq.n	78c <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
     784:	4b1c      	ldr	r3, [pc, #112]	; (7f8 <Reset_Handler+0xc0>)
     786:	4a1a      	ldr	r2, [pc, #104]	; (7f0 <Reset_Handler+0xb8>)
     788:	429a      	cmp	r2, r3
     78a:	d304      	bcc.n	796 <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     78c:	4b1b      	ldr	r3, [pc, #108]	; (7fc <Reset_Handler+0xc4>)
     78e:	4a1c      	ldr	r2, [pc, #112]	; (800 <Reset_Handler+0xc8>)
     790:	429a      	cmp	r2, r3
     792:	d310      	bcc.n	7b6 <Reset_Handler+0x7e>
     794:	e01b      	b.n	7ce <Reset_Handler+0x96>
     796:	4b1b      	ldr	r3, [pc, #108]	; (804 <Reset_Handler+0xcc>)
     798:	4817      	ldr	r0, [pc, #92]	; (7f8 <Reset_Handler+0xc0>)
     79a:	3003      	adds	r0, #3
     79c:	1ac0      	subs	r0, r0, r3
     79e:	0880      	lsrs	r0, r0, #2
     7a0:	3001      	adds	r0, #1
     7a2:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     7a4:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
     7a6:	4912      	ldr	r1, [pc, #72]	; (7f0 <Reset_Handler+0xb8>)
     7a8:	4a12      	ldr	r2, [pc, #72]	; (7f4 <Reset_Handler+0xbc>)
     7aa:	58d4      	ldr	r4, [r2, r3]
     7ac:	50cc      	str	r4, [r1, r3]
     7ae:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     7b0:	4283      	cmp	r3, r0
     7b2:	d1fa      	bne.n	7aa <Reset_Handler+0x72>
     7b4:	e7ea      	b.n	78c <Reset_Handler+0x54>
     7b6:	4b12      	ldr	r3, [pc, #72]	; (800 <Reset_Handler+0xc8>)
     7b8:	1d1a      	adds	r2, r3, #4
     7ba:	4910      	ldr	r1, [pc, #64]	; (7fc <Reset_Handler+0xc4>)
     7bc:	3103      	adds	r1, #3
     7be:	1a89      	subs	r1, r1, r2
     7c0:	0889      	lsrs	r1, r1, #2
     7c2:	0089      	lsls	r1, r1, #2
     7c4:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
     7c6:	2100      	movs	r1, #0
     7c8:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     7ca:	4293      	cmp	r3, r2
     7cc:	d1fc      	bne.n	7c8 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     7ce:	4b0e      	ldr	r3, [pc, #56]	; (808 <Reset_Handler+0xd0>)
     7d0:	217f      	movs	r1, #127	; 0x7f
     7d2:	4a0e      	ldr	r2, [pc, #56]	; (80c <Reset_Handler+0xd4>)
     7d4:	438a      	bics	r2, r1
     7d6:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
     7d8:	4b0d      	ldr	r3, [pc, #52]	; (810 <Reset_Handler+0xd8>)
     7da:	4798      	blx	r3

        /* Branch to main function */
        main();
     7dc:	4b0d      	ldr	r3, [pc, #52]	; (814 <Reset_Handler+0xdc>)
     7de:	4798      	blx	r3
     7e0:	e7fe      	b.n	7e0 <Reset_Handler+0xa8>
     7e2:	46c0      	nop			; (mov r8, r8)
     7e4:	41007000 	.word	0x41007000
     7e8:	41005000 	.word	0x41005000
     7ec:	41004800 	.word	0x41004800
     7f0:	20000000 	.word	0x20000000
     7f4:	000043b4 	.word	0x000043b4
     7f8:	200000a0 	.word	0x200000a0
     7fc:	20000108 	.word	0x20000108
     800:	200000a0 	.word	0x200000a0
     804:	20000004 	.word	0x20000004
     808:	e000ed00 	.word	0xe000ed00
     80c:	00000000 	.word	0x00000000
     810:	00000849 	.word	0x00000849
     814:	0000083d 	.word	0x0000083d

00000818 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
     818:	4b06      	ldr	r3, [pc, #24]	; (834 <_sbrk+0x1c>)
     81a:	681b      	ldr	r3, [r3, #0]
     81c:	2b00      	cmp	r3, #0
     81e:	d102      	bne.n	826 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
     820:	4a05      	ldr	r2, [pc, #20]	; (838 <_sbrk+0x20>)
     822:	4b04      	ldr	r3, [pc, #16]	; (834 <_sbrk+0x1c>)
     824:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
     826:	4a03      	ldr	r2, [pc, #12]	; (834 <_sbrk+0x1c>)
     828:	6813      	ldr	r3, [r2, #0]

	heap += incr;
     82a:	1818      	adds	r0, r3, r0
     82c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
     82e:	1c18      	adds	r0, r3, #0
     830:	4770      	bx	lr
     832:	46c0      	nop			; (mov r8, r8)
     834:	200000ec 	.word	0x200000ec
     838:	20002108 	.word	0x20002108

0000083c <main>:
#include "sim808_uart.h"
#include "gprs_transfer_packages.h"


int main (void)
{
     83c:	b508      	push	{r3, lr}
	system_init();
     83e:	4b01      	ldr	r3, [pc, #4]	; (844 <main+0x8>)
     840:	4798      	blx	r3
     842:	e7fe      	b.n	842 <main+0x6>
     844:	00000711 	.word	0x00000711

00000848 <__libc_init_array>:
     848:	b570      	push	{r4, r5, r6, lr}
     84a:	4b0e      	ldr	r3, [pc, #56]	; (884 <__libc_init_array+0x3c>)
     84c:	4d0e      	ldr	r5, [pc, #56]	; (888 <__libc_init_array+0x40>)
     84e:	2400      	movs	r4, #0
     850:	1aed      	subs	r5, r5, r3
     852:	10ad      	asrs	r5, r5, #2
     854:	1c1e      	adds	r6, r3, #0
     856:	42ac      	cmp	r4, r5
     858:	d004      	beq.n	864 <__libc_init_array+0x1c>
     85a:	00a3      	lsls	r3, r4, #2
     85c:	58f3      	ldr	r3, [r6, r3]
     85e:	4798      	blx	r3
     860:	3401      	adds	r4, #1
     862:	e7f8      	b.n	856 <__libc_init_array+0xe>
     864:	f003 fd96 	bl	4394 <_init>
     868:	4b08      	ldr	r3, [pc, #32]	; (88c <__libc_init_array+0x44>)
     86a:	4d09      	ldr	r5, [pc, #36]	; (890 <__libc_init_array+0x48>)
     86c:	2400      	movs	r4, #0
     86e:	1aed      	subs	r5, r5, r3
     870:	10ad      	asrs	r5, r5, #2
     872:	1c1e      	adds	r6, r3, #0
     874:	42ac      	cmp	r4, r5
     876:	d004      	beq.n	882 <__libc_init_array+0x3a>
     878:	00a3      	lsls	r3, r4, #2
     87a:	58f3      	ldr	r3, [r6, r3]
     87c:	4798      	blx	r3
     87e:	3401      	adds	r4, #1
     880:	e7f8      	b.n	874 <__libc_init_array+0x2c>
     882:	bd70      	pop	{r4, r5, r6, pc}
     884:	000043a0 	.word	0x000043a0
     888:	000043a0 	.word	0x000043a0
     88c:	000043a0 	.word	0x000043a0
     890:	000043a4 	.word	0x000043a4

00000894 <memcpy>:
     894:	b510      	push	{r4, lr}
     896:	2300      	movs	r3, #0
     898:	4293      	cmp	r3, r2
     89a:	d003      	beq.n	8a4 <memcpy+0x10>
     89c:	5ccc      	ldrb	r4, [r1, r3]
     89e:	54c4      	strb	r4, [r0, r3]
     8a0:	3301      	adds	r3, #1
     8a2:	e7f9      	b.n	898 <memcpy+0x4>
     8a4:	bd10      	pop	{r4, pc}

000008a6 <memset>:
     8a6:	1c03      	adds	r3, r0, #0
     8a8:	1882      	adds	r2, r0, r2
     8aa:	4293      	cmp	r3, r2
     8ac:	d002      	beq.n	8b4 <memset+0xe>
     8ae:	7019      	strb	r1, [r3, #0]
     8b0:	3301      	adds	r3, #1
     8b2:	e7fa      	b.n	8aa <memset+0x4>
     8b4:	4770      	bx	lr

000008b6 <strlen>:
     8b6:	2300      	movs	r3, #0
     8b8:	5cc2      	ldrb	r2, [r0, r3]
     8ba:	3301      	adds	r3, #1
     8bc:	2a00      	cmp	r2, #0
     8be:	d1fb      	bne.n	8b8 <strlen+0x2>
     8c0:	1e58      	subs	r0, r3, #1
     8c2:	4770      	bx	lr
     8c4:	0000      	movs	r0, r0
	...

000008c8 <__cvt>:
     8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
     8ca:	b08b      	sub	sp, #44	; 0x2c
     8cc:	1c16      	adds	r6, r2, #0
     8ce:	1c1c      	adds	r4, r3, #0
     8d0:	9912      	ldr	r1, [sp, #72]	; 0x48
     8d2:	d504      	bpl.n	8de <__cvt+0x16>
     8d4:	2280      	movs	r2, #128	; 0x80
     8d6:	0612      	lsls	r2, r2, #24
     8d8:	18a4      	adds	r4, r4, r2
     8da:	232d      	movs	r3, #45	; 0x2d
     8dc:	e000      	b.n	8e0 <__cvt+0x18>
     8de:	2300      	movs	r3, #0
     8e0:	9f14      	ldr	r7, [sp, #80]	; 0x50
     8e2:	700b      	strb	r3, [r1, #0]
     8e4:	2320      	movs	r3, #32
     8e6:	439f      	bics	r7, r3
     8e8:	2f46      	cmp	r7, #70	; 0x46
     8ea:	d008      	beq.n	8fe <__cvt+0x36>
     8ec:	1c3a      	adds	r2, r7, #0
     8ee:	3a45      	subs	r2, #69	; 0x45
     8f0:	4251      	negs	r1, r2
     8f2:	414a      	adcs	r2, r1
     8f4:	9910      	ldr	r1, [sp, #64]	; 0x40
     8f6:	2302      	movs	r3, #2
     8f8:	1889      	adds	r1, r1, r2
     8fa:	9110      	str	r1, [sp, #64]	; 0x40
     8fc:	e000      	b.n	900 <__cvt+0x38>
     8fe:	2303      	movs	r3, #3
     900:	9300      	str	r3, [sp, #0]
     902:	9b13      	ldr	r3, [sp, #76]	; 0x4c
     904:	9a10      	ldr	r2, [sp, #64]	; 0x40
     906:	9302      	str	r3, [sp, #8]
     908:	ab08      	add	r3, sp, #32
     90a:	9303      	str	r3, [sp, #12]
     90c:	ab09      	add	r3, sp, #36	; 0x24
     90e:	9201      	str	r2, [sp, #4]
     910:	9304      	str	r3, [sp, #16]
     912:	1c32      	adds	r2, r6, #0
     914:	1c23      	adds	r3, r4, #0
     916:	f000 fba3 	bl	1060 <_dtoa_r>
     91a:	1c05      	adds	r5, r0, #0
     91c:	2f47      	cmp	r7, #71	; 0x47
     91e:	d102      	bne.n	926 <__cvt+0x5e>
     920:	9911      	ldr	r1, [sp, #68]	; 0x44
     922:	07c9      	lsls	r1, r1, #31
     924:	d52c      	bpl.n	980 <__cvt+0xb8>
     926:	9910      	ldr	r1, [sp, #64]	; 0x40
     928:	1869      	adds	r1, r5, r1
     92a:	9107      	str	r1, [sp, #28]
     92c:	2f46      	cmp	r7, #70	; 0x46
     92e:	d114      	bne.n	95a <__cvt+0x92>
     930:	782b      	ldrb	r3, [r5, #0]
     932:	2b30      	cmp	r3, #48	; 0x30
     934:	d10c      	bne.n	950 <__cvt+0x88>
     936:	1c30      	adds	r0, r6, #0
     938:	1c21      	adds	r1, r4, #0
     93a:	4b16      	ldr	r3, [pc, #88]	; (994 <__cvt+0xcc>)
     93c:	4a14      	ldr	r2, [pc, #80]	; (990 <__cvt+0xc8>)
     93e:	f001 fdcf 	bl	24e0 <__aeabi_dcmpeq>
     942:	2800      	cmp	r0, #0
     944:	d104      	bne.n	950 <__cvt+0x88>
     946:	9a10      	ldr	r2, [sp, #64]	; 0x40
     948:	2301      	movs	r3, #1
     94a:	9913      	ldr	r1, [sp, #76]	; 0x4c
     94c:	1a9b      	subs	r3, r3, r2
     94e:	600b      	str	r3, [r1, #0]
     950:	9a13      	ldr	r2, [sp, #76]	; 0x4c
     952:	9907      	ldr	r1, [sp, #28]
     954:	6813      	ldr	r3, [r2, #0]
     956:	18c9      	adds	r1, r1, r3
     958:	9107      	str	r1, [sp, #28]
     95a:	1c30      	adds	r0, r6, #0
     95c:	1c21      	adds	r1, r4, #0
     95e:	4b0d      	ldr	r3, [pc, #52]	; (994 <__cvt+0xcc>)
     960:	4a0b      	ldr	r2, [pc, #44]	; (990 <__cvt+0xc8>)
     962:	f001 fdbd 	bl	24e0 <__aeabi_dcmpeq>
     966:	2800      	cmp	r0, #0
     968:	d001      	beq.n	96e <__cvt+0xa6>
     96a:	9a07      	ldr	r2, [sp, #28]
     96c:	9209      	str	r2, [sp, #36]	; 0x24
     96e:	9b09      	ldr	r3, [sp, #36]	; 0x24
     970:	9907      	ldr	r1, [sp, #28]
     972:	428b      	cmp	r3, r1
     974:	d204      	bcs.n	980 <__cvt+0xb8>
     976:	1c5a      	adds	r2, r3, #1
     978:	9209      	str	r2, [sp, #36]	; 0x24
     97a:	2230      	movs	r2, #48	; 0x30
     97c:	701a      	strb	r2, [r3, #0]
     97e:	e7f6      	b.n	96e <__cvt+0xa6>
     980:	9b09      	ldr	r3, [sp, #36]	; 0x24
     982:	1c28      	adds	r0, r5, #0
     984:	1b5a      	subs	r2, r3, r5
     986:	9b15      	ldr	r3, [sp, #84]	; 0x54
     988:	601a      	str	r2, [r3, #0]
     98a:	b00b      	add	sp, #44	; 0x2c
     98c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     98e:	46c0      	nop			; (mov r8, r8)
	...

00000998 <__exponent>:
     998:	b5f0      	push	{r4, r5, r6, r7, lr}
     99a:	232b      	movs	r3, #43	; 0x2b
     99c:	b085      	sub	sp, #20
     99e:	1c05      	adds	r5, r0, #0
     9a0:	1c0c      	adds	r4, r1, #0
     9a2:	7002      	strb	r2, [r0, #0]
     9a4:	1c86      	adds	r6, r0, #2
     9a6:	2900      	cmp	r1, #0
     9a8:	da01      	bge.n	9ae <__exponent+0x16>
     9aa:	424c      	negs	r4, r1
     9ac:	232d      	movs	r3, #45	; 0x2d
     9ae:	706b      	strb	r3, [r5, #1]
     9b0:	2c09      	cmp	r4, #9
     9b2:	dd1e      	ble.n	9f2 <__exponent+0x5a>
     9b4:	466f      	mov	r7, sp
     9b6:	370e      	adds	r7, #14
     9b8:	1c20      	adds	r0, r4, #0
     9ba:	210a      	movs	r1, #10
     9bc:	9701      	str	r7, [sp, #4]
     9be:	f001 fd73 	bl	24a8 <__aeabi_idivmod>
     9c2:	3130      	adds	r1, #48	; 0x30
     9c4:	7039      	strb	r1, [r7, #0]
     9c6:	1c20      	adds	r0, r4, #0
     9c8:	210a      	movs	r1, #10
     9ca:	f001 fd17 	bl	23fc <__aeabi_idiv>
     9ce:	3f01      	subs	r7, #1
     9d0:	1e04      	subs	r4, r0, #0
     9d2:	2c09      	cmp	r4, #9
     9d4:	dcf0      	bgt.n	9b8 <__exponent+0x20>
     9d6:	9b01      	ldr	r3, [sp, #4]
     9d8:	3430      	adds	r4, #48	; 0x30
     9da:	3b01      	subs	r3, #1
     9dc:	701c      	strb	r4, [r3, #0]
     9de:	466a      	mov	r2, sp
     9e0:	320f      	adds	r2, #15
     9e2:	1c30      	adds	r0, r6, #0
     9e4:	4293      	cmp	r3, r2
     9e6:	d209      	bcs.n	9fc <__exponent+0x64>
     9e8:	781a      	ldrb	r2, [r3, #0]
     9ea:	3301      	adds	r3, #1
     9ec:	7032      	strb	r2, [r6, #0]
     9ee:	3601      	adds	r6, #1
     9f0:	e7f5      	b.n	9de <__exponent+0x46>
     9f2:	2330      	movs	r3, #48	; 0x30
     9f4:	18e4      	adds	r4, r4, r3
     9f6:	7033      	strb	r3, [r6, #0]
     9f8:	1cb0      	adds	r0, r6, #2
     9fa:	7074      	strb	r4, [r6, #1]
     9fc:	1b40      	subs	r0, r0, r5
     9fe:	b005      	add	sp, #20
     a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a02:	0000      	movs	r0, r0
     a04:	0000      	movs	r0, r0
	...

00000a08 <_printf_float>:
     a08:	b5f0      	push	{r4, r5, r6, r7, lr}
     a0a:	b093      	sub	sp, #76	; 0x4c
     a0c:	1c0c      	adds	r4, r1, #0
     a0e:	920a      	str	r2, [sp, #40]	; 0x28
     a10:	930b      	str	r3, [sp, #44]	; 0x2c
     a12:	9e18      	ldr	r6, [sp, #96]	; 0x60
     a14:	1c05      	adds	r5, r0, #0
     a16:	f001 f8ff 	bl	1c18 <_localeconv_r>
     a1a:	6800      	ldr	r0, [r0, #0]
     a1c:	900c      	str	r0, [sp, #48]	; 0x30
     a1e:	f7ff ff4a 	bl	8b6 <strlen>
     a22:	2300      	movs	r3, #0
     a24:	9310      	str	r3, [sp, #64]	; 0x40
     a26:	6833      	ldr	r3, [r6, #0]
     a28:	2207      	movs	r2, #7
     a2a:	3307      	adds	r3, #7
     a2c:	4393      	bics	r3, r2
     a2e:	1c1a      	adds	r2, r3, #0
     a30:	3208      	adds	r2, #8
     a32:	900d      	str	r0, [sp, #52]	; 0x34
     a34:	7e27      	ldrb	r7, [r4, #24]
     a36:	6818      	ldr	r0, [r3, #0]
     a38:	6859      	ldr	r1, [r3, #4]
     a3a:	6032      	str	r2, [r6, #0]
     a3c:	64a0      	str	r0, [r4, #72]	; 0x48
     a3e:	64e1      	str	r1, [r4, #76]	; 0x4c
     a40:	f001 fc48 	bl	22d4 <__fpclassifyd>
     a44:	2801      	cmp	r0, #1
     a46:	d119      	bne.n	a7c <_printf_float+0x74>
     a48:	6ca0      	ldr	r0, [r4, #72]	; 0x48
     a4a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
     a4c:	4bb9      	ldr	r3, [pc, #740]	; (d34 <_printf_float+0x32c>)
     a4e:	4ab8      	ldr	r2, [pc, #736]	; (d30 <_printf_float+0x328>)
     a50:	f001 fd4c 	bl	24ec <__aeabi_dcmplt>
     a54:	2800      	cmp	r0, #0
     a56:	d003      	beq.n	a60 <_printf_float+0x58>
     a58:	1c23      	adds	r3, r4, #0
     a5a:	222d      	movs	r2, #45	; 0x2d
     a5c:	3343      	adds	r3, #67	; 0x43
     a5e:	701a      	strb	r2, [r3, #0]
     a60:	2f47      	cmp	r7, #71	; 0x47
     a62:	d801      	bhi.n	a68 <_printf_float+0x60>
     a64:	4eb4      	ldr	r6, [pc, #720]	; (d38 <_printf_float+0x330>)
     a66:	e000      	b.n	a6a <_printf_float+0x62>
     a68:	4eb4      	ldr	r6, [pc, #720]	; (d3c <_printf_float+0x334>)
     a6a:	2303      	movs	r3, #3
     a6c:	6820      	ldr	r0, [r4, #0]
     a6e:	6123      	str	r3, [r4, #16]
     a70:	2304      	movs	r3, #4
     a72:	4398      	bics	r0, r3
     a74:	2100      	movs	r1, #0
     a76:	6020      	str	r0, [r4, #0]
     a78:	9109      	str	r1, [sp, #36]	; 0x24
     a7a:	e091      	b.n	ba0 <_printf_float+0x198>
     a7c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
     a7e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
     a80:	f001 fc28 	bl	22d4 <__fpclassifyd>
     a84:	6823      	ldr	r3, [r4, #0]
     a86:	2800      	cmp	r0, #0
     a88:	d10c      	bne.n	aa4 <_printf_float+0x9c>
     a8a:	2f47      	cmp	r7, #71	; 0x47
     a8c:	d801      	bhi.n	a92 <_printf_float+0x8a>
     a8e:	4eac      	ldr	r6, [pc, #688]	; (d40 <_printf_float+0x338>)
     a90:	e000      	b.n	a94 <_printf_float+0x8c>
     a92:	4eac      	ldr	r6, [pc, #688]	; (d44 <_printf_float+0x33c>)
     a94:	2203      	movs	r2, #3
     a96:	6122      	str	r2, [r4, #16]
     a98:	2204      	movs	r2, #4
     a9a:	4393      	bics	r3, r2
     a9c:	2200      	movs	r2, #0
     a9e:	6023      	str	r3, [r4, #0]
     aa0:	9209      	str	r2, [sp, #36]	; 0x24
     aa2:	e07d      	b.n	ba0 <_printf_float+0x198>
     aa4:	6862      	ldr	r2, [r4, #4]
     aa6:	1c56      	adds	r6, r2, #1
     aa8:	d101      	bne.n	aae <_printf_float+0xa6>
     aaa:	2206      	movs	r2, #6
     aac:	e007      	b.n	abe <_printf_float+0xb6>
     aae:	2120      	movs	r1, #32
     ab0:	1c38      	adds	r0, r7, #0
     ab2:	4388      	bics	r0, r1
     ab4:	2847      	cmp	r0, #71	; 0x47
     ab6:	d103      	bne.n	ac0 <_printf_float+0xb8>
     ab8:	2a00      	cmp	r2, #0
     aba:	d101      	bne.n	ac0 <_printf_float+0xb8>
     abc:	2201      	movs	r2, #1
     abe:	6062      	str	r2, [r4, #4]
     ac0:	2280      	movs	r2, #128	; 0x80
     ac2:	00d2      	lsls	r2, r2, #3
     ac4:	4313      	orrs	r3, r2
     ac6:	6023      	str	r3, [r4, #0]
     ac8:	9301      	str	r3, [sp, #4]
     aca:	466b      	mov	r3, sp
     acc:	333b      	adds	r3, #59	; 0x3b
     ace:	9302      	str	r3, [sp, #8]
     ad0:	ab0f      	add	r3, sp, #60	; 0x3c
     ad2:	6861      	ldr	r1, [r4, #4]
     ad4:	9303      	str	r3, [sp, #12]
     ad6:	ab10      	add	r3, sp, #64	; 0x40
     ad8:	9305      	str	r3, [sp, #20]
     ada:	2300      	movs	r3, #0
     adc:	9100      	str	r1, [sp, #0]
     ade:	9306      	str	r3, [sp, #24]
     ae0:	9704      	str	r7, [sp, #16]
     ae2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
     ae4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
     ae6:	1c28      	adds	r0, r5, #0
     ae8:	f7ff feee 	bl	8c8 <__cvt>
     aec:	2320      	movs	r3, #32
     aee:	1c3a      	adds	r2, r7, #0
     af0:	1c06      	adds	r6, r0, #0
     af2:	439a      	bics	r2, r3
     af4:	990f      	ldr	r1, [sp, #60]	; 0x3c
     af6:	2a47      	cmp	r2, #71	; 0x47
     af8:	d107      	bne.n	b0a <_printf_float+0x102>
     afa:	1ccb      	adds	r3, r1, #3
     afc:	db02      	blt.n	b04 <_printf_float+0xfc>
     afe:	6860      	ldr	r0, [r4, #4]
     b00:	4281      	cmp	r1, r0
     b02:	dd2e      	ble.n	b62 <_printf_float+0x15a>
     b04:	3f02      	subs	r7, #2
     b06:	b2ff      	uxtb	r7, r7
     b08:	e001      	b.n	b0e <_printf_float+0x106>
     b0a:	2f65      	cmp	r7, #101	; 0x65
     b0c:	d812      	bhi.n	b34 <_printf_float+0x12c>
     b0e:	1c20      	adds	r0, r4, #0
     b10:	3901      	subs	r1, #1
     b12:	1c3a      	adds	r2, r7, #0
     b14:	3050      	adds	r0, #80	; 0x50
     b16:	910f      	str	r1, [sp, #60]	; 0x3c
     b18:	f7ff ff3e 	bl	998 <__exponent>
     b1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
     b1e:	9009      	str	r0, [sp, #36]	; 0x24
     b20:	18c2      	adds	r2, r0, r3
     b22:	6122      	str	r2, [r4, #16]
     b24:	2b01      	cmp	r3, #1
     b26:	dc02      	bgt.n	b2e <_printf_float+0x126>
     b28:	6821      	ldr	r1, [r4, #0]
     b2a:	07c9      	lsls	r1, r1, #31
     b2c:	d52f      	bpl.n	b8e <_printf_float+0x186>
     b2e:	3201      	adds	r2, #1
     b30:	6122      	str	r2, [r4, #16]
     b32:	e02c      	b.n	b8e <_printf_float+0x186>
     b34:	2f66      	cmp	r7, #102	; 0x66
     b36:	d115      	bne.n	b64 <_printf_float+0x15c>
     b38:	6863      	ldr	r3, [r4, #4]
     b3a:	2900      	cmp	r1, #0
     b3c:	dd08      	ble.n	b50 <_printf_float+0x148>
     b3e:	6121      	str	r1, [r4, #16]
     b40:	2b00      	cmp	r3, #0
     b42:	d102      	bne.n	b4a <_printf_float+0x142>
     b44:	6822      	ldr	r2, [r4, #0]
     b46:	07d2      	lsls	r2, r2, #31
     b48:	d51d      	bpl.n	b86 <_printf_float+0x17e>
     b4a:	3301      	adds	r3, #1
     b4c:	18c9      	adds	r1, r1, r3
     b4e:	e011      	b.n	b74 <_printf_float+0x16c>
     b50:	2b00      	cmp	r3, #0
     b52:	d103      	bne.n	b5c <_printf_float+0x154>
     b54:	6820      	ldr	r0, [r4, #0]
     b56:	2201      	movs	r2, #1
     b58:	4210      	tst	r0, r2
     b5a:	d000      	beq.n	b5e <_printf_float+0x156>
     b5c:	1c9a      	adds	r2, r3, #2
     b5e:	6122      	str	r2, [r4, #16]
     b60:	e011      	b.n	b86 <_printf_float+0x17e>
     b62:	2767      	movs	r7, #103	; 0x67
     b64:	9a10      	ldr	r2, [sp, #64]	; 0x40
     b66:	4291      	cmp	r1, r2
     b68:	db06      	blt.n	b78 <_printf_float+0x170>
     b6a:	6822      	ldr	r2, [r4, #0]
     b6c:	6121      	str	r1, [r4, #16]
     b6e:	07d2      	lsls	r2, r2, #31
     b70:	d509      	bpl.n	b86 <_printf_float+0x17e>
     b72:	3101      	adds	r1, #1
     b74:	6121      	str	r1, [r4, #16]
     b76:	e006      	b.n	b86 <_printf_float+0x17e>
     b78:	2301      	movs	r3, #1
     b7a:	2900      	cmp	r1, #0
     b7c:	dc01      	bgt.n	b82 <_printf_float+0x17a>
     b7e:	2302      	movs	r3, #2
     b80:	1a5b      	subs	r3, r3, r1
     b82:	18d3      	adds	r3, r2, r3
     b84:	6123      	str	r3, [r4, #16]
     b86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
     b88:	2000      	movs	r0, #0
     b8a:	65a3      	str	r3, [r4, #88]	; 0x58
     b8c:	9009      	str	r0, [sp, #36]	; 0x24
     b8e:	466b      	mov	r3, sp
     b90:	333b      	adds	r3, #59	; 0x3b
     b92:	781b      	ldrb	r3, [r3, #0]
     b94:	2b00      	cmp	r3, #0
     b96:	d003      	beq.n	ba0 <_printf_float+0x198>
     b98:	1c23      	adds	r3, r4, #0
     b9a:	222d      	movs	r2, #45	; 0x2d
     b9c:	3343      	adds	r3, #67	; 0x43
     b9e:	701a      	strb	r2, [r3, #0]
     ba0:	990b      	ldr	r1, [sp, #44]	; 0x2c
     ba2:	1c28      	adds	r0, r5, #0
     ba4:	9100      	str	r1, [sp, #0]
     ba6:	aa11      	add	r2, sp, #68	; 0x44
     ba8:	1c21      	adds	r1, r4, #0
     baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     bac:	f000 f958 	bl	e60 <_printf_common>
     bb0:	3001      	adds	r0, #1
     bb2:	d102      	bne.n	bba <_printf_float+0x1b2>
     bb4:	2001      	movs	r0, #1
     bb6:	4240      	negs	r0, r0
     bb8:	e14c      	b.n	e54 <_printf_float+0x44c>
     bba:	6822      	ldr	r2, [r4, #0]
     bbc:	0553      	lsls	r3, r2, #21
     bbe:	d404      	bmi.n	bca <_printf_float+0x1c2>
     bc0:	1c28      	adds	r0, r5, #0
     bc2:	990a      	ldr	r1, [sp, #40]	; 0x28
     bc4:	1c32      	adds	r2, r6, #0
     bc6:	6923      	ldr	r3, [r4, #16]
     bc8:	e067      	b.n	c9a <_printf_float+0x292>
     bca:	2f65      	cmp	r7, #101	; 0x65
     bcc:	d800      	bhi.n	bd0 <_printf_float+0x1c8>
     bce:	e0e0      	b.n	d92 <_printf_float+0x38a>
     bd0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
     bd2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
     bd4:	4b57      	ldr	r3, [pc, #348]	; (d34 <_printf_float+0x32c>)
     bd6:	4a56      	ldr	r2, [pc, #344]	; (d30 <_printf_float+0x328>)
     bd8:	f001 fc82 	bl	24e0 <__aeabi_dcmpeq>
     bdc:	2800      	cmp	r0, #0
     bde:	d02b      	beq.n	c38 <_printf_float+0x230>
     be0:	1c28      	adds	r0, r5, #0
     be2:	990a      	ldr	r1, [sp, #40]	; 0x28
     be4:	4a58      	ldr	r2, [pc, #352]	; (d48 <_printf_float+0x340>)
     be6:	2301      	movs	r3, #1
     be8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
     bea:	47b0      	blx	r6
     bec:	3001      	adds	r0, #1
     bee:	d0e1      	beq.n	bb4 <_printf_float+0x1ac>
     bf0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
     bf2:	9810      	ldr	r0, [sp, #64]	; 0x40
     bf4:	4287      	cmp	r7, r0
     bf6:	db07      	blt.n	c08 <_printf_float+0x200>
     bf8:	6821      	ldr	r1, [r4, #0]
     bfa:	07c9      	lsls	r1, r1, #31
     bfc:	d404      	bmi.n	c08 <_printf_float+0x200>
     bfe:	6827      	ldr	r7, [r4, #0]
     c00:	07bf      	lsls	r7, r7, #30
     c02:	d500      	bpl.n	c06 <_printf_float+0x1fe>
     c04:	e10e      	b.n	e24 <_printf_float+0x41c>
     c06:	e113      	b.n	e30 <_printf_float+0x428>
     c08:	1c28      	adds	r0, r5, #0
     c0a:	990a      	ldr	r1, [sp, #40]	; 0x28
     c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     c10:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
     c12:	47b0      	blx	r6
     c14:	3001      	adds	r0, #1
     c16:	d0cd      	beq.n	bb4 <_printf_float+0x1ac>
     c18:	2600      	movs	r6, #0
     c1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
     c1c:	3b01      	subs	r3, #1
     c1e:	429e      	cmp	r6, r3
     c20:	daed      	bge.n	bfe <_printf_float+0x1f6>
     c22:	1c22      	adds	r2, r4, #0
     c24:	1c28      	adds	r0, r5, #0
     c26:	990a      	ldr	r1, [sp, #40]	; 0x28
     c28:	321a      	adds	r2, #26
     c2a:	2301      	movs	r3, #1
     c2c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     c2e:	47b8      	blx	r7
     c30:	3001      	adds	r0, #1
     c32:	d0bf      	beq.n	bb4 <_printf_float+0x1ac>
     c34:	3601      	adds	r6, #1
     c36:	e7f0      	b.n	c1a <_printf_float+0x212>
     c38:	980f      	ldr	r0, [sp, #60]	; 0x3c
     c3a:	2800      	cmp	r0, #0
     c3c:	dc30      	bgt.n	ca0 <_printf_float+0x298>
     c3e:	1c28      	adds	r0, r5, #0
     c40:	990a      	ldr	r1, [sp, #40]	; 0x28
     c42:	4a41      	ldr	r2, [pc, #260]	; (d48 <_printf_float+0x340>)
     c44:	2301      	movs	r3, #1
     c46:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     c48:	47b8      	blx	r7
     c4a:	3001      	adds	r0, #1
     c4c:	d0b2      	beq.n	bb4 <_printf_float+0x1ac>
     c4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
     c50:	2800      	cmp	r0, #0
     c52:	d105      	bne.n	c60 <_printf_float+0x258>
     c54:	9910      	ldr	r1, [sp, #64]	; 0x40
     c56:	2900      	cmp	r1, #0
     c58:	d102      	bne.n	c60 <_printf_float+0x258>
     c5a:	6822      	ldr	r2, [r4, #0]
     c5c:	07d2      	lsls	r2, r2, #31
     c5e:	d5ce      	bpl.n	bfe <_printf_float+0x1f6>
     c60:	1c28      	adds	r0, r5, #0
     c62:	990a      	ldr	r1, [sp, #40]	; 0x28
     c64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     c66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     c68:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     c6a:	47b8      	blx	r7
     c6c:	3001      	adds	r0, #1
     c6e:	d0a1      	beq.n	bb4 <_printf_float+0x1ac>
     c70:	2700      	movs	r7, #0
     c72:	980f      	ldr	r0, [sp, #60]	; 0x3c
     c74:	9709      	str	r7, [sp, #36]	; 0x24
     c76:	9f09      	ldr	r7, [sp, #36]	; 0x24
     c78:	4243      	negs	r3, r0
     c7a:	990a      	ldr	r1, [sp, #40]	; 0x28
     c7c:	1c28      	adds	r0, r5, #0
     c7e:	429f      	cmp	r7, r3
     c80:	da09      	bge.n	c96 <_printf_float+0x28e>
     c82:	1c22      	adds	r2, r4, #0
     c84:	321a      	adds	r2, #26
     c86:	2301      	movs	r3, #1
     c88:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     c8a:	47b8      	blx	r7
     c8c:	3001      	adds	r0, #1
     c8e:	d091      	beq.n	bb4 <_printf_float+0x1ac>
     c90:	9f09      	ldr	r7, [sp, #36]	; 0x24
     c92:	3701      	adds	r7, #1
     c94:	e7ed      	b.n	c72 <_printf_float+0x26a>
     c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
     c98:	1c32      	adds	r2, r6, #0
     c9a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
     c9c:	47b0      	blx	r6
     c9e:	e0b5      	b.n	e0c <_printf_float+0x404>
     ca0:	9f10      	ldr	r7, [sp, #64]	; 0x40
     ca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
     ca4:	9708      	str	r7, [sp, #32]
     ca6:	429f      	cmp	r7, r3
     ca8:	dd00      	ble.n	cac <_printf_float+0x2a4>
     caa:	9308      	str	r3, [sp, #32]
     cac:	9f08      	ldr	r7, [sp, #32]
     cae:	2f00      	cmp	r7, #0
     cb0:	dc01      	bgt.n	cb6 <_printf_float+0x2ae>
     cb2:	2700      	movs	r7, #0
     cb4:	e014      	b.n	ce0 <_printf_float+0x2d8>
     cb6:	1c28      	adds	r0, r5, #0
     cb8:	990a      	ldr	r1, [sp, #40]	; 0x28
     cba:	1c32      	adds	r2, r6, #0
     cbc:	9b08      	ldr	r3, [sp, #32]
     cbe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     cc0:	47b8      	blx	r7
     cc2:	3001      	adds	r0, #1
     cc4:	d1f5      	bne.n	cb2 <_printf_float+0x2aa>
     cc6:	e775      	b.n	bb4 <_printf_float+0x1ac>
     cc8:	1c22      	adds	r2, r4, #0
     cca:	1c28      	adds	r0, r5, #0
     ccc:	990a      	ldr	r1, [sp, #40]	; 0x28
     cce:	321a      	adds	r2, #26
     cd0:	2301      	movs	r3, #1
     cd2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     cd4:	47b8      	blx	r7
     cd6:	3001      	adds	r0, #1
     cd8:	d100      	bne.n	cdc <_printf_float+0x2d4>
     cda:	e76b      	b.n	bb4 <_printf_float+0x1ac>
     cdc:	9f09      	ldr	r7, [sp, #36]	; 0x24
     cde:	3701      	adds	r7, #1
     ce0:	9709      	str	r7, [sp, #36]	; 0x24
     ce2:	9f08      	ldr	r7, [sp, #32]
     ce4:	6da3      	ldr	r3, [r4, #88]	; 0x58
     ce6:	43fa      	mvns	r2, r7
     ce8:	17d2      	asrs	r2, r2, #31
     cea:	403a      	ands	r2, r7
     cec:	9f09      	ldr	r7, [sp, #36]	; 0x24
     cee:	1a9a      	subs	r2, r3, r2
     cf0:	4297      	cmp	r7, r2
     cf2:	dbe9      	blt.n	cc8 <_printf_float+0x2c0>
     cf4:	980f      	ldr	r0, [sp, #60]	; 0x3c
     cf6:	9910      	ldr	r1, [sp, #64]	; 0x40
     cf8:	18f3      	adds	r3, r6, r3
     cfa:	9309      	str	r3, [sp, #36]	; 0x24
     cfc:	4288      	cmp	r0, r1
     cfe:	db0e      	blt.n	d1e <_printf_float+0x316>
     d00:	6822      	ldr	r2, [r4, #0]
     d02:	07d2      	lsls	r2, r2, #31
     d04:	d40b      	bmi.n	d1e <_printf_float+0x316>
     d06:	9b10      	ldr	r3, [sp, #64]	; 0x40
     d08:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
     d0a:	18f6      	adds	r6, r6, r3
     d0c:	1bdb      	subs	r3, r3, r7
     d0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
     d10:	1bf6      	subs	r6, r6, r7
     d12:	429e      	cmp	r6, r3
     d14:	dd00      	ble.n	d18 <_printf_float+0x310>
     d16:	1c1e      	adds	r6, r3, #0
     d18:	2e00      	cmp	r6, #0
     d1a:	dc17      	bgt.n	d4c <_printf_float+0x344>
     d1c:	e01f      	b.n	d5e <_printf_float+0x356>
     d1e:	1c28      	adds	r0, r5, #0
     d20:	990a      	ldr	r1, [sp, #40]	; 0x28
     d22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     d26:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     d28:	47b8      	blx	r7
     d2a:	3001      	adds	r0, #1
     d2c:	d1eb      	bne.n	d06 <_printf_float+0x2fe>
     d2e:	e741      	b.n	bb4 <_printf_float+0x1ac>
	...
     d38:	0000418a 	.word	0x0000418a
     d3c:	0000418e 	.word	0x0000418e
     d40:	00004192 	.word	0x00004192
     d44:	00004196 	.word	0x00004196
     d48:	0000419a 	.word	0x0000419a
     d4c:	1c28      	adds	r0, r5, #0
     d4e:	990a      	ldr	r1, [sp, #40]	; 0x28
     d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
     d52:	1c33      	adds	r3, r6, #0
     d54:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     d56:	47b8      	blx	r7
     d58:	3001      	adds	r0, #1
     d5a:	d100      	bne.n	d5e <_printf_float+0x356>
     d5c:	e72a      	b.n	bb4 <_printf_float+0x1ac>
     d5e:	2700      	movs	r7, #0
     d60:	e00b      	b.n	d7a <_printf_float+0x372>
     d62:	1c22      	adds	r2, r4, #0
     d64:	1c28      	adds	r0, r5, #0
     d66:	990a      	ldr	r1, [sp, #40]	; 0x28
     d68:	321a      	adds	r2, #26
     d6a:	2301      	movs	r3, #1
     d6c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     d6e:	47b8      	blx	r7
     d70:	3001      	adds	r0, #1
     d72:	d100      	bne.n	d76 <_printf_float+0x36e>
     d74:	e71e      	b.n	bb4 <_printf_float+0x1ac>
     d76:	9f09      	ldr	r7, [sp, #36]	; 0x24
     d78:	3701      	adds	r7, #1
     d7a:	9709      	str	r7, [sp, #36]	; 0x24
     d7c:	9810      	ldr	r0, [sp, #64]	; 0x40
     d7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
     d80:	43f3      	mvns	r3, r6
     d82:	17db      	asrs	r3, r3, #31
     d84:	9f09      	ldr	r7, [sp, #36]	; 0x24
     d86:	1a42      	subs	r2, r0, r1
     d88:	4033      	ands	r3, r6
     d8a:	1ad3      	subs	r3, r2, r3
     d8c:	429f      	cmp	r7, r3
     d8e:	dbe8      	blt.n	d62 <_printf_float+0x35a>
     d90:	e735      	b.n	bfe <_printf_float+0x1f6>
     d92:	9810      	ldr	r0, [sp, #64]	; 0x40
     d94:	2801      	cmp	r0, #1
     d96:	dc02      	bgt.n	d9e <_printf_float+0x396>
     d98:	2301      	movs	r3, #1
     d9a:	421a      	tst	r2, r3
     d9c:	d03a      	beq.n	e14 <_printf_float+0x40c>
     d9e:	1c28      	adds	r0, r5, #0
     da0:	990a      	ldr	r1, [sp, #40]	; 0x28
     da2:	1c32      	adds	r2, r6, #0
     da4:	2301      	movs	r3, #1
     da6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     da8:	47b8      	blx	r7
     daa:	3001      	adds	r0, #1
     dac:	d100      	bne.n	db0 <_printf_float+0x3a8>
     dae:	e701      	b.n	bb4 <_printf_float+0x1ac>
     db0:	1c28      	adds	r0, r5, #0
     db2:	990a      	ldr	r1, [sp, #40]	; 0x28
     db4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     db6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     db8:	47b8      	blx	r7
     dba:	3001      	adds	r0, #1
     dbc:	d100      	bne.n	dc0 <_printf_float+0x3b8>
     dbe:	e6f9      	b.n	bb4 <_printf_float+0x1ac>
     dc0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
     dc2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
     dc4:	4b25      	ldr	r3, [pc, #148]	; (e5c <_printf_float+0x454>)
     dc6:	4a24      	ldr	r2, [pc, #144]	; (e58 <_printf_float+0x450>)
     dc8:	f001 fb8a 	bl	24e0 <__aeabi_dcmpeq>
     dcc:	2800      	cmp	r0, #0
     dce:	d001      	beq.n	dd4 <_printf_float+0x3cc>
     dd0:	2600      	movs	r6, #0
     dd2:	e010      	b.n	df6 <_printf_float+0x3ee>
     dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
     dd6:	1c72      	adds	r2, r6, #1
     dd8:	3b01      	subs	r3, #1
     dda:	1c28      	adds	r0, r5, #0
     ddc:	990a      	ldr	r1, [sp, #40]	; 0x28
     dde:	e01c      	b.n	e1a <_printf_float+0x412>
     de0:	1c22      	adds	r2, r4, #0
     de2:	1c28      	adds	r0, r5, #0
     de4:	990a      	ldr	r1, [sp, #40]	; 0x28
     de6:	321a      	adds	r2, #26
     de8:	2301      	movs	r3, #1
     dea:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     dec:	47b8      	blx	r7
     dee:	3001      	adds	r0, #1
     df0:	d100      	bne.n	df4 <_printf_float+0x3ec>
     df2:	e6df      	b.n	bb4 <_printf_float+0x1ac>
     df4:	3601      	adds	r6, #1
     df6:	9b10      	ldr	r3, [sp, #64]	; 0x40
     df8:	3b01      	subs	r3, #1
     dfa:	429e      	cmp	r6, r3
     dfc:	dbf0      	blt.n	de0 <_printf_float+0x3d8>
     dfe:	1c22      	adds	r2, r4, #0
     e00:	1c28      	adds	r0, r5, #0
     e02:	990a      	ldr	r1, [sp, #40]	; 0x28
     e04:	3250      	adds	r2, #80	; 0x50
     e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
     e08:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     e0a:	47b8      	blx	r7
     e0c:	3001      	adds	r0, #1
     e0e:	d000      	beq.n	e12 <_printf_float+0x40a>
     e10:	e6f5      	b.n	bfe <_printf_float+0x1f6>
     e12:	e6cf      	b.n	bb4 <_printf_float+0x1ac>
     e14:	990a      	ldr	r1, [sp, #40]	; 0x28
     e16:	1c28      	adds	r0, r5, #0
     e18:	1c32      	adds	r2, r6, #0
     e1a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
     e1c:	47b0      	blx	r6
     e1e:	3001      	adds	r0, #1
     e20:	d1ed      	bne.n	dfe <_printf_float+0x3f6>
     e22:	e6c7      	b.n	bb4 <_printf_float+0x1ac>
     e24:	2600      	movs	r6, #0
     e26:	68e0      	ldr	r0, [r4, #12]
     e28:	9911      	ldr	r1, [sp, #68]	; 0x44
     e2a:	1a43      	subs	r3, r0, r1
     e2c:	429e      	cmp	r6, r3
     e2e:	db05      	blt.n	e3c <_printf_float+0x434>
     e30:	9b11      	ldr	r3, [sp, #68]	; 0x44
     e32:	68e0      	ldr	r0, [r4, #12]
     e34:	4298      	cmp	r0, r3
     e36:	da0d      	bge.n	e54 <_printf_float+0x44c>
     e38:	1c18      	adds	r0, r3, #0
     e3a:	e00b      	b.n	e54 <_printf_float+0x44c>
     e3c:	1c22      	adds	r2, r4, #0
     e3e:	1c28      	adds	r0, r5, #0
     e40:	990a      	ldr	r1, [sp, #40]	; 0x28
     e42:	3219      	adds	r2, #25
     e44:	2301      	movs	r3, #1
     e46:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
     e48:	47b8      	blx	r7
     e4a:	3001      	adds	r0, #1
     e4c:	d100      	bne.n	e50 <_printf_float+0x448>
     e4e:	e6b1      	b.n	bb4 <_printf_float+0x1ac>
     e50:	3601      	adds	r6, #1
     e52:	e7e8      	b.n	e26 <_printf_float+0x41e>
     e54:	b013      	add	sp, #76	; 0x4c
     e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00000e60 <_printf_common>:
     e60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     e62:	1c15      	adds	r5, r2, #0
     e64:	9301      	str	r3, [sp, #4]
     e66:	690a      	ldr	r2, [r1, #16]
     e68:	688b      	ldr	r3, [r1, #8]
     e6a:	1c06      	adds	r6, r0, #0
     e6c:	1c0c      	adds	r4, r1, #0
     e6e:	4293      	cmp	r3, r2
     e70:	da00      	bge.n	e74 <_printf_common+0x14>
     e72:	1c13      	adds	r3, r2, #0
     e74:	1c22      	adds	r2, r4, #0
     e76:	602b      	str	r3, [r5, #0]
     e78:	3243      	adds	r2, #67	; 0x43
     e7a:	7812      	ldrb	r2, [r2, #0]
     e7c:	2a00      	cmp	r2, #0
     e7e:	d001      	beq.n	e84 <_printf_common+0x24>
     e80:	3301      	adds	r3, #1
     e82:	602b      	str	r3, [r5, #0]
     e84:	6820      	ldr	r0, [r4, #0]
     e86:	0680      	lsls	r0, r0, #26
     e88:	d502      	bpl.n	e90 <_printf_common+0x30>
     e8a:	682b      	ldr	r3, [r5, #0]
     e8c:	3302      	adds	r3, #2
     e8e:	602b      	str	r3, [r5, #0]
     e90:	6821      	ldr	r1, [r4, #0]
     e92:	2706      	movs	r7, #6
     e94:	400f      	ands	r7, r1
     e96:	d01f      	beq.n	ed8 <_printf_common+0x78>
     e98:	1c23      	adds	r3, r4, #0
     e9a:	3343      	adds	r3, #67	; 0x43
     e9c:	781b      	ldrb	r3, [r3, #0]
     e9e:	1e5a      	subs	r2, r3, #1
     ea0:	4193      	sbcs	r3, r2
     ea2:	6822      	ldr	r2, [r4, #0]
     ea4:	0692      	lsls	r2, r2, #26
     ea6:	d51f      	bpl.n	ee8 <_printf_common+0x88>
     ea8:	18e1      	adds	r1, r4, r3
     eaa:	3140      	adds	r1, #64	; 0x40
     eac:	2030      	movs	r0, #48	; 0x30
     eae:	70c8      	strb	r0, [r1, #3]
     eb0:	1c21      	adds	r1, r4, #0
     eb2:	1c5a      	adds	r2, r3, #1
     eb4:	3145      	adds	r1, #69	; 0x45
     eb6:	7809      	ldrb	r1, [r1, #0]
     eb8:	18a2      	adds	r2, r4, r2
     eba:	3240      	adds	r2, #64	; 0x40
     ebc:	3302      	adds	r3, #2
     ebe:	70d1      	strb	r1, [r2, #3]
     ec0:	e012      	b.n	ee8 <_printf_common+0x88>
     ec2:	1c22      	adds	r2, r4, #0
     ec4:	1c30      	adds	r0, r6, #0
     ec6:	9901      	ldr	r1, [sp, #4]
     ec8:	3219      	adds	r2, #25
     eca:	2301      	movs	r3, #1
     ecc:	9f08      	ldr	r7, [sp, #32]
     ece:	47b8      	blx	r7
     ed0:	3001      	adds	r0, #1
     ed2:	d011      	beq.n	ef8 <_printf_common+0x98>
     ed4:	9f00      	ldr	r7, [sp, #0]
     ed6:	3701      	adds	r7, #1
     ed8:	9700      	str	r7, [sp, #0]
     eda:	68e0      	ldr	r0, [r4, #12]
     edc:	6829      	ldr	r1, [r5, #0]
     ede:	9f00      	ldr	r7, [sp, #0]
     ee0:	1a43      	subs	r3, r0, r1
     ee2:	429f      	cmp	r7, r3
     ee4:	dbed      	blt.n	ec2 <_printf_common+0x62>
     ee6:	e7d7      	b.n	e98 <_printf_common+0x38>
     ee8:	1c22      	adds	r2, r4, #0
     eea:	1c30      	adds	r0, r6, #0
     eec:	9901      	ldr	r1, [sp, #4]
     eee:	3243      	adds	r2, #67	; 0x43
     ef0:	9f08      	ldr	r7, [sp, #32]
     ef2:	47b8      	blx	r7
     ef4:	3001      	adds	r0, #1
     ef6:	d102      	bne.n	efe <_printf_common+0x9e>
     ef8:	2001      	movs	r0, #1
     efa:	4240      	negs	r0, r0
     efc:	e023      	b.n	f46 <_printf_common+0xe6>
     efe:	6820      	ldr	r0, [r4, #0]
     f00:	2106      	movs	r1, #6
     f02:	682b      	ldr	r3, [r5, #0]
     f04:	68e2      	ldr	r2, [r4, #12]
     f06:	4001      	ands	r1, r0
     f08:	2500      	movs	r5, #0
     f0a:	2904      	cmp	r1, #4
     f0c:	d103      	bne.n	f16 <_printf_common+0xb6>
     f0e:	1ad5      	subs	r5, r2, r3
     f10:	43eb      	mvns	r3, r5
     f12:	17db      	asrs	r3, r3, #31
     f14:	401d      	ands	r5, r3
     f16:	68a2      	ldr	r2, [r4, #8]
     f18:	6923      	ldr	r3, [r4, #16]
     f1a:	429a      	cmp	r2, r3
     f1c:	dd01      	ble.n	f22 <_printf_common+0xc2>
     f1e:	1ad3      	subs	r3, r2, r3
     f20:	18ed      	adds	r5, r5, r3
     f22:	2700      	movs	r7, #0
     f24:	9700      	str	r7, [sp, #0]
     f26:	9f00      	ldr	r7, [sp, #0]
     f28:	42af      	cmp	r7, r5
     f2a:	da0b      	bge.n	f44 <_printf_common+0xe4>
     f2c:	1c22      	adds	r2, r4, #0
     f2e:	1c30      	adds	r0, r6, #0
     f30:	9901      	ldr	r1, [sp, #4]
     f32:	321a      	adds	r2, #26
     f34:	2301      	movs	r3, #1
     f36:	9f08      	ldr	r7, [sp, #32]
     f38:	47b8      	blx	r7
     f3a:	3001      	adds	r0, #1
     f3c:	d0dc      	beq.n	ef8 <_printf_common+0x98>
     f3e:	9f00      	ldr	r7, [sp, #0]
     f40:	3701      	adds	r7, #1
     f42:	e7ef      	b.n	f24 <_printf_common+0xc4>
     f44:	2000      	movs	r0, #0
     f46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00000f48 <quorem>:
     f48:	b5f0      	push	{r4, r5, r6, r7, lr}
     f4a:	b089      	sub	sp, #36	; 0x24
     f4c:	9106      	str	r1, [sp, #24]
     f4e:	690b      	ldr	r3, [r1, #16]
     f50:	6901      	ldr	r1, [r0, #16]
     f52:	1c05      	adds	r5, r0, #0
     f54:	2600      	movs	r6, #0
     f56:	4299      	cmp	r1, r3
     f58:	db7f      	blt.n	105a <quorem+0x112>
     f5a:	9c06      	ldr	r4, [sp, #24]
     f5c:	1e5f      	subs	r7, r3, #1
     f5e:	3414      	adds	r4, #20
     f60:	9404      	str	r4, [sp, #16]
     f62:	9904      	ldr	r1, [sp, #16]
     f64:	00bc      	lsls	r4, r7, #2
     f66:	1909      	adds	r1, r1, r4
     f68:	1c02      	adds	r2, r0, #0
     f6a:	680b      	ldr	r3, [r1, #0]
     f6c:	3214      	adds	r2, #20
     f6e:	9105      	str	r1, [sp, #20]
     f70:	1914      	adds	r4, r2, r4
     f72:	1c19      	adds	r1, r3, #0
     f74:	3101      	adds	r1, #1
     f76:	6820      	ldr	r0, [r4, #0]
     f78:	9203      	str	r2, [sp, #12]
     f7a:	f001 f9f1 	bl	2360 <__aeabi_uidiv>
     f7e:	9002      	str	r0, [sp, #8]
     f80:	42b0      	cmp	r0, r6
     f82:	d038      	beq.n	ff6 <quorem+0xae>
     f84:	9904      	ldr	r1, [sp, #16]
     f86:	9b03      	ldr	r3, [sp, #12]
     f88:	468c      	mov	ip, r1
     f8a:	9601      	str	r6, [sp, #4]
     f8c:	9607      	str	r6, [sp, #28]
     f8e:	4662      	mov	r2, ip
     f90:	3204      	adds	r2, #4
     f92:	4694      	mov	ip, r2
     f94:	3a04      	subs	r2, #4
     f96:	ca40      	ldmia	r2!, {r6}
     f98:	9902      	ldr	r1, [sp, #8]
     f9a:	b2b0      	uxth	r0, r6
     f9c:	4348      	muls	r0, r1
     f9e:	0c31      	lsrs	r1, r6, #16
     fa0:	9e02      	ldr	r6, [sp, #8]
     fa2:	9a01      	ldr	r2, [sp, #4]
     fa4:	4371      	muls	r1, r6
     fa6:	1810      	adds	r0, r2, r0
     fa8:	0c02      	lsrs	r2, r0, #16
     faa:	1851      	adds	r1, r2, r1
     fac:	0c0a      	lsrs	r2, r1, #16
     fae:	9201      	str	r2, [sp, #4]
     fb0:	681a      	ldr	r2, [r3, #0]
     fb2:	b280      	uxth	r0, r0
     fb4:	b296      	uxth	r6, r2
     fb6:	9a07      	ldr	r2, [sp, #28]
     fb8:	b289      	uxth	r1, r1
     fba:	18b6      	adds	r6, r6, r2
     fbc:	1a30      	subs	r0, r6, r0
     fbe:	681e      	ldr	r6, [r3, #0]
     fc0:	0c32      	lsrs	r2, r6, #16
     fc2:	1a52      	subs	r2, r2, r1
     fc4:	1406      	asrs	r6, r0, #16
     fc6:	1992      	adds	r2, r2, r6
     fc8:	1411      	asrs	r1, r2, #16
     fca:	b280      	uxth	r0, r0
     fcc:	0412      	lsls	r2, r2, #16
     fce:	9e05      	ldr	r6, [sp, #20]
     fd0:	4310      	orrs	r0, r2
     fd2:	9107      	str	r1, [sp, #28]
     fd4:	c301      	stmia	r3!, {r0}
     fd6:	4566      	cmp	r6, ip
     fd8:	d2d9      	bcs.n	f8e <quorem+0x46>
     fda:	6821      	ldr	r1, [r4, #0]
     fdc:	2900      	cmp	r1, #0
     fde:	d10a      	bne.n	ff6 <quorem+0xae>
     fe0:	9e03      	ldr	r6, [sp, #12]
     fe2:	3c04      	subs	r4, #4
     fe4:	42b4      	cmp	r4, r6
     fe6:	d801      	bhi.n	fec <quorem+0xa4>
     fe8:	612f      	str	r7, [r5, #16]
     fea:	e004      	b.n	ff6 <quorem+0xae>
     fec:	6821      	ldr	r1, [r4, #0]
     fee:	2900      	cmp	r1, #0
     ff0:	d1fa      	bne.n	fe8 <quorem+0xa0>
     ff2:	3f01      	subs	r7, #1
     ff4:	e7f4      	b.n	fe0 <quorem+0x98>
     ff6:	1c28      	adds	r0, r5, #0
     ff8:	9906      	ldr	r1, [sp, #24]
     ffa:	f001 f82f 	bl	205c <__mcmp>
     ffe:	2800      	cmp	r0, #0
    1000:	db2a      	blt.n	1058 <quorem+0x110>
    1002:	9c02      	ldr	r4, [sp, #8]
    1004:	9a03      	ldr	r2, [sp, #12]
    1006:	3401      	adds	r4, #1
    1008:	9b04      	ldr	r3, [sp, #16]
    100a:	9402      	str	r4, [sp, #8]
    100c:	2400      	movs	r4, #0
    100e:	6811      	ldr	r1, [r2, #0]
    1010:	cb40      	ldmia	r3!, {r6}
    1012:	b288      	uxth	r0, r1
    1014:	1900      	adds	r0, r0, r4
    1016:	6814      	ldr	r4, [r2, #0]
    1018:	b2b1      	uxth	r1, r6
    101a:	1a40      	subs	r0, r0, r1
    101c:	0c36      	lsrs	r6, r6, #16
    101e:	0c21      	lsrs	r1, r4, #16
    1020:	1b89      	subs	r1, r1, r6
    1022:	1404      	asrs	r4, r0, #16
    1024:	1909      	adds	r1, r1, r4
    1026:	140c      	asrs	r4, r1, #16
    1028:	b280      	uxth	r0, r0
    102a:	0409      	lsls	r1, r1, #16
    102c:	9e05      	ldr	r6, [sp, #20]
    102e:	4301      	orrs	r1, r0
    1030:	c202      	stmia	r2!, {r1}
    1032:	429e      	cmp	r6, r3
    1034:	d2eb      	bcs.n	100e <quorem+0xc6>
    1036:	9c03      	ldr	r4, [sp, #12]
    1038:	00bb      	lsls	r3, r7, #2
    103a:	18e3      	adds	r3, r4, r3
    103c:	681e      	ldr	r6, [r3, #0]
    103e:	2e00      	cmp	r6, #0
    1040:	d10a      	bne.n	1058 <quorem+0x110>
    1042:	9c03      	ldr	r4, [sp, #12]
    1044:	3b04      	subs	r3, #4
    1046:	42a3      	cmp	r3, r4
    1048:	d801      	bhi.n	104e <quorem+0x106>
    104a:	612f      	str	r7, [r5, #16]
    104c:	e004      	b.n	1058 <quorem+0x110>
    104e:	681e      	ldr	r6, [r3, #0]
    1050:	2e00      	cmp	r6, #0
    1052:	d1fa      	bne.n	104a <quorem+0x102>
    1054:	3f01      	subs	r7, #1
    1056:	e7f4      	b.n	1042 <quorem+0xfa>
    1058:	9e02      	ldr	r6, [sp, #8]
    105a:	1c30      	adds	r0, r6, #0
    105c:	b009      	add	sp, #36	; 0x24
    105e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001060 <_dtoa_r>:
    1060:	b5f0      	push	{r4, r5, r6, r7, lr}
    1062:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1064:	b09b      	sub	sp, #108	; 0x6c
    1066:	9007      	str	r0, [sp, #28]
    1068:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    106a:	9204      	str	r2, [sp, #16]
    106c:	9305      	str	r3, [sp, #20]
    106e:	2c00      	cmp	r4, #0
    1070:	d108      	bne.n	1084 <_dtoa_r+0x24>
    1072:	2010      	movs	r0, #16
    1074:	f000 fdd4 	bl	1c20 <malloc>
    1078:	9907      	ldr	r1, [sp, #28]
    107a:	6248      	str	r0, [r1, #36]	; 0x24
    107c:	6044      	str	r4, [r0, #4]
    107e:	6084      	str	r4, [r0, #8]
    1080:	6004      	str	r4, [r0, #0]
    1082:	60c4      	str	r4, [r0, #12]
    1084:	9c07      	ldr	r4, [sp, #28]
    1086:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1088:	6819      	ldr	r1, [r3, #0]
    108a:	2900      	cmp	r1, #0
    108c:	d00a      	beq.n	10a4 <_dtoa_r+0x44>
    108e:	685b      	ldr	r3, [r3, #4]
    1090:	2201      	movs	r2, #1
    1092:	409a      	lsls	r2, r3
    1094:	604b      	str	r3, [r1, #4]
    1096:	608a      	str	r2, [r1, #8]
    1098:	1c20      	adds	r0, r4, #0
    109a:	f000 fe03 	bl	1ca4 <_Bfree>
    109e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    10a0:	2200      	movs	r2, #0
    10a2:	601a      	str	r2, [r3, #0]
    10a4:	9805      	ldr	r0, [sp, #20]
    10a6:	2800      	cmp	r0, #0
    10a8:	da05      	bge.n	10b6 <_dtoa_r+0x56>
    10aa:	2301      	movs	r3, #1
    10ac:	602b      	str	r3, [r5, #0]
    10ae:	0043      	lsls	r3, r0, #1
    10b0:	085b      	lsrs	r3, r3, #1
    10b2:	9305      	str	r3, [sp, #20]
    10b4:	e001      	b.n	10ba <_dtoa_r+0x5a>
    10b6:	2300      	movs	r3, #0
    10b8:	602b      	str	r3, [r5, #0]
    10ba:	9e05      	ldr	r6, [sp, #20]
    10bc:	4bbe      	ldr	r3, [pc, #760]	; (13b8 <_dtoa_r+0x358>)
    10be:	1c32      	adds	r2, r6, #0
    10c0:	401a      	ands	r2, r3
    10c2:	429a      	cmp	r2, r3
    10c4:	d118      	bne.n	10f8 <_dtoa_r+0x98>
    10c6:	4bbd      	ldr	r3, [pc, #756]	; (13bc <_dtoa_r+0x35c>)
    10c8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    10ca:	9d04      	ldr	r5, [sp, #16]
    10cc:	6023      	str	r3, [r4, #0]
    10ce:	2d00      	cmp	r5, #0
    10d0:	d101      	bne.n	10d6 <_dtoa_r+0x76>
    10d2:	0336      	lsls	r6, r6, #12
    10d4:	d001      	beq.n	10da <_dtoa_r+0x7a>
    10d6:	48ba      	ldr	r0, [pc, #744]	; (13c0 <_dtoa_r+0x360>)
    10d8:	e000      	b.n	10dc <_dtoa_r+0x7c>
    10da:	48ba      	ldr	r0, [pc, #744]	; (13c4 <_dtoa_r+0x364>)
    10dc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    10de:	2c00      	cmp	r4, #0
    10e0:	d101      	bne.n	10e6 <_dtoa_r+0x86>
    10e2:	f000 fd93 	bl	1c0c <_dtoa_r+0xbac>
    10e6:	78c2      	ldrb	r2, [r0, #3]
    10e8:	1cc3      	adds	r3, r0, #3
    10ea:	2a00      	cmp	r2, #0
    10ec:	d000      	beq.n	10f0 <_dtoa_r+0x90>
    10ee:	3305      	adds	r3, #5
    10f0:	9d24      	ldr	r5, [sp, #144]	; 0x90
    10f2:	602b      	str	r3, [r5, #0]
    10f4:	f000 fd8a 	bl	1c0c <_dtoa_r+0xbac>
    10f8:	9c04      	ldr	r4, [sp, #16]
    10fa:	9d05      	ldr	r5, [sp, #20]
    10fc:	4ba5      	ldr	r3, [pc, #660]	; (1394 <_dtoa_r+0x334>)
    10fe:	4aa4      	ldr	r2, [pc, #656]	; (1390 <_dtoa_r+0x330>)
    1100:	1c20      	adds	r0, r4, #0
    1102:	1c29      	adds	r1, r5, #0
    1104:	f001 f9ec 	bl	24e0 <__aeabi_dcmpeq>
    1108:	1e07      	subs	r7, r0, #0
    110a:	d00c      	beq.n	1126 <_dtoa_r+0xc6>
    110c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    110e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    1110:	2301      	movs	r3, #1
    1112:	6023      	str	r3, [r4, #0]
    1114:	2d00      	cmp	r5, #0
    1116:	d101      	bne.n	111c <_dtoa_r+0xbc>
    1118:	f000 fd75 	bl	1c06 <_dtoa_r+0xba6>
    111c:	48aa      	ldr	r0, [pc, #680]	; (13c8 <_dtoa_r+0x368>)
    111e:	6028      	str	r0, [r5, #0]
    1120:	3801      	subs	r0, #1
    1122:	f000 fd73 	bl	1c0c <_dtoa_r+0xbac>
    1126:	ab19      	add	r3, sp, #100	; 0x64
    1128:	9300      	str	r3, [sp, #0]
    112a:	ab18      	add	r3, sp, #96	; 0x60
    112c:	9301      	str	r3, [sp, #4]
    112e:	9807      	ldr	r0, [sp, #28]
    1130:	1c2b      	adds	r3, r5, #0
    1132:	1c22      	adds	r2, r4, #0
    1134:	f001 f814 	bl	2160 <__d2b>
    1138:	0073      	lsls	r3, r6, #1
    113a:	900a      	str	r0, [sp, #40]	; 0x28
    113c:	0d5b      	lsrs	r3, r3, #21
    113e:	d009      	beq.n	1154 <_dtoa_r+0xf4>
    1140:	1c20      	adds	r0, r4, #0
    1142:	4ca2      	ldr	r4, [pc, #648]	; (13cc <_dtoa_r+0x36c>)
    1144:	032a      	lsls	r2, r5, #12
    1146:	0b12      	lsrs	r2, r2, #12
    1148:	1c21      	adds	r1, r4, #0
    114a:	4311      	orrs	r1, r2
    114c:	4aa0      	ldr	r2, [pc, #640]	; (13d0 <_dtoa_r+0x370>)
    114e:	9716      	str	r7, [sp, #88]	; 0x58
    1150:	189e      	adds	r6, r3, r2
    1152:	e01b      	b.n	118c <_dtoa_r+0x12c>
    1154:	9b18      	ldr	r3, [sp, #96]	; 0x60
    1156:	9c19      	ldr	r4, [sp, #100]	; 0x64
    1158:	191d      	adds	r5, r3, r4
    115a:	4b9e      	ldr	r3, [pc, #632]	; (13d4 <_dtoa_r+0x374>)
    115c:	429d      	cmp	r5, r3
    115e:	db09      	blt.n	1174 <_dtoa_r+0x114>
    1160:	499d      	ldr	r1, [pc, #628]	; (13d8 <_dtoa_r+0x378>)
    1162:	9a04      	ldr	r2, [sp, #16]
    1164:	4b9d      	ldr	r3, [pc, #628]	; (13dc <_dtoa_r+0x37c>)
    1166:	1868      	adds	r0, r5, r1
    1168:	40c2      	lsrs	r2, r0
    116a:	1b5b      	subs	r3, r3, r5
    116c:	1c10      	adds	r0, r2, #0
    116e:	409e      	lsls	r6, r3
    1170:	4330      	orrs	r0, r6
    1172:	e004      	b.n	117e <_dtoa_r+0x11e>
    1174:	489a      	ldr	r0, [pc, #616]	; (13e0 <_dtoa_r+0x380>)
    1176:	9b04      	ldr	r3, [sp, #16]
    1178:	1b40      	subs	r0, r0, r5
    117a:	4083      	lsls	r3, r0
    117c:	1c18      	adds	r0, r3, #0
    117e:	f002 ff9f 	bl	40c0 <__aeabi_ui2d>
    1182:	4c98      	ldr	r4, [pc, #608]	; (13e4 <_dtoa_r+0x384>)
    1184:	1e6e      	subs	r6, r5, #1
    1186:	2501      	movs	r5, #1
    1188:	1909      	adds	r1, r1, r4
    118a:	9516      	str	r5, [sp, #88]	; 0x58
    118c:	4a82      	ldr	r2, [pc, #520]	; (1398 <_dtoa_r+0x338>)
    118e:	4b83      	ldr	r3, [pc, #524]	; (139c <_dtoa_r+0x33c>)
    1190:	f002 fbf0 	bl	3974 <__aeabi_dsub>
    1194:	4a82      	ldr	r2, [pc, #520]	; (13a0 <_dtoa_r+0x340>)
    1196:	4b83      	ldr	r3, [pc, #524]	; (13a4 <_dtoa_r+0x344>)
    1198:	f002 f95c 	bl	3454 <__aeabi_dmul>
    119c:	4a82      	ldr	r2, [pc, #520]	; (13a8 <_dtoa_r+0x348>)
    119e:	4b83      	ldr	r3, [pc, #524]	; (13ac <_dtoa_r+0x34c>)
    11a0:	f001 f9cc 	bl	253c <__aeabi_dadd>
    11a4:	1c04      	adds	r4, r0, #0
    11a6:	1c30      	adds	r0, r6, #0
    11a8:	1c0d      	adds	r5, r1, #0
    11aa:	f002 ff4b 	bl	4044 <__aeabi_i2d>
    11ae:	4a80      	ldr	r2, [pc, #512]	; (13b0 <_dtoa_r+0x350>)
    11b0:	4b80      	ldr	r3, [pc, #512]	; (13b4 <_dtoa_r+0x354>)
    11b2:	f002 f94f 	bl	3454 <__aeabi_dmul>
    11b6:	1c02      	adds	r2, r0, #0
    11b8:	1c0b      	adds	r3, r1, #0
    11ba:	1c20      	adds	r0, r4, #0
    11bc:	1c29      	adds	r1, r5, #0
    11be:	f001 f9bd 	bl	253c <__aeabi_dadd>
    11c2:	1c04      	adds	r4, r0, #0
    11c4:	1c0d      	adds	r5, r1, #0
    11c6:	f002 ff09 	bl	3fdc <__aeabi_d2iz>
    11ca:	4b72      	ldr	r3, [pc, #456]	; (1394 <_dtoa_r+0x334>)
    11cc:	4a70      	ldr	r2, [pc, #448]	; (1390 <_dtoa_r+0x330>)
    11ce:	9006      	str	r0, [sp, #24]
    11d0:	1c29      	adds	r1, r5, #0
    11d2:	1c20      	adds	r0, r4, #0
    11d4:	f001 f98a 	bl	24ec <__aeabi_dcmplt>
    11d8:	2800      	cmp	r0, #0
    11da:	d00d      	beq.n	11f8 <_dtoa_r+0x198>
    11dc:	9806      	ldr	r0, [sp, #24]
    11de:	f002 ff31 	bl	4044 <__aeabi_i2d>
    11e2:	1c0b      	adds	r3, r1, #0
    11e4:	1c02      	adds	r2, r0, #0
    11e6:	1c29      	adds	r1, r5, #0
    11e8:	1c20      	adds	r0, r4, #0
    11ea:	f001 f979 	bl	24e0 <__aeabi_dcmpeq>
    11ee:	9c06      	ldr	r4, [sp, #24]
    11f0:	4243      	negs	r3, r0
    11f2:	4143      	adcs	r3, r0
    11f4:	1ae4      	subs	r4, r4, r3
    11f6:	9406      	str	r4, [sp, #24]
    11f8:	9c06      	ldr	r4, [sp, #24]
    11fa:	2501      	movs	r5, #1
    11fc:	9513      	str	r5, [sp, #76]	; 0x4c
    11fe:	2c16      	cmp	r4, #22
    1200:	d810      	bhi.n	1224 <_dtoa_r+0x1c4>
    1202:	4a79      	ldr	r2, [pc, #484]	; (13e8 <_dtoa_r+0x388>)
    1204:	00e3      	lsls	r3, r4, #3
    1206:	18d3      	adds	r3, r2, r3
    1208:	6818      	ldr	r0, [r3, #0]
    120a:	6859      	ldr	r1, [r3, #4]
    120c:	9a04      	ldr	r2, [sp, #16]
    120e:	9b05      	ldr	r3, [sp, #20]
    1210:	f001 f980 	bl	2514 <__aeabi_dcmpgt>
    1214:	2800      	cmp	r0, #0
    1216:	d004      	beq.n	1222 <_dtoa_r+0x1c2>
    1218:	3c01      	subs	r4, #1
    121a:	2500      	movs	r5, #0
    121c:	9406      	str	r4, [sp, #24]
    121e:	9513      	str	r5, [sp, #76]	; 0x4c
    1220:	e000      	b.n	1224 <_dtoa_r+0x1c4>
    1222:	9013      	str	r0, [sp, #76]	; 0x4c
    1224:	9818      	ldr	r0, [sp, #96]	; 0x60
    1226:	2400      	movs	r4, #0
    1228:	1b86      	subs	r6, r0, r6
    122a:	1c35      	adds	r5, r6, #0
    122c:	9402      	str	r4, [sp, #8]
    122e:	3d01      	subs	r5, #1
    1230:	9509      	str	r5, [sp, #36]	; 0x24
    1232:	d504      	bpl.n	123e <_dtoa_r+0x1de>
    1234:	9c09      	ldr	r4, [sp, #36]	; 0x24
    1236:	2500      	movs	r5, #0
    1238:	4264      	negs	r4, r4
    123a:	9402      	str	r4, [sp, #8]
    123c:	9509      	str	r5, [sp, #36]	; 0x24
    123e:	9c06      	ldr	r4, [sp, #24]
    1240:	2c00      	cmp	r4, #0
    1242:	db06      	blt.n	1252 <_dtoa_r+0x1f2>
    1244:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1246:	9412      	str	r4, [sp, #72]	; 0x48
    1248:	192d      	adds	r5, r5, r4
    124a:	2400      	movs	r4, #0
    124c:	9509      	str	r5, [sp, #36]	; 0x24
    124e:	940d      	str	r4, [sp, #52]	; 0x34
    1250:	e007      	b.n	1262 <_dtoa_r+0x202>
    1252:	9c06      	ldr	r4, [sp, #24]
    1254:	9d02      	ldr	r5, [sp, #8]
    1256:	1b2d      	subs	r5, r5, r4
    1258:	9502      	str	r5, [sp, #8]
    125a:	4265      	negs	r5, r4
    125c:	2400      	movs	r4, #0
    125e:	950d      	str	r5, [sp, #52]	; 0x34
    1260:	9412      	str	r4, [sp, #72]	; 0x48
    1262:	9d20      	ldr	r5, [sp, #128]	; 0x80
    1264:	2401      	movs	r4, #1
    1266:	2d09      	cmp	r5, #9
    1268:	d824      	bhi.n	12b4 <_dtoa_r+0x254>
    126a:	2d05      	cmp	r5, #5
    126c:	dd02      	ble.n	1274 <_dtoa_r+0x214>
    126e:	3d04      	subs	r5, #4
    1270:	9520      	str	r5, [sp, #128]	; 0x80
    1272:	2400      	movs	r4, #0
    1274:	9820      	ldr	r0, [sp, #128]	; 0x80
    1276:	3802      	subs	r0, #2
    1278:	2803      	cmp	r0, #3
    127a:	d823      	bhi.n	12c4 <_dtoa_r+0x264>
    127c:	f001 f866 	bl	234c <__gnu_thumb1_case_uqi>
    1280:	04020e06 	.word	0x04020e06
    1284:	2501      	movs	r5, #1
    1286:	e002      	b.n	128e <_dtoa_r+0x22e>
    1288:	2501      	movs	r5, #1
    128a:	e008      	b.n	129e <_dtoa_r+0x23e>
    128c:	2500      	movs	r5, #0
    128e:	9510      	str	r5, [sp, #64]	; 0x40
    1290:	9d21      	ldr	r5, [sp, #132]	; 0x84
    1292:	2d00      	cmp	r5, #0
    1294:	dd1f      	ble.n	12d6 <_dtoa_r+0x276>
    1296:	950c      	str	r5, [sp, #48]	; 0x30
    1298:	9508      	str	r5, [sp, #32]
    129a:	e009      	b.n	12b0 <_dtoa_r+0x250>
    129c:	2500      	movs	r5, #0
    129e:	9510      	str	r5, [sp, #64]	; 0x40
    12a0:	9806      	ldr	r0, [sp, #24]
    12a2:	9d21      	ldr	r5, [sp, #132]	; 0x84
    12a4:	182d      	adds	r5, r5, r0
    12a6:	950c      	str	r5, [sp, #48]	; 0x30
    12a8:	3501      	adds	r5, #1
    12aa:	9508      	str	r5, [sp, #32]
    12ac:	2d00      	cmp	r5, #0
    12ae:	dd18      	ble.n	12e2 <_dtoa_r+0x282>
    12b0:	1c2b      	adds	r3, r5, #0
    12b2:	e017      	b.n	12e4 <_dtoa_r+0x284>
    12b4:	4263      	negs	r3, r4
    12b6:	2500      	movs	r5, #0
    12b8:	930c      	str	r3, [sp, #48]	; 0x30
    12ba:	9308      	str	r3, [sp, #32]
    12bc:	9520      	str	r5, [sp, #128]	; 0x80
    12be:	9410      	str	r4, [sp, #64]	; 0x40
    12c0:	2312      	movs	r3, #18
    12c2:	e006      	b.n	12d2 <_dtoa_r+0x272>
    12c4:	2501      	movs	r5, #1
    12c6:	426b      	negs	r3, r5
    12c8:	9510      	str	r5, [sp, #64]	; 0x40
    12ca:	930c      	str	r3, [sp, #48]	; 0x30
    12cc:	9308      	str	r3, [sp, #32]
    12ce:	2500      	movs	r5, #0
    12d0:	2312      	movs	r3, #18
    12d2:	9521      	str	r5, [sp, #132]	; 0x84
    12d4:	e006      	b.n	12e4 <_dtoa_r+0x284>
    12d6:	2501      	movs	r5, #1
    12d8:	950c      	str	r5, [sp, #48]	; 0x30
    12da:	9508      	str	r5, [sp, #32]
    12dc:	1c2b      	adds	r3, r5, #0
    12de:	9521      	str	r5, [sp, #132]	; 0x84
    12e0:	e000      	b.n	12e4 <_dtoa_r+0x284>
    12e2:	2301      	movs	r3, #1
    12e4:	9807      	ldr	r0, [sp, #28]
    12e6:	2200      	movs	r2, #0
    12e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    12ea:	606a      	str	r2, [r5, #4]
    12ec:	2204      	movs	r2, #4
    12ee:	1c10      	adds	r0, r2, #0
    12f0:	3014      	adds	r0, #20
    12f2:	6869      	ldr	r1, [r5, #4]
    12f4:	4298      	cmp	r0, r3
    12f6:	d803      	bhi.n	1300 <_dtoa_r+0x2a0>
    12f8:	3101      	adds	r1, #1
    12fa:	6069      	str	r1, [r5, #4]
    12fc:	0052      	lsls	r2, r2, #1
    12fe:	e7f6      	b.n	12ee <_dtoa_r+0x28e>
    1300:	9807      	ldr	r0, [sp, #28]
    1302:	f000 fc97 	bl	1c34 <_Balloc>
    1306:	6028      	str	r0, [r5, #0]
    1308:	9d07      	ldr	r5, [sp, #28]
    130a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    130c:	9d08      	ldr	r5, [sp, #32]
    130e:	681b      	ldr	r3, [r3, #0]
    1310:	930b      	str	r3, [sp, #44]	; 0x2c
    1312:	2d0e      	cmp	r5, #14
    1314:	d900      	bls.n	1318 <_dtoa_r+0x2b8>
    1316:	e187      	b.n	1628 <_dtoa_r+0x5c8>
    1318:	2c00      	cmp	r4, #0
    131a:	d100      	bne.n	131e <_dtoa_r+0x2be>
    131c:	e184      	b.n	1628 <_dtoa_r+0x5c8>
    131e:	9c04      	ldr	r4, [sp, #16]
    1320:	9d05      	ldr	r5, [sp, #20]
    1322:	9414      	str	r4, [sp, #80]	; 0x50
    1324:	9515      	str	r5, [sp, #84]	; 0x54
    1326:	9d06      	ldr	r5, [sp, #24]
    1328:	2d00      	cmp	r5, #0
    132a:	dd61      	ble.n	13f0 <_dtoa_r+0x390>
    132c:	1c2a      	adds	r2, r5, #0
    132e:	230f      	movs	r3, #15
    1330:	401a      	ands	r2, r3
    1332:	492d      	ldr	r1, [pc, #180]	; (13e8 <_dtoa_r+0x388>)
    1334:	00d2      	lsls	r2, r2, #3
    1336:	188a      	adds	r2, r1, r2
    1338:	6814      	ldr	r4, [r2, #0]
    133a:	6855      	ldr	r5, [r2, #4]
    133c:	940e      	str	r4, [sp, #56]	; 0x38
    133e:	950f      	str	r5, [sp, #60]	; 0x3c
    1340:	9d06      	ldr	r5, [sp, #24]
    1342:	4c2a      	ldr	r4, [pc, #168]	; (13ec <_dtoa_r+0x38c>)
    1344:	112f      	asrs	r7, r5, #4
    1346:	2502      	movs	r5, #2
    1348:	06f8      	lsls	r0, r7, #27
    134a:	d517      	bpl.n	137c <_dtoa_r+0x31c>
    134c:	401f      	ands	r7, r3
    134e:	9814      	ldr	r0, [sp, #80]	; 0x50
    1350:	9915      	ldr	r1, [sp, #84]	; 0x54
    1352:	6a22      	ldr	r2, [r4, #32]
    1354:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1356:	f001 fc13 	bl	2b80 <__aeabi_ddiv>
    135a:	2503      	movs	r5, #3
    135c:	9004      	str	r0, [sp, #16]
    135e:	9105      	str	r1, [sp, #20]
    1360:	e00c      	b.n	137c <_dtoa_r+0x31c>
    1362:	07f9      	lsls	r1, r7, #31
    1364:	d508      	bpl.n	1378 <_dtoa_r+0x318>
    1366:	980e      	ldr	r0, [sp, #56]	; 0x38
    1368:	990f      	ldr	r1, [sp, #60]	; 0x3c
    136a:	6822      	ldr	r2, [r4, #0]
    136c:	6863      	ldr	r3, [r4, #4]
    136e:	f002 f871 	bl	3454 <__aeabi_dmul>
    1372:	900e      	str	r0, [sp, #56]	; 0x38
    1374:	910f      	str	r1, [sp, #60]	; 0x3c
    1376:	3501      	adds	r5, #1
    1378:	107f      	asrs	r7, r7, #1
    137a:	3408      	adds	r4, #8
    137c:	2f00      	cmp	r7, #0
    137e:	d1f0      	bne.n	1362 <_dtoa_r+0x302>
    1380:	9804      	ldr	r0, [sp, #16]
    1382:	9905      	ldr	r1, [sp, #20]
    1384:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    1386:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1388:	f001 fbfa 	bl	2b80 <__aeabi_ddiv>
    138c:	e04e      	b.n	142c <_dtoa_r+0x3cc>
    138e:	46c0      	nop			; (mov r8, r8)
	...
    139c:	3ff80000 	.word	0x3ff80000
    13a0:	636f4361 	.word	0x636f4361
    13a4:	3fd287a7 	.word	0x3fd287a7
    13a8:	8b60c8b3 	.word	0x8b60c8b3
    13ac:	3fc68a28 	.word	0x3fc68a28
    13b0:	509f79fb 	.word	0x509f79fb
    13b4:	3fd34413 	.word	0x3fd34413
    13b8:	7ff00000 	.word	0x7ff00000
    13bc:	0000270f 	.word	0x0000270f
    13c0:	000041a5 	.word	0x000041a5
    13c4:	0000419c 	.word	0x0000419c
    13c8:	0000419b 	.word	0x0000419b
    13cc:	3ff00000 	.word	0x3ff00000
    13d0:	fffffc01 	.word	0xfffffc01
    13d4:	fffffbef 	.word	0xfffffbef
    13d8:	00000412 	.word	0x00000412
    13dc:	fffffc0e 	.word	0xfffffc0e
    13e0:	fffffbee 	.word	0xfffffbee
    13e4:	fe100000 	.word	0xfe100000
    13e8:	00004218 	.word	0x00004218
    13ec:	000042e0 	.word	0x000042e0
    13f0:	9c06      	ldr	r4, [sp, #24]
    13f2:	2502      	movs	r5, #2
    13f4:	4267      	negs	r7, r4
    13f6:	2f00      	cmp	r7, #0
    13f8:	d01a      	beq.n	1430 <_dtoa_r+0x3d0>
    13fa:	230f      	movs	r3, #15
    13fc:	403b      	ands	r3, r7
    13fe:	4acc      	ldr	r2, [pc, #816]	; (1730 <_dtoa_r+0x6d0>)
    1400:	00db      	lsls	r3, r3, #3
    1402:	18d3      	adds	r3, r2, r3
    1404:	9814      	ldr	r0, [sp, #80]	; 0x50
    1406:	9915      	ldr	r1, [sp, #84]	; 0x54
    1408:	681a      	ldr	r2, [r3, #0]
    140a:	685b      	ldr	r3, [r3, #4]
    140c:	f002 f822 	bl	3454 <__aeabi_dmul>
    1410:	4ec8      	ldr	r6, [pc, #800]	; (1734 <_dtoa_r+0x6d4>)
    1412:	113f      	asrs	r7, r7, #4
    1414:	2f00      	cmp	r7, #0
    1416:	d009      	beq.n	142c <_dtoa_r+0x3cc>
    1418:	07fa      	lsls	r2, r7, #31
    141a:	d504      	bpl.n	1426 <_dtoa_r+0x3c6>
    141c:	6832      	ldr	r2, [r6, #0]
    141e:	6873      	ldr	r3, [r6, #4]
    1420:	3501      	adds	r5, #1
    1422:	f002 f817 	bl	3454 <__aeabi_dmul>
    1426:	107f      	asrs	r7, r7, #1
    1428:	3608      	adds	r6, #8
    142a:	e7f3      	b.n	1414 <_dtoa_r+0x3b4>
    142c:	9004      	str	r0, [sp, #16]
    142e:	9105      	str	r1, [sp, #20]
    1430:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    1432:	2c00      	cmp	r4, #0
    1434:	d01e      	beq.n	1474 <_dtoa_r+0x414>
    1436:	9e04      	ldr	r6, [sp, #16]
    1438:	9f05      	ldr	r7, [sp, #20]
    143a:	4bb4      	ldr	r3, [pc, #720]	; (170c <_dtoa_r+0x6ac>)
    143c:	4ab2      	ldr	r2, [pc, #712]	; (1708 <_dtoa_r+0x6a8>)
    143e:	1c30      	adds	r0, r6, #0
    1440:	1c39      	adds	r1, r7, #0
    1442:	f001 f853 	bl	24ec <__aeabi_dcmplt>
    1446:	2800      	cmp	r0, #0
    1448:	d014      	beq.n	1474 <_dtoa_r+0x414>
    144a:	9c08      	ldr	r4, [sp, #32]
    144c:	2c00      	cmp	r4, #0
    144e:	d011      	beq.n	1474 <_dtoa_r+0x414>
    1450:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    1452:	2c00      	cmp	r4, #0
    1454:	dc00      	bgt.n	1458 <_dtoa_r+0x3f8>
    1456:	e0e3      	b.n	1620 <_dtoa_r+0x5c0>
    1458:	9c06      	ldr	r4, [sp, #24]
    145a:	1c30      	adds	r0, r6, #0
    145c:	3c01      	subs	r4, #1
    145e:	1c39      	adds	r1, r7, #0
    1460:	4aab      	ldr	r2, [pc, #684]	; (1710 <_dtoa_r+0x6b0>)
    1462:	4bac      	ldr	r3, [pc, #688]	; (1714 <_dtoa_r+0x6b4>)
    1464:	9411      	str	r4, [sp, #68]	; 0x44
    1466:	f001 fff5 	bl	3454 <__aeabi_dmul>
    146a:	3501      	adds	r5, #1
    146c:	9004      	str	r0, [sp, #16]
    146e:	9105      	str	r1, [sp, #20]
    1470:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    1472:	e002      	b.n	147a <_dtoa_r+0x41a>
    1474:	9c06      	ldr	r4, [sp, #24]
    1476:	9411      	str	r4, [sp, #68]	; 0x44
    1478:	9c08      	ldr	r4, [sp, #32]
    147a:	1c28      	adds	r0, r5, #0
    147c:	9e04      	ldr	r6, [sp, #16]
    147e:	9f05      	ldr	r7, [sp, #20]
    1480:	940e      	str	r4, [sp, #56]	; 0x38
    1482:	f002 fddf 	bl	4044 <__aeabi_i2d>
    1486:	1c32      	adds	r2, r6, #0
    1488:	1c3b      	adds	r3, r7, #0
    148a:	f001 ffe3 	bl	3454 <__aeabi_dmul>
    148e:	4aa2      	ldr	r2, [pc, #648]	; (1718 <_dtoa_r+0x6b8>)
    1490:	4ba2      	ldr	r3, [pc, #648]	; (171c <_dtoa_r+0x6bc>)
    1492:	f001 f853 	bl	253c <__aeabi_dadd>
    1496:	1c04      	adds	r4, r0, #0
    1498:	48a7      	ldr	r0, [pc, #668]	; (1738 <_dtoa_r+0x6d8>)
    149a:	1808      	adds	r0, r1, r0
    149c:	990e      	ldr	r1, [sp, #56]	; 0x38
    149e:	9004      	str	r0, [sp, #16]
    14a0:	1c05      	adds	r5, r0, #0
    14a2:	2900      	cmp	r1, #0
    14a4:	d11b      	bne.n	14de <_dtoa_r+0x47e>
    14a6:	4a9e      	ldr	r2, [pc, #632]	; (1720 <_dtoa_r+0x6c0>)
    14a8:	4b9e      	ldr	r3, [pc, #632]	; (1724 <_dtoa_r+0x6c4>)
    14aa:	1c30      	adds	r0, r6, #0
    14ac:	1c39      	adds	r1, r7, #0
    14ae:	f002 fa61 	bl	3974 <__aeabi_dsub>
    14b2:	1c22      	adds	r2, r4, #0
    14b4:	9b04      	ldr	r3, [sp, #16]
    14b6:	1c06      	adds	r6, r0, #0
    14b8:	1c0f      	adds	r7, r1, #0
    14ba:	f001 f82b 	bl	2514 <__aeabi_dcmpgt>
    14be:	2800      	cmp	r0, #0
    14c0:	d000      	beq.n	14c4 <_dtoa_r+0x464>
    14c2:	e25c      	b.n	197e <_dtoa_r+0x91e>
    14c4:	1c22      	adds	r2, r4, #0
    14c6:	2580      	movs	r5, #128	; 0x80
    14c8:	9c04      	ldr	r4, [sp, #16]
    14ca:	062d      	lsls	r5, r5, #24
    14cc:	1c30      	adds	r0, r6, #0
    14ce:	1c39      	adds	r1, r7, #0
    14d0:	1963      	adds	r3, r4, r5
    14d2:	f001 f80b 	bl	24ec <__aeabi_dcmplt>
    14d6:	2800      	cmp	r0, #0
    14d8:	d000      	beq.n	14dc <_dtoa_r+0x47c>
    14da:	e247      	b.n	196c <_dtoa_r+0x90c>
    14dc:	e0a0      	b.n	1620 <_dtoa_r+0x5c0>
    14de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    14e0:	4b93      	ldr	r3, [pc, #588]	; (1730 <_dtoa_r+0x6d0>)
    14e2:	3a01      	subs	r2, #1
    14e4:	9810      	ldr	r0, [sp, #64]	; 0x40
    14e6:	00d2      	lsls	r2, r2, #3
    14e8:	189b      	adds	r3, r3, r2
    14ea:	2800      	cmp	r0, #0
    14ec:	d049      	beq.n	1582 <_dtoa_r+0x522>
    14ee:	681a      	ldr	r2, [r3, #0]
    14f0:	685b      	ldr	r3, [r3, #4]
    14f2:	488d      	ldr	r0, [pc, #564]	; (1728 <_dtoa_r+0x6c8>)
    14f4:	498d      	ldr	r1, [pc, #564]	; (172c <_dtoa_r+0x6cc>)
    14f6:	f001 fb43 	bl	2b80 <__aeabi_ddiv>
    14fa:	1c2b      	adds	r3, r5, #0
    14fc:	1c22      	adds	r2, r4, #0
    14fe:	f002 fa39 	bl	3974 <__aeabi_dsub>
    1502:	9004      	str	r0, [sp, #16]
    1504:	9105      	str	r1, [sp, #20]
    1506:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1508:	1c39      	adds	r1, r7, #0
    150a:	1c30      	adds	r0, r6, #0
    150c:	f002 fd66 	bl	3fdc <__aeabi_d2iz>
    1510:	1c04      	adds	r4, r0, #0
    1512:	f002 fd97 	bl	4044 <__aeabi_i2d>
    1516:	1c02      	adds	r2, r0, #0
    1518:	1c0b      	adds	r3, r1, #0
    151a:	1c30      	adds	r0, r6, #0
    151c:	1c39      	adds	r1, r7, #0
    151e:	f002 fa29 	bl	3974 <__aeabi_dsub>
    1522:	3501      	adds	r5, #1
    1524:	1e6b      	subs	r3, r5, #1
    1526:	3430      	adds	r4, #48	; 0x30
    1528:	701c      	strb	r4, [r3, #0]
    152a:	9a04      	ldr	r2, [sp, #16]
    152c:	9b05      	ldr	r3, [sp, #20]
    152e:	1c06      	adds	r6, r0, #0
    1530:	1c0f      	adds	r7, r1, #0
    1532:	f000 ffdb 	bl	24ec <__aeabi_dcmplt>
    1536:	2800      	cmp	r0, #0
    1538:	d000      	beq.n	153c <_dtoa_r+0x4dc>
    153a:	e353      	b.n	1be4 <_dtoa_r+0xb84>
    153c:	1c32      	adds	r2, r6, #0
    153e:	1c3b      	adds	r3, r7, #0
    1540:	4972      	ldr	r1, [pc, #456]	; (170c <_dtoa_r+0x6ac>)
    1542:	4871      	ldr	r0, [pc, #452]	; (1708 <_dtoa_r+0x6a8>)
    1544:	f002 fa16 	bl	3974 <__aeabi_dsub>
    1548:	9a04      	ldr	r2, [sp, #16]
    154a:	9b05      	ldr	r3, [sp, #20]
    154c:	f000 ffce 	bl	24ec <__aeabi_dcmplt>
    1550:	2800      	cmp	r0, #0
    1552:	d000      	beq.n	1556 <_dtoa_r+0x4f6>
    1554:	e0cb      	b.n	16ee <_dtoa_r+0x68e>
    1556:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1558:	1b2b      	subs	r3, r5, r4
    155a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    155c:	42a3      	cmp	r3, r4
    155e:	da5f      	bge.n	1620 <_dtoa_r+0x5c0>
    1560:	9804      	ldr	r0, [sp, #16]
    1562:	9905      	ldr	r1, [sp, #20]
    1564:	4a6a      	ldr	r2, [pc, #424]	; (1710 <_dtoa_r+0x6b0>)
    1566:	4b6b      	ldr	r3, [pc, #428]	; (1714 <_dtoa_r+0x6b4>)
    1568:	f001 ff74 	bl	3454 <__aeabi_dmul>
    156c:	4a68      	ldr	r2, [pc, #416]	; (1710 <_dtoa_r+0x6b0>)
    156e:	4b69      	ldr	r3, [pc, #420]	; (1714 <_dtoa_r+0x6b4>)
    1570:	9004      	str	r0, [sp, #16]
    1572:	9105      	str	r1, [sp, #20]
    1574:	1c30      	adds	r0, r6, #0
    1576:	1c39      	adds	r1, r7, #0
    1578:	f001 ff6c 	bl	3454 <__aeabi_dmul>
    157c:	1c06      	adds	r6, r0, #0
    157e:	1c0f      	adds	r7, r1, #0
    1580:	e7c2      	b.n	1508 <_dtoa_r+0x4a8>
    1582:	6818      	ldr	r0, [r3, #0]
    1584:	6859      	ldr	r1, [r3, #4]
    1586:	1c22      	adds	r2, r4, #0
    1588:	1c2b      	adds	r3, r5, #0
    158a:	f001 ff63 	bl	3454 <__aeabi_dmul>
    158e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1590:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    1592:	9004      	str	r0, [sp, #16]
    1594:	9105      	str	r1, [sp, #20]
    1596:	1965      	adds	r5, r4, r5
    1598:	9517      	str	r5, [sp, #92]	; 0x5c
    159a:	1c39      	adds	r1, r7, #0
    159c:	1c30      	adds	r0, r6, #0
    159e:	f002 fd1d 	bl	3fdc <__aeabi_d2iz>
    15a2:	1c05      	adds	r5, r0, #0
    15a4:	f002 fd4e 	bl	4044 <__aeabi_i2d>
    15a8:	1c02      	adds	r2, r0, #0
    15aa:	1c0b      	adds	r3, r1, #0
    15ac:	1c30      	adds	r0, r6, #0
    15ae:	1c39      	adds	r1, r7, #0
    15b0:	f002 f9e0 	bl	3974 <__aeabi_dsub>
    15b4:	3530      	adds	r5, #48	; 0x30
    15b6:	7025      	strb	r5, [r4, #0]
    15b8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    15ba:	3401      	adds	r4, #1
    15bc:	1c06      	adds	r6, r0, #0
    15be:	1c0f      	adds	r7, r1, #0
    15c0:	42ac      	cmp	r4, r5
    15c2:	d126      	bne.n	1612 <_dtoa_r+0x5b2>
    15c4:	980e      	ldr	r0, [sp, #56]	; 0x38
    15c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    15c8:	4a57      	ldr	r2, [pc, #348]	; (1728 <_dtoa_r+0x6c8>)
    15ca:	4b58      	ldr	r3, [pc, #352]	; (172c <_dtoa_r+0x6cc>)
    15cc:	1825      	adds	r5, r4, r0
    15ce:	9804      	ldr	r0, [sp, #16]
    15d0:	9905      	ldr	r1, [sp, #20]
    15d2:	f000 ffb3 	bl	253c <__aeabi_dadd>
    15d6:	1c02      	adds	r2, r0, #0
    15d8:	1c0b      	adds	r3, r1, #0
    15da:	1c30      	adds	r0, r6, #0
    15dc:	1c39      	adds	r1, r7, #0
    15de:	f000 ff99 	bl	2514 <__aeabi_dcmpgt>
    15e2:	2800      	cmp	r0, #0
    15e4:	d000      	beq.n	15e8 <_dtoa_r+0x588>
    15e6:	e082      	b.n	16ee <_dtoa_r+0x68e>
    15e8:	9a04      	ldr	r2, [sp, #16]
    15ea:	9b05      	ldr	r3, [sp, #20]
    15ec:	484e      	ldr	r0, [pc, #312]	; (1728 <_dtoa_r+0x6c8>)
    15ee:	494f      	ldr	r1, [pc, #316]	; (172c <_dtoa_r+0x6cc>)
    15f0:	f002 f9c0 	bl	3974 <__aeabi_dsub>
    15f4:	1c02      	adds	r2, r0, #0
    15f6:	1c0b      	adds	r3, r1, #0
    15f8:	1c30      	adds	r0, r6, #0
    15fa:	1c39      	adds	r1, r7, #0
    15fc:	f000 ff76 	bl	24ec <__aeabi_dcmplt>
    1600:	2800      	cmp	r0, #0
    1602:	d00d      	beq.n	1620 <_dtoa_r+0x5c0>
    1604:	1e6b      	subs	r3, r5, #1
    1606:	781a      	ldrb	r2, [r3, #0]
    1608:	2a30      	cmp	r2, #48	; 0x30
    160a:	d000      	beq.n	160e <_dtoa_r+0x5ae>
    160c:	e2ea      	b.n	1be4 <_dtoa_r+0xb84>
    160e:	1c1d      	adds	r5, r3, #0
    1610:	e7f8      	b.n	1604 <_dtoa_r+0x5a4>
    1612:	4a3f      	ldr	r2, [pc, #252]	; (1710 <_dtoa_r+0x6b0>)
    1614:	4b3f      	ldr	r3, [pc, #252]	; (1714 <_dtoa_r+0x6b4>)
    1616:	f001 ff1d 	bl	3454 <__aeabi_dmul>
    161a:	1c06      	adds	r6, r0, #0
    161c:	1c0f      	adds	r7, r1, #0
    161e:	e7bc      	b.n	159a <_dtoa_r+0x53a>
    1620:	9c14      	ldr	r4, [sp, #80]	; 0x50
    1622:	9d15      	ldr	r5, [sp, #84]	; 0x54
    1624:	9404      	str	r4, [sp, #16]
    1626:	9505      	str	r5, [sp, #20]
    1628:	9b19      	ldr	r3, [sp, #100]	; 0x64
    162a:	2b00      	cmp	r3, #0
    162c:	da00      	bge.n	1630 <_dtoa_r+0x5d0>
    162e:	e09f      	b.n	1770 <_dtoa_r+0x710>
    1630:	9d06      	ldr	r5, [sp, #24]
    1632:	2d0e      	cmp	r5, #14
    1634:	dd00      	ble.n	1638 <_dtoa_r+0x5d8>
    1636:	e09b      	b.n	1770 <_dtoa_r+0x710>
    1638:	4a3d      	ldr	r2, [pc, #244]	; (1730 <_dtoa_r+0x6d0>)
    163a:	00eb      	lsls	r3, r5, #3
    163c:	18d3      	adds	r3, r2, r3
    163e:	681c      	ldr	r4, [r3, #0]
    1640:	685d      	ldr	r5, [r3, #4]
    1642:	9402      	str	r4, [sp, #8]
    1644:	9503      	str	r5, [sp, #12]
    1646:	9d21      	ldr	r5, [sp, #132]	; 0x84
    1648:	2d00      	cmp	r5, #0
    164a:	da14      	bge.n	1676 <_dtoa_r+0x616>
    164c:	9c08      	ldr	r4, [sp, #32]
    164e:	2c00      	cmp	r4, #0
    1650:	dc11      	bgt.n	1676 <_dtoa_r+0x616>
    1652:	d000      	beq.n	1656 <_dtoa_r+0x5f6>
    1654:	e18c      	b.n	1970 <_dtoa_r+0x910>
    1656:	4a32      	ldr	r2, [pc, #200]	; (1720 <_dtoa_r+0x6c0>)
    1658:	4b32      	ldr	r3, [pc, #200]	; (1724 <_dtoa_r+0x6c4>)
    165a:	9802      	ldr	r0, [sp, #8]
    165c:	9903      	ldr	r1, [sp, #12]
    165e:	f001 fef9 	bl	3454 <__aeabi_dmul>
    1662:	9a04      	ldr	r2, [sp, #16]
    1664:	9b05      	ldr	r3, [sp, #20]
    1666:	f000 ff5f 	bl	2528 <__aeabi_dcmpge>
    166a:	9f08      	ldr	r7, [sp, #32]
    166c:	1c3e      	adds	r6, r7, #0
    166e:	2800      	cmp	r0, #0
    1670:	d000      	beq.n	1674 <_dtoa_r+0x614>
    1672:	e17f      	b.n	1974 <_dtoa_r+0x914>
    1674:	e187      	b.n	1986 <_dtoa_r+0x926>
    1676:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1678:	9e04      	ldr	r6, [sp, #16]
    167a:	9f05      	ldr	r7, [sp, #20]
    167c:	9a02      	ldr	r2, [sp, #8]
    167e:	9b03      	ldr	r3, [sp, #12]
    1680:	1c30      	adds	r0, r6, #0
    1682:	1c39      	adds	r1, r7, #0
    1684:	f001 fa7c 	bl	2b80 <__aeabi_ddiv>
    1688:	f002 fca8 	bl	3fdc <__aeabi_d2iz>
    168c:	1c04      	adds	r4, r0, #0
    168e:	f002 fcd9 	bl	4044 <__aeabi_i2d>
    1692:	9a02      	ldr	r2, [sp, #8]
    1694:	9b03      	ldr	r3, [sp, #12]
    1696:	f001 fedd 	bl	3454 <__aeabi_dmul>
    169a:	1c02      	adds	r2, r0, #0
    169c:	1c0b      	adds	r3, r1, #0
    169e:	1c30      	adds	r0, r6, #0
    16a0:	1c39      	adds	r1, r7, #0
    16a2:	f002 f967 	bl	3974 <__aeabi_dsub>
    16a6:	3501      	adds	r5, #1
    16a8:	1c02      	adds	r2, r0, #0
    16aa:	1c20      	adds	r0, r4, #0
    16ac:	3030      	adds	r0, #48	; 0x30
    16ae:	1c0b      	adds	r3, r1, #0
    16b0:	1e69      	subs	r1, r5, #1
    16b2:	7008      	strb	r0, [r1, #0]
    16b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    16b6:	1a29      	subs	r1, r5, r0
    16b8:	9808      	ldr	r0, [sp, #32]
    16ba:	4281      	cmp	r1, r0
    16bc:	d148      	bne.n	1750 <_dtoa_r+0x6f0>
    16be:	1c10      	adds	r0, r2, #0
    16c0:	1c19      	adds	r1, r3, #0
    16c2:	f000 ff3b 	bl	253c <__aeabi_dadd>
    16c6:	9a02      	ldr	r2, [sp, #8]
    16c8:	9b03      	ldr	r3, [sp, #12]
    16ca:	1c06      	adds	r6, r0, #0
    16cc:	1c0f      	adds	r7, r1, #0
    16ce:	f000 ff21 	bl	2514 <__aeabi_dcmpgt>
    16d2:	2800      	cmp	r0, #0
    16d4:	d10d      	bne.n	16f2 <_dtoa_r+0x692>
    16d6:	1c30      	adds	r0, r6, #0
    16d8:	1c39      	adds	r1, r7, #0
    16da:	9a02      	ldr	r2, [sp, #8]
    16dc:	9b03      	ldr	r3, [sp, #12]
    16de:	f000 feff 	bl	24e0 <__aeabi_dcmpeq>
    16e2:	2800      	cmp	r0, #0
    16e4:	d100      	bne.n	16e8 <_dtoa_r+0x688>
    16e6:	e27f      	b.n	1be8 <_dtoa_r+0xb88>
    16e8:	07e1      	lsls	r1, r4, #31
    16ea:	d402      	bmi.n	16f2 <_dtoa_r+0x692>
    16ec:	e27c      	b.n	1be8 <_dtoa_r+0xb88>
    16ee:	9c11      	ldr	r4, [sp, #68]	; 0x44
    16f0:	9406      	str	r4, [sp, #24]
    16f2:	1e6b      	subs	r3, r5, #1
    16f4:	781a      	ldrb	r2, [r3, #0]
    16f6:	2a39      	cmp	r2, #57	; 0x39
    16f8:	d126      	bne.n	1748 <_dtoa_r+0x6e8>
    16fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    16fc:	42a3      	cmp	r3, r4
    16fe:	d01d      	beq.n	173c <_dtoa_r+0x6dc>
    1700:	1c1d      	adds	r5, r3, #0
    1702:	e7f6      	b.n	16f2 <_dtoa_r+0x692>
    1704:	46c0      	nop			; (mov r8, r8)
    1706:	46c0      	nop			; (mov r8, r8)
    1708:	00000000 	.word	0x00000000
    170c:	3ff00000 	.word	0x3ff00000
    1710:	00000000 	.word	0x00000000
    1714:	40240000 	.word	0x40240000
    1718:	00000000 	.word	0x00000000
    171c:	401c0000 	.word	0x401c0000
    1720:	00000000 	.word	0x00000000
    1724:	40140000 	.word	0x40140000
    1728:	00000000 	.word	0x00000000
    172c:	3fe00000 	.word	0x3fe00000
    1730:	00004218 	.word	0x00004218
    1734:	000042e0 	.word	0x000042e0
    1738:	fcc00000 	.word	0xfcc00000
    173c:	9c06      	ldr	r4, [sp, #24]
    173e:	2230      	movs	r2, #48	; 0x30
    1740:	3401      	adds	r4, #1
    1742:	9406      	str	r4, [sp, #24]
    1744:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1746:	7022      	strb	r2, [r4, #0]
    1748:	781a      	ldrb	r2, [r3, #0]
    174a:	3201      	adds	r2, #1
    174c:	701a      	strb	r2, [r3, #0]
    174e:	e24b      	b.n	1be8 <_dtoa_r+0xb88>
    1750:	1c10      	adds	r0, r2, #0
    1752:	1c19      	adds	r1, r3, #0
    1754:	4bc9      	ldr	r3, [pc, #804]	; (1a7c <_dtoa_r+0xa1c>)
    1756:	4ac8      	ldr	r2, [pc, #800]	; (1a78 <_dtoa_r+0xa18>)
    1758:	f001 fe7c 	bl	3454 <__aeabi_dmul>
    175c:	4ac8      	ldr	r2, [pc, #800]	; (1a80 <_dtoa_r+0xa20>)
    175e:	4bc9      	ldr	r3, [pc, #804]	; (1a84 <_dtoa_r+0xa24>)
    1760:	1c06      	adds	r6, r0, #0
    1762:	1c0f      	adds	r7, r1, #0
    1764:	f000 febc 	bl	24e0 <__aeabi_dcmpeq>
    1768:	2800      	cmp	r0, #0
    176a:	d100      	bne.n	176e <_dtoa_r+0x70e>
    176c:	e786      	b.n	167c <_dtoa_r+0x61c>
    176e:	e23b      	b.n	1be8 <_dtoa_r+0xb88>
    1770:	9d10      	ldr	r5, [sp, #64]	; 0x40
    1772:	2d00      	cmp	r5, #0
    1774:	d031      	beq.n	17da <_dtoa_r+0x77a>
    1776:	9c20      	ldr	r4, [sp, #128]	; 0x80
    1778:	2c01      	cmp	r4, #1
    177a:	dc0b      	bgt.n	1794 <_dtoa_r+0x734>
    177c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    177e:	2d00      	cmp	r5, #0
    1780:	d002      	beq.n	1788 <_dtoa_r+0x728>
    1782:	48c1      	ldr	r0, [pc, #772]	; (1a88 <_dtoa_r+0xa28>)
    1784:	181b      	adds	r3, r3, r0
    1786:	e002      	b.n	178e <_dtoa_r+0x72e>
    1788:	9918      	ldr	r1, [sp, #96]	; 0x60
    178a:	2336      	movs	r3, #54	; 0x36
    178c:	1a5b      	subs	r3, r3, r1
    178e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    1790:	9c02      	ldr	r4, [sp, #8]
    1792:	e016      	b.n	17c2 <_dtoa_r+0x762>
    1794:	9d08      	ldr	r5, [sp, #32]
    1796:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    1798:	3d01      	subs	r5, #1
    179a:	42ac      	cmp	r4, r5
    179c:	db01      	blt.n	17a2 <_dtoa_r+0x742>
    179e:	1b65      	subs	r5, r4, r5
    17a0:	e006      	b.n	17b0 <_dtoa_r+0x750>
    17a2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    17a4:	950d      	str	r5, [sp, #52]	; 0x34
    17a6:	1b2b      	subs	r3, r5, r4
    17a8:	9c12      	ldr	r4, [sp, #72]	; 0x48
    17aa:	2500      	movs	r5, #0
    17ac:	18e4      	adds	r4, r4, r3
    17ae:	9412      	str	r4, [sp, #72]	; 0x48
    17b0:	9c08      	ldr	r4, [sp, #32]
    17b2:	2c00      	cmp	r4, #0
    17b4:	da03      	bge.n	17be <_dtoa_r+0x75e>
    17b6:	9802      	ldr	r0, [sp, #8]
    17b8:	2300      	movs	r3, #0
    17ba:	1b04      	subs	r4, r0, r4
    17bc:	e001      	b.n	17c2 <_dtoa_r+0x762>
    17be:	9c02      	ldr	r4, [sp, #8]
    17c0:	9b08      	ldr	r3, [sp, #32]
    17c2:	9902      	ldr	r1, [sp, #8]
    17c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    17c6:	18c9      	adds	r1, r1, r3
    17c8:	9102      	str	r1, [sp, #8]
    17ca:	18d2      	adds	r2, r2, r3
    17cc:	9807      	ldr	r0, [sp, #28]
    17ce:	2101      	movs	r1, #1
    17d0:	9209      	str	r2, [sp, #36]	; 0x24
    17d2:	f000 fb07 	bl	1de4 <__i2b>
    17d6:	1c06      	adds	r6, r0, #0
    17d8:	e002      	b.n	17e0 <_dtoa_r+0x780>
    17da:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    17dc:	9c02      	ldr	r4, [sp, #8]
    17de:	9e10      	ldr	r6, [sp, #64]	; 0x40
    17e0:	2c00      	cmp	r4, #0
    17e2:	d00c      	beq.n	17fe <_dtoa_r+0x79e>
    17e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    17e6:	2b00      	cmp	r3, #0
    17e8:	dd09      	ble.n	17fe <_dtoa_r+0x79e>
    17ea:	42a3      	cmp	r3, r4
    17ec:	dd00      	ble.n	17f0 <_dtoa_r+0x790>
    17ee:	1c23      	adds	r3, r4, #0
    17f0:	9802      	ldr	r0, [sp, #8]
    17f2:	9909      	ldr	r1, [sp, #36]	; 0x24
    17f4:	1ac0      	subs	r0, r0, r3
    17f6:	1ac9      	subs	r1, r1, r3
    17f8:	9002      	str	r0, [sp, #8]
    17fa:	1ae4      	subs	r4, r4, r3
    17fc:	9109      	str	r1, [sp, #36]	; 0x24
    17fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1800:	2a00      	cmp	r2, #0
    1802:	dd21      	ble.n	1848 <_dtoa_r+0x7e8>
    1804:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1806:	2b00      	cmp	r3, #0
    1808:	d018      	beq.n	183c <_dtoa_r+0x7dc>
    180a:	2d00      	cmp	r5, #0
    180c:	dd10      	ble.n	1830 <_dtoa_r+0x7d0>
    180e:	1c31      	adds	r1, r6, #0
    1810:	1c2a      	adds	r2, r5, #0
    1812:	9807      	ldr	r0, [sp, #28]
    1814:	f000 fb7e 	bl	1f14 <__pow5mult>
    1818:	1c06      	adds	r6, r0, #0
    181a:	1c31      	adds	r1, r6, #0
    181c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    181e:	9807      	ldr	r0, [sp, #28]
    1820:	f000 fae9 	bl	1df6 <__multiply>
    1824:	990a      	ldr	r1, [sp, #40]	; 0x28
    1826:	1c07      	adds	r7, r0, #0
    1828:	9807      	ldr	r0, [sp, #28]
    182a:	f000 fa3b 	bl	1ca4 <_Bfree>
    182e:	970a      	str	r7, [sp, #40]	; 0x28
    1830:	980d      	ldr	r0, [sp, #52]	; 0x34
    1832:	1b42      	subs	r2, r0, r5
    1834:	d008      	beq.n	1848 <_dtoa_r+0x7e8>
    1836:	9807      	ldr	r0, [sp, #28]
    1838:	990a      	ldr	r1, [sp, #40]	; 0x28
    183a:	e002      	b.n	1842 <_dtoa_r+0x7e2>
    183c:	9807      	ldr	r0, [sp, #28]
    183e:	990a      	ldr	r1, [sp, #40]	; 0x28
    1840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1842:	f000 fb67 	bl	1f14 <__pow5mult>
    1846:	900a      	str	r0, [sp, #40]	; 0x28
    1848:	9807      	ldr	r0, [sp, #28]
    184a:	2101      	movs	r1, #1
    184c:	f000 faca 	bl	1de4 <__i2b>
    1850:	9d12      	ldr	r5, [sp, #72]	; 0x48
    1852:	1c07      	adds	r7, r0, #0
    1854:	2d00      	cmp	r5, #0
    1856:	dd05      	ble.n	1864 <_dtoa_r+0x804>
    1858:	1c39      	adds	r1, r7, #0
    185a:	9807      	ldr	r0, [sp, #28]
    185c:	1c2a      	adds	r2, r5, #0
    185e:	f000 fb59 	bl	1f14 <__pow5mult>
    1862:	1c07      	adds	r7, r0, #0
    1864:	9820      	ldr	r0, [sp, #128]	; 0x80
    1866:	2500      	movs	r5, #0
    1868:	2801      	cmp	r0, #1
    186a:	dc10      	bgt.n	188e <_dtoa_r+0x82e>
    186c:	9904      	ldr	r1, [sp, #16]
    186e:	42a9      	cmp	r1, r5
    1870:	d10d      	bne.n	188e <_dtoa_r+0x82e>
    1872:	9a05      	ldr	r2, [sp, #20]
    1874:	0313      	lsls	r3, r2, #12
    1876:	42ab      	cmp	r3, r5
    1878:	d109      	bne.n	188e <_dtoa_r+0x82e>
    187a:	4b84      	ldr	r3, [pc, #528]	; (1a8c <_dtoa_r+0xa2c>)
    187c:	4213      	tst	r3, r2
    187e:	d006      	beq.n	188e <_dtoa_r+0x82e>
    1880:	9d02      	ldr	r5, [sp, #8]
    1882:	3501      	adds	r5, #1
    1884:	9502      	str	r5, [sp, #8]
    1886:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1888:	3501      	adds	r5, #1
    188a:	9509      	str	r5, [sp, #36]	; 0x24
    188c:	2501      	movs	r5, #1
    188e:	9912      	ldr	r1, [sp, #72]	; 0x48
    1890:	2001      	movs	r0, #1
    1892:	2900      	cmp	r1, #0
    1894:	d008      	beq.n	18a8 <_dtoa_r+0x848>
    1896:	693b      	ldr	r3, [r7, #16]
    1898:	3303      	adds	r3, #3
    189a:	009b      	lsls	r3, r3, #2
    189c:	18fb      	adds	r3, r7, r3
    189e:	6858      	ldr	r0, [r3, #4]
    18a0:	f000 fa57 	bl	1d52 <__hi0bits>
    18a4:	2320      	movs	r3, #32
    18a6:	1a18      	subs	r0, r3, r0
    18a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    18aa:	231f      	movs	r3, #31
    18ac:	1880      	adds	r0, r0, r2
    18ae:	4018      	ands	r0, r3
    18b0:	d00d      	beq.n	18ce <_dtoa_r+0x86e>
    18b2:	2320      	movs	r3, #32
    18b4:	1a1b      	subs	r3, r3, r0
    18b6:	2b04      	cmp	r3, #4
    18b8:	dd06      	ble.n	18c8 <_dtoa_r+0x868>
    18ba:	231c      	movs	r3, #28
    18bc:	1a18      	subs	r0, r3, r0
    18be:	9b02      	ldr	r3, [sp, #8]
    18c0:	1824      	adds	r4, r4, r0
    18c2:	181b      	adds	r3, r3, r0
    18c4:	9302      	str	r3, [sp, #8]
    18c6:	e008      	b.n	18da <_dtoa_r+0x87a>
    18c8:	2b04      	cmp	r3, #4
    18ca:	d008      	beq.n	18de <_dtoa_r+0x87e>
    18cc:	1c18      	adds	r0, r3, #0
    18ce:	9902      	ldr	r1, [sp, #8]
    18d0:	301c      	adds	r0, #28
    18d2:	1809      	adds	r1, r1, r0
    18d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    18d6:	9102      	str	r1, [sp, #8]
    18d8:	1824      	adds	r4, r4, r0
    18da:	1812      	adds	r2, r2, r0
    18dc:	9209      	str	r2, [sp, #36]	; 0x24
    18de:	9b02      	ldr	r3, [sp, #8]
    18e0:	2b00      	cmp	r3, #0
    18e2:	dd05      	ble.n	18f0 <_dtoa_r+0x890>
    18e4:	9807      	ldr	r0, [sp, #28]
    18e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    18e8:	1c1a      	adds	r2, r3, #0
    18ea:	f000 fb65 	bl	1fb8 <__lshift>
    18ee:	900a      	str	r0, [sp, #40]	; 0x28
    18f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    18f2:	2800      	cmp	r0, #0
    18f4:	dd05      	ble.n	1902 <_dtoa_r+0x8a2>
    18f6:	1c39      	adds	r1, r7, #0
    18f8:	9807      	ldr	r0, [sp, #28]
    18fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    18fc:	f000 fb5c 	bl	1fb8 <__lshift>
    1900:	1c07      	adds	r7, r0, #0
    1902:	9913      	ldr	r1, [sp, #76]	; 0x4c
    1904:	2900      	cmp	r1, #0
    1906:	d01b      	beq.n	1940 <_dtoa_r+0x8e0>
    1908:	980a      	ldr	r0, [sp, #40]	; 0x28
    190a:	1c39      	adds	r1, r7, #0
    190c:	f000 fba6 	bl	205c <__mcmp>
    1910:	2800      	cmp	r0, #0
    1912:	da15      	bge.n	1940 <_dtoa_r+0x8e0>
    1914:	9a06      	ldr	r2, [sp, #24]
    1916:	2300      	movs	r3, #0
    1918:	3a01      	subs	r2, #1
    191a:	9206      	str	r2, [sp, #24]
    191c:	9807      	ldr	r0, [sp, #28]
    191e:	990a      	ldr	r1, [sp, #40]	; 0x28
    1920:	220a      	movs	r2, #10
    1922:	f000 f9d8 	bl	1cd6 <__multadd>
    1926:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1928:	900a      	str	r0, [sp, #40]	; 0x28
    192a:	9810      	ldr	r0, [sp, #64]	; 0x40
    192c:	9308      	str	r3, [sp, #32]
    192e:	2800      	cmp	r0, #0
    1930:	d006      	beq.n	1940 <_dtoa_r+0x8e0>
    1932:	1c31      	adds	r1, r6, #0
    1934:	9807      	ldr	r0, [sp, #28]
    1936:	220a      	movs	r2, #10
    1938:	2300      	movs	r3, #0
    193a:	f000 f9cc 	bl	1cd6 <__multadd>
    193e:	1c06      	adds	r6, r0, #0
    1940:	9908      	ldr	r1, [sp, #32]
    1942:	2900      	cmp	r1, #0
    1944:	dc2a      	bgt.n	199c <_dtoa_r+0x93c>
    1946:	9a20      	ldr	r2, [sp, #128]	; 0x80
    1948:	2a02      	cmp	r2, #2
    194a:	dd27      	ble.n	199c <_dtoa_r+0x93c>
    194c:	2900      	cmp	r1, #0
    194e:	d111      	bne.n	1974 <_dtoa_r+0x914>
    1950:	1c39      	adds	r1, r7, #0
    1952:	9807      	ldr	r0, [sp, #28]
    1954:	2205      	movs	r2, #5
    1956:	9b08      	ldr	r3, [sp, #32]
    1958:	f000 f9bd 	bl	1cd6 <__multadd>
    195c:	1c07      	adds	r7, r0, #0
    195e:	1c39      	adds	r1, r7, #0
    1960:	980a      	ldr	r0, [sp, #40]	; 0x28
    1962:	f000 fb7b 	bl	205c <__mcmp>
    1966:	2800      	cmp	r0, #0
    1968:	dc0d      	bgt.n	1986 <_dtoa_r+0x926>
    196a:	e003      	b.n	1974 <_dtoa_r+0x914>
    196c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    196e:	e000      	b.n	1972 <_dtoa_r+0x912>
    1970:	2700      	movs	r7, #0
    1972:	1c3e      	adds	r6, r7, #0
    1974:	9c21      	ldr	r4, [sp, #132]	; 0x84
    1976:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1978:	43e4      	mvns	r4, r4
    197a:	9406      	str	r4, [sp, #24]
    197c:	e00b      	b.n	1996 <_dtoa_r+0x936>
    197e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    1980:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    1982:	9506      	str	r5, [sp, #24]
    1984:	1c3e      	adds	r6, r7, #0
    1986:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1988:	2331      	movs	r3, #49	; 0x31
    198a:	7023      	strb	r3, [r4, #0]
    198c:	9c06      	ldr	r4, [sp, #24]
    198e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1990:	3401      	adds	r4, #1
    1992:	3501      	adds	r5, #1
    1994:	9406      	str	r4, [sp, #24]
    1996:	9602      	str	r6, [sp, #8]
    1998:	2600      	movs	r6, #0
    199a:	e10f      	b.n	1bbc <_dtoa_r+0xb5c>
    199c:	9810      	ldr	r0, [sp, #64]	; 0x40
    199e:	2800      	cmp	r0, #0
    19a0:	d100      	bne.n	19a4 <_dtoa_r+0x944>
    19a2:	e0c5      	b.n	1b30 <_dtoa_r+0xad0>
    19a4:	2c00      	cmp	r4, #0
    19a6:	dd05      	ble.n	19b4 <_dtoa_r+0x954>
    19a8:	1c31      	adds	r1, r6, #0
    19aa:	9807      	ldr	r0, [sp, #28]
    19ac:	1c22      	adds	r2, r4, #0
    19ae:	f000 fb03 	bl	1fb8 <__lshift>
    19b2:	1c06      	adds	r6, r0, #0
    19b4:	9602      	str	r6, [sp, #8]
    19b6:	2d00      	cmp	r5, #0
    19b8:	d012      	beq.n	19e0 <_dtoa_r+0x980>
    19ba:	6871      	ldr	r1, [r6, #4]
    19bc:	9807      	ldr	r0, [sp, #28]
    19be:	f000 f939 	bl	1c34 <_Balloc>
    19c2:	6932      	ldr	r2, [r6, #16]
    19c4:	1c31      	adds	r1, r6, #0
    19c6:	3202      	adds	r2, #2
    19c8:	1c04      	adds	r4, r0, #0
    19ca:	0092      	lsls	r2, r2, #2
    19cc:	310c      	adds	r1, #12
    19ce:	300c      	adds	r0, #12
    19d0:	f7fe ff60 	bl	894 <memcpy>
    19d4:	9807      	ldr	r0, [sp, #28]
    19d6:	1c21      	adds	r1, r4, #0
    19d8:	2201      	movs	r2, #1
    19da:	f000 faed 	bl	1fb8 <__lshift>
    19de:	9002      	str	r0, [sp, #8]
    19e0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    19e2:	9d08      	ldr	r5, [sp, #32]
    19e4:	1c23      	adds	r3, r4, #0
    19e6:	3b01      	subs	r3, #1
    19e8:	195b      	adds	r3, r3, r5
    19ea:	9409      	str	r4, [sp, #36]	; 0x24
    19ec:	9310      	str	r3, [sp, #64]	; 0x40
    19ee:	1c39      	adds	r1, r7, #0
    19f0:	980a      	ldr	r0, [sp, #40]	; 0x28
    19f2:	f7ff faa9 	bl	f48 <quorem>
    19f6:	1c31      	adds	r1, r6, #0
    19f8:	900d      	str	r0, [sp, #52]	; 0x34
    19fa:	1c04      	adds	r4, r0, #0
    19fc:	980a      	ldr	r0, [sp, #40]	; 0x28
    19fe:	f000 fb2d 	bl	205c <__mcmp>
    1a02:	1c39      	adds	r1, r7, #0
    1a04:	900c      	str	r0, [sp, #48]	; 0x30
    1a06:	9a02      	ldr	r2, [sp, #8]
    1a08:	9807      	ldr	r0, [sp, #28]
    1a0a:	f000 fb42 	bl	2092 <__mdiff>
    1a0e:	1c05      	adds	r5, r0, #0
    1a10:	68c0      	ldr	r0, [r0, #12]
    1a12:	3430      	adds	r4, #48	; 0x30
    1a14:	2800      	cmp	r0, #0
    1a16:	d105      	bne.n	1a24 <_dtoa_r+0x9c4>
    1a18:	980a      	ldr	r0, [sp, #40]	; 0x28
    1a1a:	1c29      	adds	r1, r5, #0
    1a1c:	f000 fb1e 	bl	205c <__mcmp>
    1a20:	9008      	str	r0, [sp, #32]
    1a22:	e001      	b.n	1a28 <_dtoa_r+0x9c8>
    1a24:	2101      	movs	r1, #1
    1a26:	9108      	str	r1, [sp, #32]
    1a28:	1c29      	adds	r1, r5, #0
    1a2a:	9807      	ldr	r0, [sp, #28]
    1a2c:	f000 f93a 	bl	1ca4 <_Bfree>
    1a30:	9b08      	ldr	r3, [sp, #32]
    1a32:	9d20      	ldr	r5, [sp, #128]	; 0x80
    1a34:	432b      	orrs	r3, r5
    1a36:	d10d      	bne.n	1a54 <_dtoa_r+0x9f4>
    1a38:	9804      	ldr	r0, [sp, #16]
    1a3a:	2301      	movs	r3, #1
    1a3c:	4203      	tst	r3, r0
    1a3e:	d109      	bne.n	1a54 <_dtoa_r+0x9f4>
    1a40:	2c39      	cmp	r4, #57	; 0x39
    1a42:	d044      	beq.n	1ace <_dtoa_r+0xa6e>
    1a44:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    1a46:	2d00      	cmp	r5, #0
    1a48:	dd01      	ble.n	1a4e <_dtoa_r+0x9ee>
    1a4a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    1a4c:	3431      	adds	r4, #49	; 0x31
    1a4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1a50:	3501      	adds	r5, #1
    1a52:	e044      	b.n	1ade <_dtoa_r+0xa7e>
    1a54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    1a56:	2d00      	cmp	r5, #0
    1a58:	da03      	bge.n	1a62 <_dtoa_r+0xa02>
    1a5a:	9d08      	ldr	r5, [sp, #32]
    1a5c:	2d00      	cmp	r5, #0
    1a5e:	dc17      	bgt.n	1a90 <_dtoa_r+0xa30>
    1a60:	e028      	b.n	1ab4 <_dtoa_r+0xa54>
    1a62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1a64:	9d20      	ldr	r5, [sp, #128]	; 0x80
    1a66:	432b      	orrs	r3, r5
    1a68:	d129      	bne.n	1abe <_dtoa_r+0xa5e>
    1a6a:	9804      	ldr	r0, [sp, #16]
    1a6c:	2301      	movs	r3, #1
    1a6e:	4203      	tst	r3, r0
    1a70:	d125      	bne.n	1abe <_dtoa_r+0xa5e>
    1a72:	e7f2      	b.n	1a5a <_dtoa_r+0x9fa>
    1a74:	46c0      	nop			; (mov r8, r8)
    1a76:	46c0      	nop			; (mov r8, r8)
    1a78:	00000000 	.word	0x00000000
    1a7c:	40240000 	.word	0x40240000
	...
    1a88:	00000433 	.word	0x00000433
    1a8c:	7ff00000 	.word	0x7ff00000
    1a90:	990a      	ldr	r1, [sp, #40]	; 0x28
    1a92:	9807      	ldr	r0, [sp, #28]
    1a94:	2201      	movs	r2, #1
    1a96:	f000 fa8f 	bl	1fb8 <__lshift>
    1a9a:	1c39      	adds	r1, r7, #0
    1a9c:	900a      	str	r0, [sp, #40]	; 0x28
    1a9e:	f000 fadd 	bl	205c <__mcmp>
    1aa2:	2800      	cmp	r0, #0
    1aa4:	dc02      	bgt.n	1aac <_dtoa_r+0xa4c>
    1aa6:	d105      	bne.n	1ab4 <_dtoa_r+0xa54>
    1aa8:	07e1      	lsls	r1, r4, #31
    1aaa:	d503      	bpl.n	1ab4 <_dtoa_r+0xa54>
    1aac:	2c39      	cmp	r4, #57	; 0x39
    1aae:	d00e      	beq.n	1ace <_dtoa_r+0xa6e>
    1ab0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    1ab2:	3431      	adds	r4, #49	; 0x31
    1ab4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1ab6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1ab8:	3501      	adds	r5, #1
    1aba:	7014      	strb	r4, [r2, #0]
    1abc:	e07e      	b.n	1bbc <_dtoa_r+0xb5c>
    1abe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1ac0:	3501      	adds	r5, #1
    1ac2:	950c      	str	r5, [sp, #48]	; 0x30
    1ac4:	9d08      	ldr	r5, [sp, #32]
    1ac6:	2d00      	cmp	r5, #0
    1ac8:	dd0c      	ble.n	1ae4 <_dtoa_r+0xa84>
    1aca:	2c39      	cmp	r4, #57	; 0x39
    1acc:	d105      	bne.n	1ada <_dtoa_r+0xa7a>
    1ace:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1ad0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    1ad2:	2339      	movs	r3, #57	; 0x39
    1ad4:	3501      	adds	r5, #1
    1ad6:	7023      	strb	r3, [r4, #0]
    1ad8:	e05b      	b.n	1b92 <_dtoa_r+0xb32>
    1ada:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    1adc:	3401      	adds	r4, #1
    1ade:	9809      	ldr	r0, [sp, #36]	; 0x24
    1ae0:	7004      	strb	r4, [r0, #0]
    1ae2:	e06b      	b.n	1bbc <_dtoa_r+0xb5c>
    1ae4:	9909      	ldr	r1, [sp, #36]	; 0x24
    1ae6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1ae8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    1aea:	700c      	strb	r4, [r1, #0]
    1aec:	4291      	cmp	r1, r2
    1aee:	d03d      	beq.n	1b6c <_dtoa_r+0xb0c>
    1af0:	990a      	ldr	r1, [sp, #40]	; 0x28
    1af2:	220a      	movs	r2, #10
    1af4:	2300      	movs	r3, #0
    1af6:	9807      	ldr	r0, [sp, #28]
    1af8:	f000 f8ed 	bl	1cd6 <__multadd>
    1afc:	9c02      	ldr	r4, [sp, #8]
    1afe:	900a      	str	r0, [sp, #40]	; 0x28
    1b00:	1c31      	adds	r1, r6, #0
    1b02:	9807      	ldr	r0, [sp, #28]
    1b04:	220a      	movs	r2, #10
    1b06:	2300      	movs	r3, #0
    1b08:	42a6      	cmp	r6, r4
    1b0a:	d104      	bne.n	1b16 <_dtoa_r+0xab6>
    1b0c:	f000 f8e3 	bl	1cd6 <__multadd>
    1b10:	1c06      	adds	r6, r0, #0
    1b12:	9002      	str	r0, [sp, #8]
    1b14:	e009      	b.n	1b2a <_dtoa_r+0xaca>
    1b16:	f000 f8de 	bl	1cd6 <__multadd>
    1b1a:	9902      	ldr	r1, [sp, #8]
    1b1c:	1c06      	adds	r6, r0, #0
    1b1e:	220a      	movs	r2, #10
    1b20:	9807      	ldr	r0, [sp, #28]
    1b22:	2300      	movs	r3, #0
    1b24:	f000 f8d7 	bl	1cd6 <__multadd>
    1b28:	9002      	str	r0, [sp, #8]
    1b2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    1b2c:	9509      	str	r5, [sp, #36]	; 0x24
    1b2e:	e75e      	b.n	19ee <_dtoa_r+0x98e>
    1b30:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1b32:	1c39      	adds	r1, r7, #0
    1b34:	980a      	ldr	r0, [sp, #40]	; 0x28
    1b36:	f7ff fa07 	bl	f48 <quorem>
    1b3a:	1c04      	adds	r4, r0, #0
    1b3c:	3430      	adds	r4, #48	; 0x30
    1b3e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1b40:	9908      	ldr	r1, [sp, #32]
    1b42:	702c      	strb	r4, [r5, #0]
    1b44:	3501      	adds	r5, #1
    1b46:	1a2b      	subs	r3, r5, r0
    1b48:	428b      	cmp	r3, r1
    1b4a:	db07      	blt.n	1b5c <_dtoa_r+0xafc>
    1b4c:	1e0b      	subs	r3, r1, #0
    1b4e:	dc00      	bgt.n	1b52 <_dtoa_r+0xaf2>
    1b50:	2301      	movs	r3, #1
    1b52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1b54:	9602      	str	r6, [sp, #8]
    1b56:	18d5      	adds	r5, r2, r3
    1b58:	2600      	movs	r6, #0
    1b5a:	e007      	b.n	1b6c <_dtoa_r+0xb0c>
    1b5c:	9807      	ldr	r0, [sp, #28]
    1b5e:	990a      	ldr	r1, [sp, #40]	; 0x28
    1b60:	220a      	movs	r2, #10
    1b62:	2300      	movs	r3, #0
    1b64:	f000 f8b7 	bl	1cd6 <__multadd>
    1b68:	900a      	str	r0, [sp, #40]	; 0x28
    1b6a:	e7e2      	b.n	1b32 <_dtoa_r+0xad2>
    1b6c:	990a      	ldr	r1, [sp, #40]	; 0x28
    1b6e:	9807      	ldr	r0, [sp, #28]
    1b70:	2201      	movs	r2, #1
    1b72:	f000 fa21 	bl	1fb8 <__lshift>
    1b76:	1c39      	adds	r1, r7, #0
    1b78:	900a      	str	r0, [sp, #40]	; 0x28
    1b7a:	f000 fa6f 	bl	205c <__mcmp>
    1b7e:	2800      	cmp	r0, #0
    1b80:	dc07      	bgt.n	1b92 <_dtoa_r+0xb32>
    1b82:	d115      	bne.n	1bb0 <_dtoa_r+0xb50>
    1b84:	07e3      	lsls	r3, r4, #31
    1b86:	d404      	bmi.n	1b92 <_dtoa_r+0xb32>
    1b88:	e012      	b.n	1bb0 <_dtoa_r+0xb50>
    1b8a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1b8c:	42a3      	cmp	r3, r4
    1b8e:	d005      	beq.n	1b9c <_dtoa_r+0xb3c>
    1b90:	1c1d      	adds	r5, r3, #0
    1b92:	1e6b      	subs	r3, r5, #1
    1b94:	781a      	ldrb	r2, [r3, #0]
    1b96:	2a39      	cmp	r2, #57	; 0x39
    1b98:	d0f7      	beq.n	1b8a <_dtoa_r+0xb2a>
    1b9a:	e006      	b.n	1baa <_dtoa_r+0xb4a>
    1b9c:	9c06      	ldr	r4, [sp, #24]
    1b9e:	2331      	movs	r3, #49	; 0x31
    1ba0:	3401      	adds	r4, #1
    1ba2:	9406      	str	r4, [sp, #24]
    1ba4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    1ba6:	7023      	strb	r3, [r4, #0]
    1ba8:	e008      	b.n	1bbc <_dtoa_r+0xb5c>
    1baa:	3201      	adds	r2, #1
    1bac:	701a      	strb	r2, [r3, #0]
    1bae:	e005      	b.n	1bbc <_dtoa_r+0xb5c>
    1bb0:	1e6b      	subs	r3, r5, #1
    1bb2:	781a      	ldrb	r2, [r3, #0]
    1bb4:	2a30      	cmp	r2, #48	; 0x30
    1bb6:	d101      	bne.n	1bbc <_dtoa_r+0xb5c>
    1bb8:	1c1d      	adds	r5, r3, #0
    1bba:	e7f9      	b.n	1bb0 <_dtoa_r+0xb50>
    1bbc:	9807      	ldr	r0, [sp, #28]
    1bbe:	1c39      	adds	r1, r7, #0
    1bc0:	f000 f870 	bl	1ca4 <_Bfree>
    1bc4:	9c02      	ldr	r4, [sp, #8]
    1bc6:	2c00      	cmp	r4, #0
    1bc8:	d00e      	beq.n	1be8 <_dtoa_r+0xb88>
    1bca:	2e00      	cmp	r6, #0
    1bcc:	d005      	beq.n	1bda <_dtoa_r+0xb7a>
    1bce:	42a6      	cmp	r6, r4
    1bd0:	d003      	beq.n	1bda <_dtoa_r+0xb7a>
    1bd2:	9807      	ldr	r0, [sp, #28]
    1bd4:	1c31      	adds	r1, r6, #0
    1bd6:	f000 f865 	bl	1ca4 <_Bfree>
    1bda:	9807      	ldr	r0, [sp, #28]
    1bdc:	9902      	ldr	r1, [sp, #8]
    1bde:	f000 f861 	bl	1ca4 <_Bfree>
    1be2:	e001      	b.n	1be8 <_dtoa_r+0xb88>
    1be4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    1be6:	9406      	str	r4, [sp, #24]
    1be8:	9807      	ldr	r0, [sp, #28]
    1bea:	990a      	ldr	r1, [sp, #40]	; 0x28
    1bec:	f000 f85a 	bl	1ca4 <_Bfree>
    1bf0:	2300      	movs	r3, #0
    1bf2:	702b      	strb	r3, [r5, #0]
    1bf4:	9b06      	ldr	r3, [sp, #24]
    1bf6:	9c22      	ldr	r4, [sp, #136]	; 0x88
    1bf8:	3301      	adds	r3, #1
    1bfa:	6023      	str	r3, [r4, #0]
    1bfc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    1bfe:	2c00      	cmp	r4, #0
    1c00:	d003      	beq.n	1c0a <_dtoa_r+0xbaa>
    1c02:	6025      	str	r5, [r4, #0]
    1c04:	e001      	b.n	1c0a <_dtoa_r+0xbaa>
    1c06:	4802      	ldr	r0, [pc, #8]	; (1c10 <_dtoa_r+0xbb0>)
    1c08:	e000      	b.n	1c0c <_dtoa_r+0xbac>
    1c0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1c0c:	b01b      	add	sp, #108	; 0x6c
    1c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c10:	0000419a 	.word	0x0000419a
    1c14:	46c0      	nop			; (mov r8, r8)
    1c16:	46c0      	nop			; (mov r8, r8)

00001c18 <_localeconv_r>:
    1c18:	4800      	ldr	r0, [pc, #0]	; (1c1c <_localeconv_r+0x4>)
    1c1a:	4770      	bx	lr
    1c1c:	20000068 	.word	0x20000068

00001c20 <malloc>:
    1c20:	b508      	push	{r3, lr}
    1c22:	4b03      	ldr	r3, [pc, #12]	; (1c30 <malloc+0x10>)
    1c24:	1c01      	adds	r1, r0, #0
    1c26:	6818      	ldr	r0, [r3, #0]
    1c28:	f000 fb00 	bl	222c <_malloc_r>
    1c2c:	bd08      	pop	{r3, pc}
    1c2e:	46c0      	nop			; (mov r8, r8)
    1c30:	20000064 	.word	0x20000064

00001c34 <_Balloc>:
    1c34:	b570      	push	{r4, r5, r6, lr}
    1c36:	6a45      	ldr	r5, [r0, #36]	; 0x24
    1c38:	1c04      	adds	r4, r0, #0
    1c3a:	1c0e      	adds	r6, r1, #0
    1c3c:	2d00      	cmp	r5, #0
    1c3e:	d107      	bne.n	1c50 <_Balloc+0x1c>
    1c40:	2010      	movs	r0, #16
    1c42:	f7ff ffed 	bl	1c20 <malloc>
    1c46:	6260      	str	r0, [r4, #36]	; 0x24
    1c48:	6045      	str	r5, [r0, #4]
    1c4a:	6085      	str	r5, [r0, #8]
    1c4c:	6005      	str	r5, [r0, #0]
    1c4e:	60c5      	str	r5, [r0, #12]
    1c50:	6a65      	ldr	r5, [r4, #36]	; 0x24
    1c52:	68eb      	ldr	r3, [r5, #12]
    1c54:	2b00      	cmp	r3, #0
    1c56:	d009      	beq.n	1c6c <_Balloc+0x38>
    1c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1c5a:	00b2      	lsls	r2, r6, #2
    1c5c:	68db      	ldr	r3, [r3, #12]
    1c5e:	189a      	adds	r2, r3, r2
    1c60:	6810      	ldr	r0, [r2, #0]
    1c62:	2800      	cmp	r0, #0
    1c64:	d00e      	beq.n	1c84 <_Balloc+0x50>
    1c66:	6803      	ldr	r3, [r0, #0]
    1c68:	6013      	str	r3, [r2, #0]
    1c6a:	e017      	b.n	1c9c <_Balloc+0x68>
    1c6c:	1c20      	adds	r0, r4, #0
    1c6e:	2104      	movs	r1, #4
    1c70:	2221      	movs	r2, #33	; 0x21
    1c72:	f000 facd 	bl	2210 <_calloc_r>
    1c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1c78:	60e8      	str	r0, [r5, #12]
    1c7a:	68db      	ldr	r3, [r3, #12]
    1c7c:	2b00      	cmp	r3, #0
    1c7e:	d1eb      	bne.n	1c58 <_Balloc+0x24>
    1c80:	2000      	movs	r0, #0
    1c82:	e00e      	b.n	1ca2 <_Balloc+0x6e>
    1c84:	2101      	movs	r1, #1
    1c86:	1c0d      	adds	r5, r1, #0
    1c88:	40b5      	lsls	r5, r6
    1c8a:	1d6a      	adds	r2, r5, #5
    1c8c:	0092      	lsls	r2, r2, #2
    1c8e:	1c20      	adds	r0, r4, #0
    1c90:	f000 fabe 	bl	2210 <_calloc_r>
    1c94:	2800      	cmp	r0, #0
    1c96:	d0f3      	beq.n	1c80 <_Balloc+0x4c>
    1c98:	6046      	str	r6, [r0, #4]
    1c9a:	6085      	str	r5, [r0, #8]
    1c9c:	2200      	movs	r2, #0
    1c9e:	6102      	str	r2, [r0, #16]
    1ca0:	60c2      	str	r2, [r0, #12]
    1ca2:	bd70      	pop	{r4, r5, r6, pc}

00001ca4 <_Bfree>:
    1ca4:	b570      	push	{r4, r5, r6, lr}
    1ca6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1ca8:	1c06      	adds	r6, r0, #0
    1caa:	1c0d      	adds	r5, r1, #0
    1cac:	2c00      	cmp	r4, #0
    1cae:	d107      	bne.n	1cc0 <_Bfree+0x1c>
    1cb0:	2010      	movs	r0, #16
    1cb2:	f7ff ffb5 	bl	1c20 <malloc>
    1cb6:	6270      	str	r0, [r6, #36]	; 0x24
    1cb8:	6044      	str	r4, [r0, #4]
    1cba:	6084      	str	r4, [r0, #8]
    1cbc:	6004      	str	r4, [r0, #0]
    1cbe:	60c4      	str	r4, [r0, #12]
    1cc0:	2d00      	cmp	r5, #0
    1cc2:	d007      	beq.n	1cd4 <_Bfree+0x30>
    1cc4:	6a72      	ldr	r2, [r6, #36]	; 0x24
    1cc6:	6869      	ldr	r1, [r5, #4]
    1cc8:	68d2      	ldr	r2, [r2, #12]
    1cca:	008b      	lsls	r3, r1, #2
    1ccc:	18d3      	adds	r3, r2, r3
    1cce:	681a      	ldr	r2, [r3, #0]
    1cd0:	602a      	str	r2, [r5, #0]
    1cd2:	601d      	str	r5, [r3, #0]
    1cd4:	bd70      	pop	{r4, r5, r6, pc}

00001cd6 <__multadd>:
    1cd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1cd8:	1c0c      	adds	r4, r1, #0
    1cda:	1c1e      	adds	r6, r3, #0
    1cdc:	690d      	ldr	r5, [r1, #16]
    1cde:	1c07      	adds	r7, r0, #0
    1ce0:	3114      	adds	r1, #20
    1ce2:	2300      	movs	r3, #0
    1ce4:	6808      	ldr	r0, [r1, #0]
    1ce6:	3301      	adds	r3, #1
    1ce8:	b280      	uxth	r0, r0
    1cea:	4350      	muls	r0, r2
    1cec:	1980      	adds	r0, r0, r6
    1cee:	4684      	mov	ip, r0
    1cf0:	0c06      	lsrs	r6, r0, #16
    1cf2:	6808      	ldr	r0, [r1, #0]
    1cf4:	0c00      	lsrs	r0, r0, #16
    1cf6:	4350      	muls	r0, r2
    1cf8:	1830      	adds	r0, r6, r0
    1cfa:	0c06      	lsrs	r6, r0, #16
    1cfc:	0400      	lsls	r0, r0, #16
    1cfe:	9001      	str	r0, [sp, #4]
    1d00:	4660      	mov	r0, ip
    1d02:	b280      	uxth	r0, r0
    1d04:	4684      	mov	ip, r0
    1d06:	9801      	ldr	r0, [sp, #4]
    1d08:	4484      	add	ip, r0
    1d0a:	4660      	mov	r0, ip
    1d0c:	c101      	stmia	r1!, {r0}
    1d0e:	42ab      	cmp	r3, r5
    1d10:	dbe8      	blt.n	1ce4 <__multadd+0xe>
    1d12:	2e00      	cmp	r6, #0
    1d14:	d01b      	beq.n	1d4e <__multadd+0x78>
    1d16:	68a3      	ldr	r3, [r4, #8]
    1d18:	429d      	cmp	r5, r3
    1d1a:	db12      	blt.n	1d42 <__multadd+0x6c>
    1d1c:	6861      	ldr	r1, [r4, #4]
    1d1e:	1c38      	adds	r0, r7, #0
    1d20:	3101      	adds	r1, #1
    1d22:	f7ff ff87 	bl	1c34 <_Balloc>
    1d26:	6922      	ldr	r2, [r4, #16]
    1d28:	1c21      	adds	r1, r4, #0
    1d2a:	3202      	adds	r2, #2
    1d2c:	9001      	str	r0, [sp, #4]
    1d2e:	310c      	adds	r1, #12
    1d30:	0092      	lsls	r2, r2, #2
    1d32:	300c      	adds	r0, #12
    1d34:	f7fe fdae 	bl	894 <memcpy>
    1d38:	1c21      	adds	r1, r4, #0
    1d3a:	1c38      	adds	r0, r7, #0
    1d3c:	f7ff ffb2 	bl	1ca4 <_Bfree>
    1d40:	9c01      	ldr	r4, [sp, #4]
    1d42:	1d2b      	adds	r3, r5, #4
    1d44:	009b      	lsls	r3, r3, #2
    1d46:	18e3      	adds	r3, r4, r3
    1d48:	3501      	adds	r5, #1
    1d4a:	605e      	str	r6, [r3, #4]
    1d4c:	6125      	str	r5, [r4, #16]
    1d4e:	1c20      	adds	r0, r4, #0
    1d50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00001d52 <__hi0bits>:
    1d52:	2200      	movs	r2, #0
    1d54:	1c03      	adds	r3, r0, #0
    1d56:	0c01      	lsrs	r1, r0, #16
    1d58:	4291      	cmp	r1, r2
    1d5a:	d101      	bne.n	1d60 <__hi0bits+0xe>
    1d5c:	0403      	lsls	r3, r0, #16
    1d5e:	2210      	movs	r2, #16
    1d60:	0e19      	lsrs	r1, r3, #24
    1d62:	d101      	bne.n	1d68 <__hi0bits+0x16>
    1d64:	3208      	adds	r2, #8
    1d66:	021b      	lsls	r3, r3, #8
    1d68:	0f19      	lsrs	r1, r3, #28
    1d6a:	d101      	bne.n	1d70 <__hi0bits+0x1e>
    1d6c:	3204      	adds	r2, #4
    1d6e:	011b      	lsls	r3, r3, #4
    1d70:	0f99      	lsrs	r1, r3, #30
    1d72:	d101      	bne.n	1d78 <__hi0bits+0x26>
    1d74:	3202      	adds	r2, #2
    1d76:	009b      	lsls	r3, r3, #2
    1d78:	2b00      	cmp	r3, #0
    1d7a:	db04      	blt.n	1d86 <__hi0bits+0x34>
    1d7c:	2020      	movs	r0, #32
    1d7e:	0059      	lsls	r1, r3, #1
    1d80:	d502      	bpl.n	1d88 <__hi0bits+0x36>
    1d82:	1c50      	adds	r0, r2, #1
    1d84:	e000      	b.n	1d88 <__hi0bits+0x36>
    1d86:	1c10      	adds	r0, r2, #0
    1d88:	4770      	bx	lr

00001d8a <__lo0bits>:
    1d8a:	6803      	ldr	r3, [r0, #0]
    1d8c:	2207      	movs	r2, #7
    1d8e:	1c01      	adds	r1, r0, #0
    1d90:	401a      	ands	r2, r3
    1d92:	d00b      	beq.n	1dac <__lo0bits+0x22>
    1d94:	2201      	movs	r2, #1
    1d96:	2000      	movs	r0, #0
    1d98:	4213      	tst	r3, r2
    1d9a:	d122      	bne.n	1de2 <__lo0bits+0x58>
    1d9c:	2002      	movs	r0, #2
    1d9e:	4203      	tst	r3, r0
    1da0:	d001      	beq.n	1da6 <__lo0bits+0x1c>
    1da2:	40d3      	lsrs	r3, r2
    1da4:	e01b      	b.n	1dde <__lo0bits+0x54>
    1da6:	089b      	lsrs	r3, r3, #2
    1da8:	600b      	str	r3, [r1, #0]
    1daa:	e01a      	b.n	1de2 <__lo0bits+0x58>
    1dac:	b298      	uxth	r0, r3
    1dae:	2800      	cmp	r0, #0
    1db0:	d101      	bne.n	1db6 <__lo0bits+0x2c>
    1db2:	0c1b      	lsrs	r3, r3, #16
    1db4:	2210      	movs	r2, #16
    1db6:	b2d8      	uxtb	r0, r3
    1db8:	2800      	cmp	r0, #0
    1dba:	d101      	bne.n	1dc0 <__lo0bits+0x36>
    1dbc:	3208      	adds	r2, #8
    1dbe:	0a1b      	lsrs	r3, r3, #8
    1dc0:	0718      	lsls	r0, r3, #28
    1dc2:	d101      	bne.n	1dc8 <__lo0bits+0x3e>
    1dc4:	3204      	adds	r2, #4
    1dc6:	091b      	lsrs	r3, r3, #4
    1dc8:	0798      	lsls	r0, r3, #30
    1dca:	d101      	bne.n	1dd0 <__lo0bits+0x46>
    1dcc:	3202      	adds	r2, #2
    1dce:	089b      	lsrs	r3, r3, #2
    1dd0:	07d8      	lsls	r0, r3, #31
    1dd2:	d404      	bmi.n	1dde <__lo0bits+0x54>
    1dd4:	085b      	lsrs	r3, r3, #1
    1dd6:	2020      	movs	r0, #32
    1dd8:	2b00      	cmp	r3, #0
    1dda:	d002      	beq.n	1de2 <__lo0bits+0x58>
    1ddc:	3201      	adds	r2, #1
    1dde:	600b      	str	r3, [r1, #0]
    1de0:	1c10      	adds	r0, r2, #0
    1de2:	4770      	bx	lr

00001de4 <__i2b>:
    1de4:	b510      	push	{r4, lr}
    1de6:	1c0c      	adds	r4, r1, #0
    1de8:	2101      	movs	r1, #1
    1dea:	f7ff ff23 	bl	1c34 <_Balloc>
    1dee:	2301      	movs	r3, #1
    1df0:	6144      	str	r4, [r0, #20]
    1df2:	6103      	str	r3, [r0, #16]
    1df4:	bd10      	pop	{r4, pc}

00001df6 <__multiply>:
    1df6:	b5f0      	push	{r4, r5, r6, r7, lr}
    1df8:	1c0c      	adds	r4, r1, #0
    1dfa:	1c15      	adds	r5, r2, #0
    1dfc:	6909      	ldr	r1, [r1, #16]
    1dfe:	6912      	ldr	r2, [r2, #16]
    1e00:	b08b      	sub	sp, #44	; 0x2c
    1e02:	4291      	cmp	r1, r2
    1e04:	da02      	bge.n	1e0c <__multiply+0x16>
    1e06:	1c23      	adds	r3, r4, #0
    1e08:	1c2c      	adds	r4, r5, #0
    1e0a:	1c1d      	adds	r5, r3, #0
    1e0c:	6927      	ldr	r7, [r4, #16]
    1e0e:	692e      	ldr	r6, [r5, #16]
    1e10:	68a2      	ldr	r2, [r4, #8]
    1e12:	19bb      	adds	r3, r7, r6
    1e14:	6861      	ldr	r1, [r4, #4]
    1e16:	9302      	str	r3, [sp, #8]
    1e18:	4293      	cmp	r3, r2
    1e1a:	dd00      	ble.n	1e1e <__multiply+0x28>
    1e1c:	3101      	adds	r1, #1
    1e1e:	f7ff ff09 	bl	1c34 <_Balloc>
    1e22:	1c03      	adds	r3, r0, #0
    1e24:	9003      	str	r0, [sp, #12]
    1e26:	9802      	ldr	r0, [sp, #8]
    1e28:	3314      	adds	r3, #20
    1e2a:	0082      	lsls	r2, r0, #2
    1e2c:	189a      	adds	r2, r3, r2
    1e2e:	1c19      	adds	r1, r3, #0
    1e30:	4291      	cmp	r1, r2
    1e32:	d202      	bcs.n	1e3a <__multiply+0x44>
    1e34:	2000      	movs	r0, #0
    1e36:	c101      	stmia	r1!, {r0}
    1e38:	e7fa      	b.n	1e30 <__multiply+0x3a>
    1e3a:	3514      	adds	r5, #20
    1e3c:	3414      	adds	r4, #20
    1e3e:	00bf      	lsls	r7, r7, #2
    1e40:	46ac      	mov	ip, r5
    1e42:	00b6      	lsls	r6, r6, #2
    1e44:	19e7      	adds	r7, r4, r7
    1e46:	4466      	add	r6, ip
    1e48:	9404      	str	r4, [sp, #16]
    1e4a:	9707      	str	r7, [sp, #28]
    1e4c:	9609      	str	r6, [sp, #36]	; 0x24
    1e4e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    1e50:	45b4      	cmp	ip, r6
    1e52:	d256      	bcs.n	1f02 <__multiply+0x10c>
    1e54:	4665      	mov	r5, ip
    1e56:	882d      	ldrh	r5, [r5, #0]
    1e58:	9505      	str	r5, [sp, #20]
    1e5a:	2d00      	cmp	r5, #0
    1e5c:	d01f      	beq.n	1e9e <__multiply+0xa8>
    1e5e:	9c04      	ldr	r4, [sp, #16]
    1e60:	1c19      	adds	r1, r3, #0
    1e62:	2000      	movs	r0, #0
    1e64:	680f      	ldr	r7, [r1, #0]
    1e66:	cc40      	ldmia	r4!, {r6}
    1e68:	b2bf      	uxth	r7, r7
    1e6a:	9d05      	ldr	r5, [sp, #20]
    1e6c:	9706      	str	r7, [sp, #24]
    1e6e:	b2b7      	uxth	r7, r6
    1e70:	436f      	muls	r7, r5
    1e72:	9d06      	ldr	r5, [sp, #24]
    1e74:	0c36      	lsrs	r6, r6, #16
    1e76:	19ef      	adds	r7, r5, r7
    1e78:	183f      	adds	r7, r7, r0
    1e7a:	6808      	ldr	r0, [r1, #0]
    1e7c:	9108      	str	r1, [sp, #32]
    1e7e:	0c05      	lsrs	r5, r0, #16
    1e80:	9805      	ldr	r0, [sp, #20]
    1e82:	4346      	muls	r6, r0
    1e84:	0c38      	lsrs	r0, r7, #16
    1e86:	19ad      	adds	r5, r5, r6
    1e88:	182d      	adds	r5, r5, r0
    1e8a:	0c28      	lsrs	r0, r5, #16
    1e8c:	b2bf      	uxth	r7, r7
    1e8e:	042d      	lsls	r5, r5, #16
    1e90:	433d      	orrs	r5, r7
    1e92:	c120      	stmia	r1!, {r5}
    1e94:	9d07      	ldr	r5, [sp, #28]
    1e96:	42ac      	cmp	r4, r5
    1e98:	d3e4      	bcc.n	1e64 <__multiply+0x6e>
    1e9a:	9e08      	ldr	r6, [sp, #32]
    1e9c:	6070      	str	r0, [r6, #4]
    1e9e:	4667      	mov	r7, ip
    1ea0:	887d      	ldrh	r5, [r7, #2]
    1ea2:	2d00      	cmp	r5, #0
    1ea4:	d022      	beq.n	1eec <__multiply+0xf6>
    1ea6:	2600      	movs	r6, #0
    1ea8:	6818      	ldr	r0, [r3, #0]
    1eaa:	9c04      	ldr	r4, [sp, #16]
    1eac:	1c19      	adds	r1, r3, #0
    1eae:	9601      	str	r6, [sp, #4]
    1eb0:	8827      	ldrh	r7, [r4, #0]
    1eb2:	b280      	uxth	r0, r0
    1eb4:	436f      	muls	r7, r5
    1eb6:	9706      	str	r7, [sp, #24]
    1eb8:	9e06      	ldr	r6, [sp, #24]
    1eba:	884f      	ldrh	r7, [r1, #2]
    1ebc:	9105      	str	r1, [sp, #20]
    1ebe:	19f6      	adds	r6, r6, r7
    1ec0:	9f01      	ldr	r7, [sp, #4]
    1ec2:	19f7      	adds	r7, r6, r7
    1ec4:	9706      	str	r7, [sp, #24]
    1ec6:	043f      	lsls	r7, r7, #16
    1ec8:	4338      	orrs	r0, r7
    1eca:	6008      	str	r0, [r1, #0]
    1ecc:	cc01      	ldmia	r4!, {r0}
    1ece:	888f      	ldrh	r7, [r1, #4]
    1ed0:	0c00      	lsrs	r0, r0, #16
    1ed2:	4368      	muls	r0, r5
    1ed4:	19c0      	adds	r0, r0, r7
    1ed6:	9f06      	ldr	r7, [sp, #24]
    1ed8:	3104      	adds	r1, #4
    1eda:	0c3e      	lsrs	r6, r7, #16
    1edc:	1980      	adds	r0, r0, r6
    1ede:	9f07      	ldr	r7, [sp, #28]
    1ee0:	0c06      	lsrs	r6, r0, #16
    1ee2:	9601      	str	r6, [sp, #4]
    1ee4:	42a7      	cmp	r7, r4
    1ee6:	d8e3      	bhi.n	1eb0 <__multiply+0xba>
    1ee8:	9905      	ldr	r1, [sp, #20]
    1eea:	6048      	str	r0, [r1, #4]
    1eec:	2504      	movs	r5, #4
    1eee:	44ac      	add	ip, r5
    1ef0:	195b      	adds	r3, r3, r5
    1ef2:	e7ac      	b.n	1e4e <__multiply+0x58>
    1ef4:	3a04      	subs	r2, #4
    1ef6:	6810      	ldr	r0, [r2, #0]
    1ef8:	2800      	cmp	r0, #0
    1efa:	d105      	bne.n	1f08 <__multiply+0x112>
    1efc:	9f02      	ldr	r7, [sp, #8]
    1efe:	3f01      	subs	r7, #1
    1f00:	9702      	str	r7, [sp, #8]
    1f02:	9d02      	ldr	r5, [sp, #8]
    1f04:	2d00      	cmp	r5, #0
    1f06:	dcf5      	bgt.n	1ef4 <__multiply+0xfe>
    1f08:	9f03      	ldr	r7, [sp, #12]
    1f0a:	9e02      	ldr	r6, [sp, #8]
    1f0c:	1c38      	adds	r0, r7, #0
    1f0e:	613e      	str	r6, [r7, #16]
    1f10:	b00b      	add	sp, #44	; 0x2c
    1f12:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001f14 <__pow5mult>:
    1f14:	2303      	movs	r3, #3
    1f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1f18:	4013      	ands	r3, r2
    1f1a:	1c05      	adds	r5, r0, #0
    1f1c:	1c0e      	adds	r6, r1, #0
    1f1e:	1c14      	adds	r4, r2, #0
    1f20:	2b00      	cmp	r3, #0
    1f22:	d007      	beq.n	1f34 <__pow5mult+0x20>
    1f24:	4a22      	ldr	r2, [pc, #136]	; (1fb0 <__pow5mult+0x9c>)
    1f26:	3b01      	subs	r3, #1
    1f28:	009b      	lsls	r3, r3, #2
    1f2a:	589a      	ldr	r2, [r3, r2]
    1f2c:	2300      	movs	r3, #0
    1f2e:	f7ff fed2 	bl	1cd6 <__multadd>
    1f32:	1c06      	adds	r6, r0, #0
    1f34:	10a4      	asrs	r4, r4, #2
    1f36:	9401      	str	r4, [sp, #4]
    1f38:	d037      	beq.n	1faa <__pow5mult+0x96>
    1f3a:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    1f3c:	2c00      	cmp	r4, #0
    1f3e:	d107      	bne.n	1f50 <__pow5mult+0x3c>
    1f40:	2010      	movs	r0, #16
    1f42:	f7ff fe6d 	bl	1c20 <malloc>
    1f46:	6268      	str	r0, [r5, #36]	; 0x24
    1f48:	6044      	str	r4, [r0, #4]
    1f4a:	6084      	str	r4, [r0, #8]
    1f4c:	6004      	str	r4, [r0, #0]
    1f4e:	60c4      	str	r4, [r0, #12]
    1f50:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    1f52:	68bc      	ldr	r4, [r7, #8]
    1f54:	2c00      	cmp	r4, #0
    1f56:	d110      	bne.n	1f7a <__pow5mult+0x66>
    1f58:	1c28      	adds	r0, r5, #0
    1f5a:	4916      	ldr	r1, [pc, #88]	; (1fb4 <__pow5mult+0xa0>)
    1f5c:	f7ff ff42 	bl	1de4 <__i2b>
    1f60:	2300      	movs	r3, #0
    1f62:	60b8      	str	r0, [r7, #8]
    1f64:	1c04      	adds	r4, r0, #0
    1f66:	6003      	str	r3, [r0, #0]
    1f68:	e007      	b.n	1f7a <__pow5mult+0x66>
    1f6a:	9b01      	ldr	r3, [sp, #4]
    1f6c:	105b      	asrs	r3, r3, #1
    1f6e:	9301      	str	r3, [sp, #4]
    1f70:	d01b      	beq.n	1faa <__pow5mult+0x96>
    1f72:	6820      	ldr	r0, [r4, #0]
    1f74:	2800      	cmp	r0, #0
    1f76:	d00f      	beq.n	1f98 <__pow5mult+0x84>
    1f78:	1c04      	adds	r4, r0, #0
    1f7a:	9b01      	ldr	r3, [sp, #4]
    1f7c:	07db      	lsls	r3, r3, #31
    1f7e:	d5f4      	bpl.n	1f6a <__pow5mult+0x56>
    1f80:	1c31      	adds	r1, r6, #0
    1f82:	1c22      	adds	r2, r4, #0
    1f84:	1c28      	adds	r0, r5, #0
    1f86:	f7ff ff36 	bl	1df6 <__multiply>
    1f8a:	1c31      	adds	r1, r6, #0
    1f8c:	1c07      	adds	r7, r0, #0
    1f8e:	1c28      	adds	r0, r5, #0
    1f90:	f7ff fe88 	bl	1ca4 <_Bfree>
    1f94:	1c3e      	adds	r6, r7, #0
    1f96:	e7e8      	b.n	1f6a <__pow5mult+0x56>
    1f98:	1c28      	adds	r0, r5, #0
    1f9a:	1c21      	adds	r1, r4, #0
    1f9c:	1c22      	adds	r2, r4, #0
    1f9e:	f7ff ff2a 	bl	1df6 <__multiply>
    1fa2:	2300      	movs	r3, #0
    1fa4:	6020      	str	r0, [r4, #0]
    1fa6:	6003      	str	r3, [r0, #0]
    1fa8:	e7e6      	b.n	1f78 <__pow5mult+0x64>
    1faa:	1c30      	adds	r0, r6, #0
    1fac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1fae:	46c0      	nop			; (mov r8, r8)
    1fb0:	00004308 	.word	0x00004308
    1fb4:	00000271 	.word	0x00000271

00001fb8 <__lshift>:
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	1c0c      	adds	r4, r1, #0
    1fbc:	b085      	sub	sp, #20
    1fbe:	9003      	str	r0, [sp, #12]
    1fc0:	6920      	ldr	r0, [r4, #16]
    1fc2:	1155      	asrs	r5, r2, #5
    1fc4:	1828      	adds	r0, r5, r0
    1fc6:	9002      	str	r0, [sp, #8]
    1fc8:	6849      	ldr	r1, [r1, #4]
    1fca:	3001      	adds	r0, #1
    1fcc:	68a3      	ldr	r3, [r4, #8]
    1fce:	1c17      	adds	r7, r2, #0
    1fd0:	9000      	str	r0, [sp, #0]
    1fd2:	9a00      	ldr	r2, [sp, #0]
    1fd4:	429a      	cmp	r2, r3
    1fd6:	dd02      	ble.n	1fde <__lshift+0x26>
    1fd8:	3101      	adds	r1, #1
    1fda:	005b      	lsls	r3, r3, #1
    1fdc:	e7f9      	b.n	1fd2 <__lshift+0x1a>
    1fde:	9803      	ldr	r0, [sp, #12]
    1fe0:	f7ff fe28 	bl	1c34 <_Balloc>
    1fe4:	1c02      	adds	r2, r0, #0
    1fe6:	1c06      	adds	r6, r0, #0
    1fe8:	3214      	adds	r2, #20
    1fea:	2300      	movs	r3, #0
    1fec:	42ab      	cmp	r3, r5
    1fee:	da04      	bge.n	1ffa <__lshift+0x42>
    1ff0:	0099      	lsls	r1, r3, #2
    1ff2:	2000      	movs	r0, #0
    1ff4:	5050      	str	r0, [r2, r1]
    1ff6:	3301      	adds	r3, #1
    1ff8:	e7f8      	b.n	1fec <__lshift+0x34>
    1ffa:	43eb      	mvns	r3, r5
    1ffc:	17db      	asrs	r3, r3, #31
    1ffe:	401d      	ands	r5, r3
    2000:	00ad      	lsls	r5, r5, #2
    2002:	6920      	ldr	r0, [r4, #16]
    2004:	1955      	adds	r5, r2, r5
    2006:	1c22      	adds	r2, r4, #0
    2008:	3214      	adds	r2, #20
    200a:	0083      	lsls	r3, r0, #2
    200c:	189b      	adds	r3, r3, r2
    200e:	469c      	mov	ip, r3
    2010:	231f      	movs	r3, #31
    2012:	401f      	ands	r7, r3
    2014:	d014      	beq.n	2040 <STACK_SIZE+0x40>
    2016:	2320      	movs	r3, #32
    2018:	1bdb      	subs	r3, r3, r7
    201a:	9301      	str	r3, [sp, #4]
    201c:	2300      	movs	r3, #0
    201e:	6810      	ldr	r0, [r2, #0]
    2020:	1c29      	adds	r1, r5, #0
    2022:	40b8      	lsls	r0, r7
    2024:	4303      	orrs	r3, r0
    2026:	c508      	stmia	r5!, {r3}
    2028:	ca08      	ldmia	r2!, {r3}
    202a:	9801      	ldr	r0, [sp, #4]
    202c:	40c3      	lsrs	r3, r0
    202e:	4594      	cmp	ip, r2
    2030:	d8f5      	bhi.n	201e <STACK_SIZE+0x1e>
    2032:	604b      	str	r3, [r1, #4]
    2034:	2b00      	cmp	r3, #0
    2036:	d007      	beq.n	2048 <STACK_SIZE+0x48>
    2038:	9902      	ldr	r1, [sp, #8]
    203a:	3102      	adds	r1, #2
    203c:	9100      	str	r1, [sp, #0]
    203e:	e003      	b.n	2048 <STACK_SIZE+0x48>
    2040:	ca08      	ldmia	r2!, {r3}
    2042:	c508      	stmia	r5!, {r3}
    2044:	4594      	cmp	ip, r2
    2046:	d8fb      	bhi.n	2040 <STACK_SIZE+0x40>
    2048:	9b00      	ldr	r3, [sp, #0]
    204a:	9803      	ldr	r0, [sp, #12]
    204c:	3b01      	subs	r3, #1
    204e:	6133      	str	r3, [r6, #16]
    2050:	1c21      	adds	r1, r4, #0
    2052:	f7ff fe27 	bl	1ca4 <_Bfree>
    2056:	1c30      	adds	r0, r6, #0
    2058:	b005      	add	sp, #20
    205a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000205c <__mcmp>:
    205c:	b510      	push	{r4, lr}
    205e:	6902      	ldr	r2, [r0, #16]
    2060:	690c      	ldr	r4, [r1, #16]
    2062:	1c03      	adds	r3, r0, #0
    2064:	1b10      	subs	r0, r2, r4
    2066:	d113      	bne.n	2090 <__mcmp+0x34>
    2068:	1c1a      	adds	r2, r3, #0
    206a:	00a0      	lsls	r0, r4, #2
    206c:	3214      	adds	r2, #20
    206e:	3114      	adds	r1, #20
    2070:	1813      	adds	r3, r2, r0
    2072:	1809      	adds	r1, r1, r0
    2074:	3b04      	subs	r3, #4
    2076:	3904      	subs	r1, #4
    2078:	681c      	ldr	r4, [r3, #0]
    207a:	6808      	ldr	r0, [r1, #0]
    207c:	4284      	cmp	r4, r0
    207e:	d004      	beq.n	208a <__mcmp+0x2e>
    2080:	4284      	cmp	r4, r0
    2082:	4180      	sbcs	r0, r0
    2084:	2301      	movs	r3, #1
    2086:	4318      	orrs	r0, r3
    2088:	e002      	b.n	2090 <__mcmp+0x34>
    208a:	4293      	cmp	r3, r2
    208c:	d8f2      	bhi.n	2074 <__mcmp+0x18>
    208e:	2000      	movs	r0, #0
    2090:	bd10      	pop	{r4, pc}

00002092 <__mdiff>:
    2092:	b5f0      	push	{r4, r5, r6, r7, lr}
    2094:	1c07      	adds	r7, r0, #0
    2096:	b085      	sub	sp, #20
    2098:	1c08      	adds	r0, r1, #0
    209a:	1c0d      	adds	r5, r1, #0
    209c:	1c11      	adds	r1, r2, #0
    209e:	1c14      	adds	r4, r2, #0
    20a0:	f7ff ffdc 	bl	205c <__mcmp>
    20a4:	1e06      	subs	r6, r0, #0
    20a6:	d107      	bne.n	20b8 <__mdiff+0x26>
    20a8:	1c38      	adds	r0, r7, #0
    20aa:	1c31      	adds	r1, r6, #0
    20ac:	f7ff fdc2 	bl	1c34 <_Balloc>
    20b0:	2301      	movs	r3, #1
    20b2:	6103      	str	r3, [r0, #16]
    20b4:	6146      	str	r6, [r0, #20]
    20b6:	e050      	b.n	215a <__mdiff+0xc8>
    20b8:	2800      	cmp	r0, #0
    20ba:	db01      	blt.n	20c0 <__mdiff+0x2e>
    20bc:	2600      	movs	r6, #0
    20be:	e003      	b.n	20c8 <__mdiff+0x36>
    20c0:	1c2b      	adds	r3, r5, #0
    20c2:	2601      	movs	r6, #1
    20c4:	1c25      	adds	r5, r4, #0
    20c6:	1c1c      	adds	r4, r3, #0
    20c8:	6869      	ldr	r1, [r5, #4]
    20ca:	1c38      	adds	r0, r7, #0
    20cc:	f7ff fdb2 	bl	1c34 <_Balloc>
    20d0:	692a      	ldr	r2, [r5, #16]
    20d2:	1c2b      	adds	r3, r5, #0
    20d4:	3314      	adds	r3, #20
    20d6:	0091      	lsls	r1, r2, #2
    20d8:	1859      	adds	r1, r3, r1
    20da:	9102      	str	r1, [sp, #8]
    20dc:	6921      	ldr	r1, [r4, #16]
    20de:	1c25      	adds	r5, r4, #0
    20e0:	3514      	adds	r5, #20
    20e2:	0089      	lsls	r1, r1, #2
    20e4:	1869      	adds	r1, r5, r1
    20e6:	1c04      	adds	r4, r0, #0
    20e8:	9103      	str	r1, [sp, #12]
    20ea:	60c6      	str	r6, [r0, #12]
    20ec:	3414      	adds	r4, #20
    20ee:	2100      	movs	r1, #0
    20f0:	cb40      	ldmia	r3!, {r6}
    20f2:	cd80      	ldmia	r5!, {r7}
    20f4:	46b4      	mov	ip, r6
    20f6:	b2b6      	uxth	r6, r6
    20f8:	1871      	adds	r1, r6, r1
    20fa:	b2be      	uxth	r6, r7
    20fc:	1b8e      	subs	r6, r1, r6
    20fe:	4661      	mov	r1, ip
    2100:	9601      	str	r6, [sp, #4]
    2102:	0c3f      	lsrs	r7, r7, #16
    2104:	0c0e      	lsrs	r6, r1, #16
    2106:	1bf7      	subs	r7, r6, r7
    2108:	9e01      	ldr	r6, [sp, #4]
    210a:	3404      	adds	r4, #4
    210c:	1431      	asrs	r1, r6, #16
    210e:	187f      	adds	r7, r7, r1
    2110:	1439      	asrs	r1, r7, #16
    2112:	043f      	lsls	r7, r7, #16
    2114:	9700      	str	r7, [sp, #0]
    2116:	9f01      	ldr	r7, [sp, #4]
    2118:	1f26      	subs	r6, r4, #4
    211a:	46b4      	mov	ip, r6
    211c:	b2be      	uxth	r6, r7
    211e:	9f00      	ldr	r7, [sp, #0]
    2120:	4337      	orrs	r7, r6
    2122:	4666      	mov	r6, ip
    2124:	6037      	str	r7, [r6, #0]
    2126:	9f03      	ldr	r7, [sp, #12]
    2128:	42bd      	cmp	r5, r7
    212a:	d3e1      	bcc.n	20f0 <__mdiff+0x5e>
    212c:	9e02      	ldr	r6, [sp, #8]
    212e:	1c25      	adds	r5, r4, #0
    2130:	42b3      	cmp	r3, r6
    2132:	d20b      	bcs.n	214c <__mdiff+0xba>
    2134:	cb80      	ldmia	r3!, {r7}
    2136:	b2bd      	uxth	r5, r7
    2138:	186d      	adds	r5, r5, r1
    213a:	142e      	asrs	r6, r5, #16
    213c:	0c3f      	lsrs	r7, r7, #16
    213e:	19f6      	adds	r6, r6, r7
    2140:	1431      	asrs	r1, r6, #16
    2142:	b2ad      	uxth	r5, r5
    2144:	0436      	lsls	r6, r6, #16
    2146:	4335      	orrs	r5, r6
    2148:	c420      	stmia	r4!, {r5}
    214a:	e7ef      	b.n	212c <__mdiff+0x9a>
    214c:	3d04      	subs	r5, #4
    214e:	682f      	ldr	r7, [r5, #0]
    2150:	2f00      	cmp	r7, #0
    2152:	d101      	bne.n	2158 <__mdiff+0xc6>
    2154:	3a01      	subs	r2, #1
    2156:	e7f9      	b.n	214c <__mdiff+0xba>
    2158:	6102      	str	r2, [r0, #16]
    215a:	b005      	add	sp, #20
    215c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00002160 <__d2b>:
    2160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2162:	2101      	movs	r1, #1
    2164:	1c1d      	adds	r5, r3, #0
    2166:	1c14      	adds	r4, r2, #0
    2168:	f7ff fd64 	bl	1c34 <_Balloc>
    216c:	006f      	lsls	r7, r5, #1
    216e:	032b      	lsls	r3, r5, #12
    2170:	1c06      	adds	r6, r0, #0
    2172:	0b1b      	lsrs	r3, r3, #12
    2174:	0d7f      	lsrs	r7, r7, #21
    2176:	d002      	beq.n	217e <__d2b+0x1e>
    2178:	2280      	movs	r2, #128	; 0x80
    217a:	0352      	lsls	r2, r2, #13
    217c:	4313      	orrs	r3, r2
    217e:	9301      	str	r3, [sp, #4]
    2180:	2c00      	cmp	r4, #0
    2182:	d019      	beq.n	21b8 <__d2b+0x58>
    2184:	4668      	mov	r0, sp
    2186:	9400      	str	r4, [sp, #0]
    2188:	f7ff fdff 	bl	1d8a <__lo0bits>
    218c:	9a00      	ldr	r2, [sp, #0]
    218e:	2800      	cmp	r0, #0
    2190:	d009      	beq.n	21a6 <__d2b+0x46>
    2192:	9b01      	ldr	r3, [sp, #4]
    2194:	2120      	movs	r1, #32
    2196:	1c1c      	adds	r4, r3, #0
    2198:	1a09      	subs	r1, r1, r0
    219a:	408c      	lsls	r4, r1
    219c:	4322      	orrs	r2, r4
    219e:	40c3      	lsrs	r3, r0
    21a0:	6172      	str	r2, [r6, #20]
    21a2:	9301      	str	r3, [sp, #4]
    21a4:	e000      	b.n	21a8 <__d2b+0x48>
    21a6:	6172      	str	r2, [r6, #20]
    21a8:	9c01      	ldr	r4, [sp, #4]
    21aa:	61b4      	str	r4, [r6, #24]
    21ac:	4263      	negs	r3, r4
    21ae:	4163      	adcs	r3, r4
    21b0:	2402      	movs	r4, #2
    21b2:	1ae4      	subs	r4, r4, r3
    21b4:	6134      	str	r4, [r6, #16]
    21b6:	e007      	b.n	21c8 <__d2b+0x68>
    21b8:	a801      	add	r0, sp, #4
    21ba:	f7ff fde6 	bl	1d8a <__lo0bits>
    21be:	9901      	ldr	r1, [sp, #4]
    21c0:	2401      	movs	r4, #1
    21c2:	6171      	str	r1, [r6, #20]
    21c4:	6134      	str	r4, [r6, #16]
    21c6:	3020      	adds	r0, #32
    21c8:	2f00      	cmp	r7, #0
    21ca:	d009      	beq.n	21e0 <__d2b+0x80>
    21cc:	4a0d      	ldr	r2, [pc, #52]	; (2204 <__d2b+0xa4>)
    21ce:	9c08      	ldr	r4, [sp, #32]
    21d0:	18bf      	adds	r7, r7, r2
    21d2:	183f      	adds	r7, r7, r0
    21d4:	6027      	str	r7, [r4, #0]
    21d6:	2335      	movs	r3, #53	; 0x35
    21d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
    21da:	1a18      	subs	r0, r3, r0
    21dc:	6020      	str	r0, [r4, #0]
    21de:	e00e      	b.n	21fe <__d2b+0x9e>
    21e0:	4909      	ldr	r1, [pc, #36]	; (2208 <__d2b+0xa8>)
    21e2:	9a08      	ldr	r2, [sp, #32]
    21e4:	1840      	adds	r0, r0, r1
    21e6:	4909      	ldr	r1, [pc, #36]	; (220c <__d2b+0xac>)
    21e8:	6010      	str	r0, [r2, #0]
    21ea:	1863      	adds	r3, r4, r1
    21ec:	009b      	lsls	r3, r3, #2
    21ee:	18f3      	adds	r3, r6, r3
    21f0:	6958      	ldr	r0, [r3, #20]
    21f2:	f7ff fdae 	bl	1d52 <__hi0bits>
    21f6:	0164      	lsls	r4, r4, #5
    21f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    21fa:	1a24      	subs	r4, r4, r0
    21fc:	6014      	str	r4, [r2, #0]
    21fe:	1c30      	adds	r0, r6, #0
    2200:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2202:	46c0      	nop			; (mov r8, r8)
    2204:	fffffbcd 	.word	0xfffffbcd
    2208:	fffffbce 	.word	0xfffffbce
    220c:	3fffffff 	.word	0x3fffffff

00002210 <_calloc_r>:
    2210:	b538      	push	{r3, r4, r5, lr}
    2212:	1c15      	adds	r5, r2, #0
    2214:	434d      	muls	r5, r1
    2216:	1c29      	adds	r1, r5, #0
    2218:	f000 f808 	bl	222c <_malloc_r>
    221c:	1e04      	subs	r4, r0, #0
    221e:	d003      	beq.n	2228 <_calloc_r+0x18>
    2220:	2100      	movs	r1, #0
    2222:	1c2a      	adds	r2, r5, #0
    2224:	f7fe fb3f 	bl	8a6 <memset>
    2228:	1c20      	adds	r0, r4, #0
    222a:	bd38      	pop	{r3, r4, r5, pc}

0000222c <_malloc_r>:
    222c:	b570      	push	{r4, r5, r6, lr}
    222e:	2303      	movs	r3, #3
    2230:	1ccd      	adds	r5, r1, #3
    2232:	439d      	bics	r5, r3
    2234:	3508      	adds	r5, #8
    2236:	1c06      	adds	r6, r0, #0
    2238:	2d0c      	cmp	r5, #12
    223a:	d201      	bcs.n	2240 <_malloc_r+0x14>
    223c:	250c      	movs	r5, #12
    223e:	e001      	b.n	2244 <_malloc_r+0x18>
    2240:	2d00      	cmp	r5, #0
    2242:	db3f      	blt.n	22c4 <_malloc_r+0x98>
    2244:	428d      	cmp	r5, r1
    2246:	d33d      	bcc.n	22c4 <_malloc_r+0x98>
    2248:	4b20      	ldr	r3, [pc, #128]	; (22cc <_malloc_r+0xa0>)
    224a:	681c      	ldr	r4, [r3, #0]
    224c:	1c1a      	adds	r2, r3, #0
    224e:	1c21      	adds	r1, r4, #0
    2250:	2900      	cmp	r1, #0
    2252:	d013      	beq.n	227c <_malloc_r+0x50>
    2254:	6808      	ldr	r0, [r1, #0]
    2256:	1b43      	subs	r3, r0, r5
    2258:	d40d      	bmi.n	2276 <_malloc_r+0x4a>
    225a:	2b0b      	cmp	r3, #11
    225c:	d902      	bls.n	2264 <_malloc_r+0x38>
    225e:	600b      	str	r3, [r1, #0]
    2260:	18cc      	adds	r4, r1, r3
    2262:	e01e      	b.n	22a2 <_malloc_r+0x76>
    2264:	428c      	cmp	r4, r1
    2266:	d102      	bne.n	226e <_malloc_r+0x42>
    2268:	6863      	ldr	r3, [r4, #4]
    226a:	6013      	str	r3, [r2, #0]
    226c:	e01a      	b.n	22a4 <_malloc_r+0x78>
    226e:	6848      	ldr	r0, [r1, #4]
    2270:	6060      	str	r0, [r4, #4]
    2272:	1c0c      	adds	r4, r1, #0
    2274:	e016      	b.n	22a4 <_malloc_r+0x78>
    2276:	1c0c      	adds	r4, r1, #0
    2278:	6849      	ldr	r1, [r1, #4]
    227a:	e7e9      	b.n	2250 <_malloc_r+0x24>
    227c:	4c14      	ldr	r4, [pc, #80]	; (22d0 <_malloc_r+0xa4>)
    227e:	6820      	ldr	r0, [r4, #0]
    2280:	2800      	cmp	r0, #0
    2282:	d103      	bne.n	228c <_malloc_r+0x60>
    2284:	1c30      	adds	r0, r6, #0
    2286:	f000 f84f 	bl	2328 <_sbrk_r>
    228a:	6020      	str	r0, [r4, #0]
    228c:	1c30      	adds	r0, r6, #0
    228e:	1c29      	adds	r1, r5, #0
    2290:	f000 f84a 	bl	2328 <_sbrk_r>
    2294:	1c43      	adds	r3, r0, #1
    2296:	d015      	beq.n	22c4 <_malloc_r+0x98>
    2298:	1cc4      	adds	r4, r0, #3
    229a:	2303      	movs	r3, #3
    229c:	439c      	bics	r4, r3
    229e:	4284      	cmp	r4, r0
    22a0:	d10a      	bne.n	22b8 <_malloc_r+0x8c>
    22a2:	6025      	str	r5, [r4, #0]
    22a4:	1c20      	adds	r0, r4, #0
    22a6:	300b      	adds	r0, #11
    22a8:	2207      	movs	r2, #7
    22aa:	1d23      	adds	r3, r4, #4
    22ac:	4390      	bics	r0, r2
    22ae:	1ac3      	subs	r3, r0, r3
    22b0:	d00b      	beq.n	22ca <_malloc_r+0x9e>
    22b2:	425a      	negs	r2, r3
    22b4:	50e2      	str	r2, [r4, r3]
    22b6:	e008      	b.n	22ca <_malloc_r+0x9e>
    22b8:	1a21      	subs	r1, r4, r0
    22ba:	1c30      	adds	r0, r6, #0
    22bc:	f000 f834 	bl	2328 <_sbrk_r>
    22c0:	3001      	adds	r0, #1
    22c2:	d1ee      	bne.n	22a2 <_malloc_r+0x76>
    22c4:	230c      	movs	r3, #12
    22c6:	6033      	str	r3, [r6, #0]
    22c8:	2000      	movs	r0, #0
    22ca:	bd70      	pop	{r4, r5, r6, pc}
    22cc:	200000f4 	.word	0x200000f4
    22d0:	200000f0 	.word	0x200000f0

000022d4 <__fpclassifyd>:
    22d4:	b530      	push	{r4, r5, lr}
    22d6:	1c0b      	adds	r3, r1, #0
    22d8:	1c04      	adds	r4, r0, #0
    22da:	1c02      	adds	r2, r0, #0
    22dc:	431c      	orrs	r4, r3
    22de:	2002      	movs	r0, #2
    22e0:	2c00      	cmp	r4, #0
    22e2:	d017      	beq.n	2314 <__fpclassifyd+0x40>
    22e4:	2480      	movs	r4, #128	; 0x80
    22e6:	0624      	lsls	r4, r4, #24
    22e8:	42a3      	cmp	r3, r4
    22ea:	d101      	bne.n	22f0 <__fpclassifyd+0x1c>
    22ec:	2a00      	cmp	r2, #0
    22ee:	d011      	beq.n	2314 <__fpclassifyd+0x40>
    22f0:	4809      	ldr	r0, [pc, #36]	; (2318 <__fpclassifyd+0x44>)
    22f2:	0059      	lsls	r1, r3, #1
    22f4:	0849      	lsrs	r1, r1, #1
    22f6:	4c09      	ldr	r4, [pc, #36]	; (231c <__fpclassifyd+0x48>)
    22f8:	180d      	adds	r5, r1, r0
    22fa:	2004      	movs	r0, #4
    22fc:	42a5      	cmp	r5, r4
    22fe:	d909      	bls.n	2314 <__fpclassifyd+0x40>
    2300:	4c07      	ldr	r4, [pc, #28]	; (2320 <__fpclassifyd+0x4c>)
    2302:	2003      	movs	r0, #3
    2304:	42a1      	cmp	r1, r4
    2306:	d905      	bls.n	2314 <__fpclassifyd+0x40>
    2308:	4c06      	ldr	r4, [pc, #24]	; (2324 <__fpclassifyd+0x50>)
    230a:	2000      	movs	r0, #0
    230c:	42a1      	cmp	r1, r4
    230e:	d101      	bne.n	2314 <__fpclassifyd+0x40>
    2310:	4250      	negs	r0, r2
    2312:	4150      	adcs	r0, r2
    2314:	bd30      	pop	{r4, r5, pc}
    2316:	46c0      	nop			; (mov r8, r8)
    2318:	fff00000 	.word	0xfff00000
    231c:	7fdfffff 	.word	0x7fdfffff
    2320:	000fffff 	.word	0x000fffff
    2324:	7ff00000 	.word	0x7ff00000

00002328 <_sbrk_r>:
    2328:	b538      	push	{r3, r4, r5, lr}
    232a:	4c07      	ldr	r4, [pc, #28]	; (2348 <_sbrk_r+0x20>)
    232c:	2300      	movs	r3, #0
    232e:	1c05      	adds	r5, r0, #0
    2330:	1c08      	adds	r0, r1, #0
    2332:	6023      	str	r3, [r4, #0]
    2334:	f7fe fa70 	bl	818 <_sbrk>
    2338:	1c43      	adds	r3, r0, #1
    233a:	d103      	bne.n	2344 <_sbrk_r+0x1c>
    233c:	6823      	ldr	r3, [r4, #0]
    233e:	2b00      	cmp	r3, #0
    2340:	d000      	beq.n	2344 <_sbrk_r+0x1c>
    2342:	602b      	str	r3, [r5, #0]
    2344:	bd38      	pop	{r3, r4, r5, pc}
    2346:	46c0      	nop			; (mov r8, r8)
    2348:	20000104 	.word	0x20000104

0000234c <__gnu_thumb1_case_uqi>:
    234c:	b402      	push	{r1}
    234e:	4671      	mov	r1, lr
    2350:	0849      	lsrs	r1, r1, #1
    2352:	0049      	lsls	r1, r1, #1
    2354:	5c09      	ldrb	r1, [r1, r0]
    2356:	0049      	lsls	r1, r1, #1
    2358:	448e      	add	lr, r1
    235a:	bc02      	pop	{r1}
    235c:	4770      	bx	lr
    235e:	46c0      	nop			; (mov r8, r8)

00002360 <__aeabi_uidiv>:
    2360:	2900      	cmp	r1, #0
    2362:	d034      	beq.n	23ce <.udivsi3_skip_div0_test+0x6a>

00002364 <.udivsi3_skip_div0_test>:
    2364:	2301      	movs	r3, #1
    2366:	2200      	movs	r2, #0
    2368:	b410      	push	{r4}
    236a:	4288      	cmp	r0, r1
    236c:	d32c      	bcc.n	23c8 <.udivsi3_skip_div0_test+0x64>
    236e:	2401      	movs	r4, #1
    2370:	0724      	lsls	r4, r4, #28
    2372:	42a1      	cmp	r1, r4
    2374:	d204      	bcs.n	2380 <.udivsi3_skip_div0_test+0x1c>
    2376:	4281      	cmp	r1, r0
    2378:	d202      	bcs.n	2380 <.udivsi3_skip_div0_test+0x1c>
    237a:	0109      	lsls	r1, r1, #4
    237c:	011b      	lsls	r3, r3, #4
    237e:	e7f8      	b.n	2372 <.udivsi3_skip_div0_test+0xe>
    2380:	00e4      	lsls	r4, r4, #3
    2382:	42a1      	cmp	r1, r4
    2384:	d204      	bcs.n	2390 <.udivsi3_skip_div0_test+0x2c>
    2386:	4281      	cmp	r1, r0
    2388:	d202      	bcs.n	2390 <.udivsi3_skip_div0_test+0x2c>
    238a:	0049      	lsls	r1, r1, #1
    238c:	005b      	lsls	r3, r3, #1
    238e:	e7f8      	b.n	2382 <.udivsi3_skip_div0_test+0x1e>
    2390:	4288      	cmp	r0, r1
    2392:	d301      	bcc.n	2398 <.udivsi3_skip_div0_test+0x34>
    2394:	1a40      	subs	r0, r0, r1
    2396:	431a      	orrs	r2, r3
    2398:	084c      	lsrs	r4, r1, #1
    239a:	42a0      	cmp	r0, r4
    239c:	d302      	bcc.n	23a4 <.udivsi3_skip_div0_test+0x40>
    239e:	1b00      	subs	r0, r0, r4
    23a0:	085c      	lsrs	r4, r3, #1
    23a2:	4322      	orrs	r2, r4
    23a4:	088c      	lsrs	r4, r1, #2
    23a6:	42a0      	cmp	r0, r4
    23a8:	d302      	bcc.n	23b0 <.udivsi3_skip_div0_test+0x4c>
    23aa:	1b00      	subs	r0, r0, r4
    23ac:	089c      	lsrs	r4, r3, #2
    23ae:	4322      	orrs	r2, r4
    23b0:	08cc      	lsrs	r4, r1, #3
    23b2:	42a0      	cmp	r0, r4
    23b4:	d302      	bcc.n	23bc <.udivsi3_skip_div0_test+0x58>
    23b6:	1b00      	subs	r0, r0, r4
    23b8:	08dc      	lsrs	r4, r3, #3
    23ba:	4322      	orrs	r2, r4
    23bc:	2800      	cmp	r0, #0
    23be:	d003      	beq.n	23c8 <.udivsi3_skip_div0_test+0x64>
    23c0:	091b      	lsrs	r3, r3, #4
    23c2:	d001      	beq.n	23c8 <.udivsi3_skip_div0_test+0x64>
    23c4:	0909      	lsrs	r1, r1, #4
    23c6:	e7e3      	b.n	2390 <.udivsi3_skip_div0_test+0x2c>
    23c8:	1c10      	adds	r0, r2, #0
    23ca:	bc10      	pop	{r4}
    23cc:	4770      	bx	lr
    23ce:	2800      	cmp	r0, #0
    23d0:	d001      	beq.n	23d6 <.udivsi3_skip_div0_test+0x72>
    23d2:	2000      	movs	r0, #0
    23d4:	43c0      	mvns	r0, r0
    23d6:	b407      	push	{r0, r1, r2}
    23d8:	4802      	ldr	r0, [pc, #8]	; (23e4 <.udivsi3_skip_div0_test+0x80>)
    23da:	a102      	add	r1, pc, #8	; (adr r1, 23e4 <.udivsi3_skip_div0_test+0x80>)
    23dc:	1840      	adds	r0, r0, r1
    23de:	9002      	str	r0, [sp, #8]
    23e0:	bd03      	pop	{r0, r1, pc}
    23e2:	46c0      	nop			; (mov r8, r8)
    23e4:	000000d9 	.word	0x000000d9

000023e8 <__aeabi_uidivmod>:
    23e8:	2900      	cmp	r1, #0
    23ea:	d0f0      	beq.n	23ce <.udivsi3_skip_div0_test+0x6a>
    23ec:	b503      	push	{r0, r1, lr}
    23ee:	f7ff ffb9 	bl	2364 <.udivsi3_skip_div0_test>
    23f2:	bc0e      	pop	{r1, r2, r3}
    23f4:	4342      	muls	r2, r0
    23f6:	1a89      	subs	r1, r1, r2
    23f8:	4718      	bx	r3
    23fa:	46c0      	nop			; (mov r8, r8)

000023fc <__aeabi_idiv>:
    23fc:	2900      	cmp	r1, #0
    23fe:	d041      	beq.n	2484 <.divsi3_skip_div0_test+0x84>

00002400 <.divsi3_skip_div0_test>:
    2400:	b410      	push	{r4}
    2402:	1c04      	adds	r4, r0, #0
    2404:	404c      	eors	r4, r1
    2406:	46a4      	mov	ip, r4
    2408:	2301      	movs	r3, #1
    240a:	2200      	movs	r2, #0
    240c:	2900      	cmp	r1, #0
    240e:	d500      	bpl.n	2412 <.divsi3_skip_div0_test+0x12>
    2410:	4249      	negs	r1, r1
    2412:	2800      	cmp	r0, #0
    2414:	d500      	bpl.n	2418 <.divsi3_skip_div0_test+0x18>
    2416:	4240      	negs	r0, r0
    2418:	4288      	cmp	r0, r1
    241a:	d32c      	bcc.n	2476 <.divsi3_skip_div0_test+0x76>
    241c:	2401      	movs	r4, #1
    241e:	0724      	lsls	r4, r4, #28
    2420:	42a1      	cmp	r1, r4
    2422:	d204      	bcs.n	242e <.divsi3_skip_div0_test+0x2e>
    2424:	4281      	cmp	r1, r0
    2426:	d202      	bcs.n	242e <.divsi3_skip_div0_test+0x2e>
    2428:	0109      	lsls	r1, r1, #4
    242a:	011b      	lsls	r3, r3, #4
    242c:	e7f8      	b.n	2420 <.divsi3_skip_div0_test+0x20>
    242e:	00e4      	lsls	r4, r4, #3
    2430:	42a1      	cmp	r1, r4
    2432:	d204      	bcs.n	243e <.divsi3_skip_div0_test+0x3e>
    2434:	4281      	cmp	r1, r0
    2436:	d202      	bcs.n	243e <.divsi3_skip_div0_test+0x3e>
    2438:	0049      	lsls	r1, r1, #1
    243a:	005b      	lsls	r3, r3, #1
    243c:	e7f8      	b.n	2430 <.divsi3_skip_div0_test+0x30>
    243e:	4288      	cmp	r0, r1
    2440:	d301      	bcc.n	2446 <.divsi3_skip_div0_test+0x46>
    2442:	1a40      	subs	r0, r0, r1
    2444:	431a      	orrs	r2, r3
    2446:	084c      	lsrs	r4, r1, #1
    2448:	42a0      	cmp	r0, r4
    244a:	d302      	bcc.n	2452 <.divsi3_skip_div0_test+0x52>
    244c:	1b00      	subs	r0, r0, r4
    244e:	085c      	lsrs	r4, r3, #1
    2450:	4322      	orrs	r2, r4
    2452:	088c      	lsrs	r4, r1, #2
    2454:	42a0      	cmp	r0, r4
    2456:	d302      	bcc.n	245e <.divsi3_skip_div0_test+0x5e>
    2458:	1b00      	subs	r0, r0, r4
    245a:	089c      	lsrs	r4, r3, #2
    245c:	4322      	orrs	r2, r4
    245e:	08cc      	lsrs	r4, r1, #3
    2460:	42a0      	cmp	r0, r4
    2462:	d302      	bcc.n	246a <.divsi3_skip_div0_test+0x6a>
    2464:	1b00      	subs	r0, r0, r4
    2466:	08dc      	lsrs	r4, r3, #3
    2468:	4322      	orrs	r2, r4
    246a:	2800      	cmp	r0, #0
    246c:	d003      	beq.n	2476 <.divsi3_skip_div0_test+0x76>
    246e:	091b      	lsrs	r3, r3, #4
    2470:	d001      	beq.n	2476 <.divsi3_skip_div0_test+0x76>
    2472:	0909      	lsrs	r1, r1, #4
    2474:	e7e3      	b.n	243e <.divsi3_skip_div0_test+0x3e>
    2476:	1c10      	adds	r0, r2, #0
    2478:	4664      	mov	r4, ip
    247a:	2c00      	cmp	r4, #0
    247c:	d500      	bpl.n	2480 <.divsi3_skip_div0_test+0x80>
    247e:	4240      	negs	r0, r0
    2480:	bc10      	pop	{r4}
    2482:	4770      	bx	lr
    2484:	2800      	cmp	r0, #0
    2486:	d006      	beq.n	2496 <.divsi3_skip_div0_test+0x96>
    2488:	db03      	blt.n	2492 <.divsi3_skip_div0_test+0x92>
    248a:	2000      	movs	r0, #0
    248c:	43c0      	mvns	r0, r0
    248e:	0840      	lsrs	r0, r0, #1
    2490:	e001      	b.n	2496 <.divsi3_skip_div0_test+0x96>
    2492:	2080      	movs	r0, #128	; 0x80
    2494:	0600      	lsls	r0, r0, #24
    2496:	b407      	push	{r0, r1, r2}
    2498:	4802      	ldr	r0, [pc, #8]	; (24a4 <.divsi3_skip_div0_test+0xa4>)
    249a:	a102      	add	r1, pc, #8	; (adr r1, 24a4 <.divsi3_skip_div0_test+0xa4>)
    249c:	1840      	adds	r0, r0, r1
    249e:	9002      	str	r0, [sp, #8]
    24a0:	bd03      	pop	{r0, r1, pc}
    24a2:	46c0      	nop			; (mov r8, r8)
    24a4:	00000019 	.word	0x00000019

000024a8 <__aeabi_idivmod>:
    24a8:	2900      	cmp	r1, #0
    24aa:	d0eb      	beq.n	2484 <.divsi3_skip_div0_test+0x84>
    24ac:	b503      	push	{r0, r1, lr}
    24ae:	f7ff ffa7 	bl	2400 <.divsi3_skip_div0_test>
    24b2:	bc0e      	pop	{r1, r2, r3}
    24b4:	4342      	muls	r2, r0
    24b6:	1a89      	subs	r1, r1, r2
    24b8:	4718      	bx	r3
    24ba:	46c0      	nop			; (mov r8, r8)

000024bc <__aeabi_idiv0>:
    24bc:	4770      	bx	lr
    24be:	46c0      	nop			; (mov r8, r8)

000024c0 <__aeabi_cdrcmple>:
    24c0:	4684      	mov	ip, r0
    24c2:	1c10      	adds	r0, r2, #0
    24c4:	4662      	mov	r2, ip
    24c6:	468c      	mov	ip, r1
    24c8:	1c19      	adds	r1, r3, #0
    24ca:	4663      	mov	r3, ip
    24cc:	e000      	b.n	24d0 <__aeabi_cdcmpeq>
    24ce:	46c0      	nop			; (mov r8, r8)

000024d0 <__aeabi_cdcmpeq>:
    24d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    24d2:	f000 ff41 	bl	3358 <__ledf2>
    24d6:	2800      	cmp	r0, #0
    24d8:	d401      	bmi.n	24de <__aeabi_cdcmpeq+0xe>
    24da:	2100      	movs	r1, #0
    24dc:	42c8      	cmn	r0, r1
    24de:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000024e0 <__aeabi_dcmpeq>:
    24e0:	b510      	push	{r4, lr}
    24e2:	f000 fe71 	bl	31c8 <__eqdf2>
    24e6:	4240      	negs	r0, r0
    24e8:	3001      	adds	r0, #1
    24ea:	bd10      	pop	{r4, pc}

000024ec <__aeabi_dcmplt>:
    24ec:	b510      	push	{r4, lr}
    24ee:	f000 ff33 	bl	3358 <__ledf2>
    24f2:	2800      	cmp	r0, #0
    24f4:	db01      	blt.n	24fa <__aeabi_dcmplt+0xe>
    24f6:	2000      	movs	r0, #0
    24f8:	bd10      	pop	{r4, pc}
    24fa:	2001      	movs	r0, #1
    24fc:	bd10      	pop	{r4, pc}
    24fe:	46c0      	nop			; (mov r8, r8)

00002500 <__aeabi_dcmple>:
    2500:	b510      	push	{r4, lr}
    2502:	f000 ff29 	bl	3358 <__ledf2>
    2506:	2800      	cmp	r0, #0
    2508:	dd01      	ble.n	250e <__aeabi_dcmple+0xe>
    250a:	2000      	movs	r0, #0
    250c:	bd10      	pop	{r4, pc}
    250e:	2001      	movs	r0, #1
    2510:	bd10      	pop	{r4, pc}
    2512:	46c0      	nop			; (mov r8, r8)

00002514 <__aeabi_dcmpgt>:
    2514:	b510      	push	{r4, lr}
    2516:	f000 fea1 	bl	325c <__gedf2>
    251a:	2800      	cmp	r0, #0
    251c:	dc01      	bgt.n	2522 <__aeabi_dcmpgt+0xe>
    251e:	2000      	movs	r0, #0
    2520:	bd10      	pop	{r4, pc}
    2522:	2001      	movs	r0, #1
    2524:	bd10      	pop	{r4, pc}
    2526:	46c0      	nop			; (mov r8, r8)

00002528 <__aeabi_dcmpge>:
    2528:	b510      	push	{r4, lr}
    252a:	f000 fe97 	bl	325c <__gedf2>
    252e:	2800      	cmp	r0, #0
    2530:	da01      	bge.n	2536 <__aeabi_dcmpge+0xe>
    2532:	2000      	movs	r0, #0
    2534:	bd10      	pop	{r4, pc}
    2536:	2001      	movs	r0, #1
    2538:	bd10      	pop	{r4, pc}
    253a:	46c0      	nop			; (mov r8, r8)

0000253c <__aeabi_dadd>:
    253c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    253e:	465f      	mov	r7, fp
    2540:	4656      	mov	r6, sl
    2542:	4644      	mov	r4, r8
    2544:	464d      	mov	r5, r9
    2546:	b4f0      	push	{r4, r5, r6, r7}
    2548:	030c      	lsls	r4, r1, #12
    254a:	004d      	lsls	r5, r1, #1
    254c:	0fce      	lsrs	r6, r1, #31
    254e:	0a61      	lsrs	r1, r4, #9
    2550:	0f44      	lsrs	r4, r0, #29
    2552:	4321      	orrs	r1, r4
    2554:	00c4      	lsls	r4, r0, #3
    2556:	0318      	lsls	r0, r3, #12
    2558:	4680      	mov	r8, r0
    255a:	0058      	lsls	r0, r3, #1
    255c:	0d40      	lsrs	r0, r0, #21
    255e:	4682      	mov	sl, r0
    2560:	0fd8      	lsrs	r0, r3, #31
    2562:	4684      	mov	ip, r0
    2564:	4640      	mov	r0, r8
    2566:	0a40      	lsrs	r0, r0, #9
    2568:	0f53      	lsrs	r3, r2, #29
    256a:	4303      	orrs	r3, r0
    256c:	00d0      	lsls	r0, r2, #3
    256e:	0d6d      	lsrs	r5, r5, #21
    2570:	1c37      	adds	r7, r6, #0
    2572:	4683      	mov	fp, r0
    2574:	4652      	mov	r2, sl
    2576:	4566      	cmp	r6, ip
    2578:	d100      	bne.n	257c <__aeabi_dadd+0x40>
    257a:	e0a4      	b.n	26c6 <__aeabi_dadd+0x18a>
    257c:	1aaf      	subs	r7, r5, r2
    257e:	2f00      	cmp	r7, #0
    2580:	dc00      	bgt.n	2584 <__aeabi_dadd+0x48>
    2582:	e109      	b.n	2798 <__aeabi_dadd+0x25c>
    2584:	2a00      	cmp	r2, #0
    2586:	d13b      	bne.n	2600 <__aeabi_dadd+0xc4>
    2588:	4318      	orrs	r0, r3
    258a:	d000      	beq.n	258e <__aeabi_dadd+0x52>
    258c:	e0ea      	b.n	2764 <__aeabi_dadd+0x228>
    258e:	0763      	lsls	r3, r4, #29
    2590:	d100      	bne.n	2594 <__aeabi_dadd+0x58>
    2592:	e087      	b.n	26a4 <__aeabi_dadd+0x168>
    2594:	230f      	movs	r3, #15
    2596:	4023      	ands	r3, r4
    2598:	2b04      	cmp	r3, #4
    259a:	d100      	bne.n	259e <__aeabi_dadd+0x62>
    259c:	e082      	b.n	26a4 <__aeabi_dadd+0x168>
    259e:	1d22      	adds	r2, r4, #4
    25a0:	42a2      	cmp	r2, r4
    25a2:	41a4      	sbcs	r4, r4
    25a4:	4264      	negs	r4, r4
    25a6:	2380      	movs	r3, #128	; 0x80
    25a8:	1909      	adds	r1, r1, r4
    25aa:	041b      	lsls	r3, r3, #16
    25ac:	400b      	ands	r3, r1
    25ae:	1c37      	adds	r7, r6, #0
    25b0:	1c14      	adds	r4, r2, #0
    25b2:	2b00      	cmp	r3, #0
    25b4:	d100      	bne.n	25b8 <__aeabi_dadd+0x7c>
    25b6:	e07c      	b.n	26b2 <__aeabi_dadd+0x176>
    25b8:	4bce      	ldr	r3, [pc, #824]	; (28f4 <__aeabi_dadd+0x3b8>)
    25ba:	3501      	adds	r5, #1
    25bc:	429d      	cmp	r5, r3
    25be:	d100      	bne.n	25c2 <__aeabi_dadd+0x86>
    25c0:	e105      	b.n	27ce <__aeabi_dadd+0x292>
    25c2:	4bcd      	ldr	r3, [pc, #820]	; (28f8 <__aeabi_dadd+0x3bc>)
    25c4:	08e4      	lsrs	r4, r4, #3
    25c6:	4019      	ands	r1, r3
    25c8:	0748      	lsls	r0, r1, #29
    25ca:	0249      	lsls	r1, r1, #9
    25cc:	4304      	orrs	r4, r0
    25ce:	0b0b      	lsrs	r3, r1, #12
    25d0:	2000      	movs	r0, #0
    25d2:	2100      	movs	r1, #0
    25d4:	031b      	lsls	r3, r3, #12
    25d6:	0b1a      	lsrs	r2, r3, #12
    25d8:	0d0b      	lsrs	r3, r1, #20
    25da:	056d      	lsls	r5, r5, #21
    25dc:	051b      	lsls	r3, r3, #20
    25de:	4313      	orrs	r3, r2
    25e0:	086a      	lsrs	r2, r5, #1
    25e2:	4dc6      	ldr	r5, [pc, #792]	; (28fc <__aeabi_dadd+0x3c0>)
    25e4:	07ff      	lsls	r7, r7, #31
    25e6:	401d      	ands	r5, r3
    25e8:	4315      	orrs	r5, r2
    25ea:	006d      	lsls	r5, r5, #1
    25ec:	086d      	lsrs	r5, r5, #1
    25ee:	1c29      	adds	r1, r5, #0
    25f0:	4339      	orrs	r1, r7
    25f2:	1c20      	adds	r0, r4, #0
    25f4:	bc3c      	pop	{r2, r3, r4, r5}
    25f6:	4690      	mov	r8, r2
    25f8:	4699      	mov	r9, r3
    25fa:	46a2      	mov	sl, r4
    25fc:	46ab      	mov	fp, r5
    25fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2600:	48bc      	ldr	r0, [pc, #752]	; (28f4 <__aeabi_dadd+0x3b8>)
    2602:	4285      	cmp	r5, r0
    2604:	d0c3      	beq.n	258e <__aeabi_dadd+0x52>
    2606:	2080      	movs	r0, #128	; 0x80
    2608:	0400      	lsls	r0, r0, #16
    260a:	4303      	orrs	r3, r0
    260c:	2f38      	cmp	r7, #56	; 0x38
    260e:	dd00      	ble.n	2612 <__aeabi_dadd+0xd6>
    2610:	e0f0      	b.n	27f4 <__aeabi_dadd+0x2b8>
    2612:	2f1f      	cmp	r7, #31
    2614:	dd00      	ble.n	2618 <__aeabi_dadd+0xdc>
    2616:	e124      	b.n	2862 <__aeabi_dadd+0x326>
    2618:	2020      	movs	r0, #32
    261a:	1bc0      	subs	r0, r0, r7
    261c:	1c1a      	adds	r2, r3, #0
    261e:	4681      	mov	r9, r0
    2620:	4082      	lsls	r2, r0
    2622:	4658      	mov	r0, fp
    2624:	40f8      	lsrs	r0, r7
    2626:	4302      	orrs	r2, r0
    2628:	4694      	mov	ip, r2
    262a:	4658      	mov	r0, fp
    262c:	464a      	mov	r2, r9
    262e:	4090      	lsls	r0, r2
    2630:	1e42      	subs	r2, r0, #1
    2632:	4190      	sbcs	r0, r2
    2634:	40fb      	lsrs	r3, r7
    2636:	4662      	mov	r2, ip
    2638:	4302      	orrs	r2, r0
    263a:	1c1f      	adds	r7, r3, #0
    263c:	1aa2      	subs	r2, r4, r2
    263e:	4294      	cmp	r4, r2
    2640:	41a4      	sbcs	r4, r4
    2642:	4264      	negs	r4, r4
    2644:	1bc9      	subs	r1, r1, r7
    2646:	1b09      	subs	r1, r1, r4
    2648:	1c14      	adds	r4, r2, #0
    264a:	020b      	lsls	r3, r1, #8
    264c:	d59f      	bpl.n	258e <__aeabi_dadd+0x52>
    264e:	0249      	lsls	r1, r1, #9
    2650:	0a4f      	lsrs	r7, r1, #9
    2652:	2f00      	cmp	r7, #0
    2654:	d100      	bne.n	2658 <__aeabi_dadd+0x11c>
    2656:	e0c8      	b.n	27ea <__aeabi_dadd+0x2ae>
    2658:	1c38      	adds	r0, r7, #0
    265a:	f001 fd65 	bl	4128 <__clzsi2>
    265e:	1c02      	adds	r2, r0, #0
    2660:	3a08      	subs	r2, #8
    2662:	2a1f      	cmp	r2, #31
    2664:	dd00      	ble.n	2668 <__aeabi_dadd+0x12c>
    2666:	e0b5      	b.n	27d4 <__aeabi_dadd+0x298>
    2668:	2128      	movs	r1, #40	; 0x28
    266a:	1a09      	subs	r1, r1, r0
    266c:	1c20      	adds	r0, r4, #0
    266e:	4097      	lsls	r7, r2
    2670:	40c8      	lsrs	r0, r1
    2672:	4307      	orrs	r7, r0
    2674:	4094      	lsls	r4, r2
    2676:	4295      	cmp	r5, r2
    2678:	dd00      	ble.n	267c <__aeabi_dadd+0x140>
    267a:	e0b2      	b.n	27e2 <__aeabi_dadd+0x2a6>
    267c:	1b55      	subs	r5, r2, r5
    267e:	1c69      	adds	r1, r5, #1
    2680:	291f      	cmp	r1, #31
    2682:	dd00      	ble.n	2686 <__aeabi_dadd+0x14a>
    2684:	e0dc      	b.n	2840 <__aeabi_dadd+0x304>
    2686:	221f      	movs	r2, #31
    2688:	1b55      	subs	r5, r2, r5
    268a:	1c3b      	adds	r3, r7, #0
    268c:	1c22      	adds	r2, r4, #0
    268e:	40ab      	lsls	r3, r5
    2690:	40ca      	lsrs	r2, r1
    2692:	40ac      	lsls	r4, r5
    2694:	1e65      	subs	r5, r4, #1
    2696:	41ac      	sbcs	r4, r5
    2698:	4313      	orrs	r3, r2
    269a:	40cf      	lsrs	r7, r1
    269c:	431c      	orrs	r4, r3
    269e:	1c39      	adds	r1, r7, #0
    26a0:	2500      	movs	r5, #0
    26a2:	e774      	b.n	258e <__aeabi_dadd+0x52>
    26a4:	2380      	movs	r3, #128	; 0x80
    26a6:	041b      	lsls	r3, r3, #16
    26a8:	400b      	ands	r3, r1
    26aa:	1c37      	adds	r7, r6, #0
    26ac:	2b00      	cmp	r3, #0
    26ae:	d000      	beq.n	26b2 <__aeabi_dadd+0x176>
    26b0:	e782      	b.n	25b8 <__aeabi_dadd+0x7c>
    26b2:	4b90      	ldr	r3, [pc, #576]	; (28f4 <__aeabi_dadd+0x3b8>)
    26b4:	0748      	lsls	r0, r1, #29
    26b6:	08e4      	lsrs	r4, r4, #3
    26b8:	4304      	orrs	r4, r0
    26ba:	08c9      	lsrs	r1, r1, #3
    26bc:	429d      	cmp	r5, r3
    26be:	d048      	beq.n	2752 <__aeabi_dadd+0x216>
    26c0:	0309      	lsls	r1, r1, #12
    26c2:	0b0b      	lsrs	r3, r1, #12
    26c4:	e784      	b.n	25d0 <__aeabi_dadd+0x94>
    26c6:	1aaa      	subs	r2, r5, r2
    26c8:	4694      	mov	ip, r2
    26ca:	2a00      	cmp	r2, #0
    26cc:	dc00      	bgt.n	26d0 <__aeabi_dadd+0x194>
    26ce:	e098      	b.n	2802 <__aeabi_dadd+0x2c6>
    26d0:	4650      	mov	r0, sl
    26d2:	2800      	cmp	r0, #0
    26d4:	d052      	beq.n	277c <__aeabi_dadd+0x240>
    26d6:	4887      	ldr	r0, [pc, #540]	; (28f4 <__aeabi_dadd+0x3b8>)
    26d8:	4285      	cmp	r5, r0
    26da:	d100      	bne.n	26de <__aeabi_dadd+0x1a2>
    26dc:	e757      	b.n	258e <__aeabi_dadd+0x52>
    26de:	2080      	movs	r0, #128	; 0x80
    26e0:	0400      	lsls	r0, r0, #16
    26e2:	4303      	orrs	r3, r0
    26e4:	4662      	mov	r2, ip
    26e6:	2a38      	cmp	r2, #56	; 0x38
    26e8:	dd00      	ble.n	26ec <__aeabi_dadd+0x1b0>
    26ea:	e0fc      	b.n	28e6 <__aeabi_dadd+0x3aa>
    26ec:	2a1f      	cmp	r2, #31
    26ee:	dd00      	ble.n	26f2 <__aeabi_dadd+0x1b6>
    26f0:	e14a      	b.n	2988 <__aeabi_dadd+0x44c>
    26f2:	2220      	movs	r2, #32
    26f4:	4660      	mov	r0, ip
    26f6:	1a10      	subs	r0, r2, r0
    26f8:	1c1a      	adds	r2, r3, #0
    26fa:	4082      	lsls	r2, r0
    26fc:	4682      	mov	sl, r0
    26fe:	4691      	mov	r9, r2
    2700:	4658      	mov	r0, fp
    2702:	4662      	mov	r2, ip
    2704:	40d0      	lsrs	r0, r2
    2706:	464a      	mov	r2, r9
    2708:	4302      	orrs	r2, r0
    270a:	4690      	mov	r8, r2
    270c:	4658      	mov	r0, fp
    270e:	4652      	mov	r2, sl
    2710:	4090      	lsls	r0, r2
    2712:	1e42      	subs	r2, r0, #1
    2714:	4190      	sbcs	r0, r2
    2716:	4642      	mov	r2, r8
    2718:	4302      	orrs	r2, r0
    271a:	4660      	mov	r0, ip
    271c:	40c3      	lsrs	r3, r0
    271e:	1912      	adds	r2, r2, r4
    2720:	42a2      	cmp	r2, r4
    2722:	41a4      	sbcs	r4, r4
    2724:	4264      	negs	r4, r4
    2726:	1859      	adds	r1, r3, r1
    2728:	1909      	adds	r1, r1, r4
    272a:	1c14      	adds	r4, r2, #0
    272c:	0208      	lsls	r0, r1, #8
    272e:	d400      	bmi.n	2732 <__aeabi_dadd+0x1f6>
    2730:	e72d      	b.n	258e <__aeabi_dadd+0x52>
    2732:	4b70      	ldr	r3, [pc, #448]	; (28f4 <__aeabi_dadd+0x3b8>)
    2734:	3501      	adds	r5, #1
    2736:	429d      	cmp	r5, r3
    2738:	d100      	bne.n	273c <__aeabi_dadd+0x200>
    273a:	e122      	b.n	2982 <__aeabi_dadd+0x446>
    273c:	4b6e      	ldr	r3, [pc, #440]	; (28f8 <__aeabi_dadd+0x3bc>)
    273e:	0860      	lsrs	r0, r4, #1
    2740:	4019      	ands	r1, r3
    2742:	2301      	movs	r3, #1
    2744:	4023      	ands	r3, r4
    2746:	1c1c      	adds	r4, r3, #0
    2748:	4304      	orrs	r4, r0
    274a:	07cb      	lsls	r3, r1, #31
    274c:	431c      	orrs	r4, r3
    274e:	0849      	lsrs	r1, r1, #1
    2750:	e71d      	b.n	258e <__aeabi_dadd+0x52>
    2752:	1c23      	adds	r3, r4, #0
    2754:	430b      	orrs	r3, r1
    2756:	d03a      	beq.n	27ce <__aeabi_dadd+0x292>
    2758:	2380      	movs	r3, #128	; 0x80
    275a:	031b      	lsls	r3, r3, #12
    275c:	430b      	orrs	r3, r1
    275e:	031b      	lsls	r3, r3, #12
    2760:	0b1b      	lsrs	r3, r3, #12
    2762:	e735      	b.n	25d0 <__aeabi_dadd+0x94>
    2764:	3f01      	subs	r7, #1
    2766:	2f00      	cmp	r7, #0
    2768:	d165      	bne.n	2836 <__aeabi_dadd+0x2fa>
    276a:	4658      	mov	r0, fp
    276c:	1a22      	subs	r2, r4, r0
    276e:	4294      	cmp	r4, r2
    2770:	41a4      	sbcs	r4, r4
    2772:	4264      	negs	r4, r4
    2774:	1ac9      	subs	r1, r1, r3
    2776:	1b09      	subs	r1, r1, r4
    2778:	1c14      	adds	r4, r2, #0
    277a:	e766      	b.n	264a <__aeabi_dadd+0x10e>
    277c:	4658      	mov	r0, fp
    277e:	4318      	orrs	r0, r3
    2780:	d100      	bne.n	2784 <__aeabi_dadd+0x248>
    2782:	e704      	b.n	258e <__aeabi_dadd+0x52>
    2784:	2201      	movs	r2, #1
    2786:	4252      	negs	r2, r2
    2788:	4494      	add	ip, r2
    278a:	4660      	mov	r0, ip
    278c:	2800      	cmp	r0, #0
    278e:	d000      	beq.n	2792 <__aeabi_dadd+0x256>
    2790:	e0c5      	b.n	291e <__aeabi_dadd+0x3e2>
    2792:	4658      	mov	r0, fp
    2794:	1902      	adds	r2, r0, r4
    2796:	e7c3      	b.n	2720 <__aeabi_dadd+0x1e4>
    2798:	2f00      	cmp	r7, #0
    279a:	d173      	bne.n	2884 <__aeabi_dadd+0x348>
    279c:	1c68      	adds	r0, r5, #1
    279e:	0540      	lsls	r0, r0, #21
    27a0:	0d40      	lsrs	r0, r0, #21
    27a2:	2801      	cmp	r0, #1
    27a4:	dc00      	bgt.n	27a8 <__aeabi_dadd+0x26c>
    27a6:	e0de      	b.n	2966 <__aeabi_dadd+0x42a>
    27a8:	465a      	mov	r2, fp
    27aa:	1aa2      	subs	r2, r4, r2
    27ac:	4294      	cmp	r4, r2
    27ae:	41bf      	sbcs	r7, r7
    27b0:	1ac8      	subs	r0, r1, r3
    27b2:	427f      	negs	r7, r7
    27b4:	1bc7      	subs	r7, r0, r7
    27b6:	0238      	lsls	r0, r7, #8
    27b8:	d400      	bmi.n	27bc <__aeabi_dadd+0x280>
    27ba:	e089      	b.n	28d0 <__aeabi_dadd+0x394>
    27bc:	465a      	mov	r2, fp
    27be:	1b14      	subs	r4, r2, r4
    27c0:	45a3      	cmp	fp, r4
    27c2:	4192      	sbcs	r2, r2
    27c4:	1a59      	subs	r1, r3, r1
    27c6:	4252      	negs	r2, r2
    27c8:	1a8f      	subs	r7, r1, r2
    27ca:	4666      	mov	r6, ip
    27cc:	e741      	b.n	2652 <__aeabi_dadd+0x116>
    27ce:	2300      	movs	r3, #0
    27d0:	2400      	movs	r4, #0
    27d2:	e6fd      	b.n	25d0 <__aeabi_dadd+0x94>
    27d4:	1c27      	adds	r7, r4, #0
    27d6:	3828      	subs	r0, #40	; 0x28
    27d8:	4087      	lsls	r7, r0
    27da:	2400      	movs	r4, #0
    27dc:	4295      	cmp	r5, r2
    27de:	dc00      	bgt.n	27e2 <__aeabi_dadd+0x2a6>
    27e0:	e74c      	b.n	267c <__aeabi_dadd+0x140>
    27e2:	4945      	ldr	r1, [pc, #276]	; (28f8 <__aeabi_dadd+0x3bc>)
    27e4:	1aad      	subs	r5, r5, r2
    27e6:	4039      	ands	r1, r7
    27e8:	e6d1      	b.n	258e <__aeabi_dadd+0x52>
    27ea:	1c20      	adds	r0, r4, #0
    27ec:	f001 fc9c 	bl	4128 <__clzsi2>
    27f0:	3020      	adds	r0, #32
    27f2:	e734      	b.n	265e <__aeabi_dadd+0x122>
    27f4:	465a      	mov	r2, fp
    27f6:	431a      	orrs	r2, r3
    27f8:	1e53      	subs	r3, r2, #1
    27fa:	419a      	sbcs	r2, r3
    27fc:	b2d2      	uxtb	r2, r2
    27fe:	2700      	movs	r7, #0
    2800:	e71c      	b.n	263c <__aeabi_dadd+0x100>
    2802:	2a00      	cmp	r2, #0
    2804:	d000      	beq.n	2808 <__aeabi_dadd+0x2cc>
    2806:	e0dc      	b.n	29c2 <__aeabi_dadd+0x486>
    2808:	1c68      	adds	r0, r5, #1
    280a:	0542      	lsls	r2, r0, #21
    280c:	0d52      	lsrs	r2, r2, #21
    280e:	2a01      	cmp	r2, #1
    2810:	dc00      	bgt.n	2814 <__aeabi_dadd+0x2d8>
    2812:	e08d      	b.n	2930 <__aeabi_dadd+0x3f4>
    2814:	4d37      	ldr	r5, [pc, #220]	; (28f4 <__aeabi_dadd+0x3b8>)
    2816:	42a8      	cmp	r0, r5
    2818:	d100      	bne.n	281c <__aeabi_dadd+0x2e0>
    281a:	e0f3      	b.n	2a04 <__aeabi_dadd+0x4c8>
    281c:	465d      	mov	r5, fp
    281e:	192a      	adds	r2, r5, r4
    2820:	42a2      	cmp	r2, r4
    2822:	41a4      	sbcs	r4, r4
    2824:	4264      	negs	r4, r4
    2826:	1859      	adds	r1, r3, r1
    2828:	1909      	adds	r1, r1, r4
    282a:	07cc      	lsls	r4, r1, #31
    282c:	0852      	lsrs	r2, r2, #1
    282e:	4314      	orrs	r4, r2
    2830:	0849      	lsrs	r1, r1, #1
    2832:	1c05      	adds	r5, r0, #0
    2834:	e6ab      	b.n	258e <__aeabi_dadd+0x52>
    2836:	482f      	ldr	r0, [pc, #188]	; (28f4 <__aeabi_dadd+0x3b8>)
    2838:	4285      	cmp	r5, r0
    283a:	d000      	beq.n	283e <__aeabi_dadd+0x302>
    283c:	e6e6      	b.n	260c <__aeabi_dadd+0xd0>
    283e:	e6a6      	b.n	258e <__aeabi_dadd+0x52>
    2840:	1c2b      	adds	r3, r5, #0
    2842:	3b1f      	subs	r3, #31
    2844:	1c3a      	adds	r2, r7, #0
    2846:	40da      	lsrs	r2, r3
    2848:	1c13      	adds	r3, r2, #0
    284a:	2920      	cmp	r1, #32
    284c:	d06c      	beq.n	2928 <__aeabi_dadd+0x3ec>
    284e:	223f      	movs	r2, #63	; 0x3f
    2850:	1b55      	subs	r5, r2, r5
    2852:	40af      	lsls	r7, r5
    2854:	433c      	orrs	r4, r7
    2856:	1e60      	subs	r0, r4, #1
    2858:	4184      	sbcs	r4, r0
    285a:	431c      	orrs	r4, r3
    285c:	2100      	movs	r1, #0
    285e:	2500      	movs	r5, #0
    2860:	e695      	b.n	258e <__aeabi_dadd+0x52>
    2862:	1c38      	adds	r0, r7, #0
    2864:	3820      	subs	r0, #32
    2866:	1c1a      	adds	r2, r3, #0
    2868:	40c2      	lsrs	r2, r0
    286a:	1c10      	adds	r0, r2, #0
    286c:	2f20      	cmp	r7, #32
    286e:	d05d      	beq.n	292c <__aeabi_dadd+0x3f0>
    2870:	2240      	movs	r2, #64	; 0x40
    2872:	1bd7      	subs	r7, r2, r7
    2874:	40bb      	lsls	r3, r7
    2876:	465a      	mov	r2, fp
    2878:	431a      	orrs	r2, r3
    287a:	1e53      	subs	r3, r2, #1
    287c:	419a      	sbcs	r2, r3
    287e:	4302      	orrs	r2, r0
    2880:	2700      	movs	r7, #0
    2882:	e6db      	b.n	263c <__aeabi_dadd+0x100>
    2884:	2d00      	cmp	r5, #0
    2886:	d03b      	beq.n	2900 <__aeabi_dadd+0x3c4>
    2888:	4d1a      	ldr	r5, [pc, #104]	; (28f4 <__aeabi_dadd+0x3b8>)
    288a:	45aa      	cmp	sl, r5
    288c:	d100      	bne.n	2890 <__aeabi_dadd+0x354>
    288e:	e093      	b.n	29b8 <__aeabi_dadd+0x47c>
    2890:	2580      	movs	r5, #128	; 0x80
    2892:	042d      	lsls	r5, r5, #16
    2894:	427f      	negs	r7, r7
    2896:	4329      	orrs	r1, r5
    2898:	2f38      	cmp	r7, #56	; 0x38
    289a:	dd00      	ble.n	289e <__aeabi_dadd+0x362>
    289c:	e0ac      	b.n	29f8 <__aeabi_dadd+0x4bc>
    289e:	2f1f      	cmp	r7, #31
    28a0:	dd00      	ble.n	28a4 <__aeabi_dadd+0x368>
    28a2:	e129      	b.n	2af8 <__aeabi_dadd+0x5bc>
    28a4:	2520      	movs	r5, #32
    28a6:	1bed      	subs	r5, r5, r7
    28a8:	1c08      	adds	r0, r1, #0
    28aa:	1c26      	adds	r6, r4, #0
    28ac:	40a8      	lsls	r0, r5
    28ae:	40fe      	lsrs	r6, r7
    28b0:	40ac      	lsls	r4, r5
    28b2:	4306      	orrs	r6, r0
    28b4:	1e65      	subs	r5, r4, #1
    28b6:	41ac      	sbcs	r4, r5
    28b8:	4334      	orrs	r4, r6
    28ba:	40f9      	lsrs	r1, r7
    28bc:	465d      	mov	r5, fp
    28be:	1b2c      	subs	r4, r5, r4
    28c0:	45a3      	cmp	fp, r4
    28c2:	4192      	sbcs	r2, r2
    28c4:	1a5b      	subs	r3, r3, r1
    28c6:	4252      	negs	r2, r2
    28c8:	1a99      	subs	r1, r3, r2
    28ca:	4655      	mov	r5, sl
    28cc:	4666      	mov	r6, ip
    28ce:	e6bc      	b.n	264a <__aeabi_dadd+0x10e>
    28d0:	1c13      	adds	r3, r2, #0
    28d2:	433b      	orrs	r3, r7
    28d4:	1c14      	adds	r4, r2, #0
    28d6:	2b00      	cmp	r3, #0
    28d8:	d000      	beq.n	28dc <__aeabi_dadd+0x3a0>
    28da:	e6ba      	b.n	2652 <__aeabi_dadd+0x116>
    28dc:	2700      	movs	r7, #0
    28de:	2100      	movs	r1, #0
    28e0:	2500      	movs	r5, #0
    28e2:	2400      	movs	r4, #0
    28e4:	e6e5      	b.n	26b2 <__aeabi_dadd+0x176>
    28e6:	465a      	mov	r2, fp
    28e8:	431a      	orrs	r2, r3
    28ea:	1e53      	subs	r3, r2, #1
    28ec:	419a      	sbcs	r2, r3
    28ee:	b2d2      	uxtb	r2, r2
    28f0:	2300      	movs	r3, #0
    28f2:	e714      	b.n	271e <__aeabi_dadd+0x1e2>
    28f4:	000007ff 	.word	0x000007ff
    28f8:	ff7fffff 	.word	0xff7fffff
    28fc:	800fffff 	.word	0x800fffff
    2900:	1c0d      	adds	r5, r1, #0
    2902:	4325      	orrs	r5, r4
    2904:	d058      	beq.n	29b8 <__aeabi_dadd+0x47c>
    2906:	43ff      	mvns	r7, r7
    2908:	2f00      	cmp	r7, #0
    290a:	d151      	bne.n	29b0 <__aeabi_dadd+0x474>
    290c:	1b04      	subs	r4, r0, r4
    290e:	45a3      	cmp	fp, r4
    2910:	4192      	sbcs	r2, r2
    2912:	1a59      	subs	r1, r3, r1
    2914:	4252      	negs	r2, r2
    2916:	1a89      	subs	r1, r1, r2
    2918:	4655      	mov	r5, sl
    291a:	4666      	mov	r6, ip
    291c:	e695      	b.n	264a <__aeabi_dadd+0x10e>
    291e:	4896      	ldr	r0, [pc, #600]	; (2b78 <__aeabi_dadd+0x63c>)
    2920:	4285      	cmp	r5, r0
    2922:	d000      	beq.n	2926 <__aeabi_dadd+0x3ea>
    2924:	e6de      	b.n	26e4 <__aeabi_dadd+0x1a8>
    2926:	e632      	b.n	258e <__aeabi_dadd+0x52>
    2928:	2700      	movs	r7, #0
    292a:	e793      	b.n	2854 <__aeabi_dadd+0x318>
    292c:	2300      	movs	r3, #0
    292e:	e7a2      	b.n	2876 <__aeabi_dadd+0x33a>
    2930:	1c08      	adds	r0, r1, #0
    2932:	4320      	orrs	r0, r4
    2934:	2d00      	cmp	r5, #0
    2936:	d000      	beq.n	293a <__aeabi_dadd+0x3fe>
    2938:	e0c4      	b.n	2ac4 <__aeabi_dadd+0x588>
    293a:	2800      	cmp	r0, #0
    293c:	d100      	bne.n	2940 <__aeabi_dadd+0x404>
    293e:	e0f7      	b.n	2b30 <__aeabi_dadd+0x5f4>
    2940:	4658      	mov	r0, fp
    2942:	4318      	orrs	r0, r3
    2944:	d100      	bne.n	2948 <__aeabi_dadd+0x40c>
    2946:	e622      	b.n	258e <__aeabi_dadd+0x52>
    2948:	4658      	mov	r0, fp
    294a:	1902      	adds	r2, r0, r4
    294c:	42a2      	cmp	r2, r4
    294e:	41a4      	sbcs	r4, r4
    2950:	4264      	negs	r4, r4
    2952:	1859      	adds	r1, r3, r1
    2954:	1909      	adds	r1, r1, r4
    2956:	1c14      	adds	r4, r2, #0
    2958:	020a      	lsls	r2, r1, #8
    295a:	d400      	bmi.n	295e <__aeabi_dadd+0x422>
    295c:	e617      	b.n	258e <__aeabi_dadd+0x52>
    295e:	4b87      	ldr	r3, [pc, #540]	; (2b7c <__aeabi_dadd+0x640>)
    2960:	2501      	movs	r5, #1
    2962:	4019      	ands	r1, r3
    2964:	e613      	b.n	258e <__aeabi_dadd+0x52>
    2966:	1c08      	adds	r0, r1, #0
    2968:	4320      	orrs	r0, r4
    296a:	2d00      	cmp	r5, #0
    296c:	d139      	bne.n	29e2 <__aeabi_dadd+0x4a6>
    296e:	2800      	cmp	r0, #0
    2970:	d171      	bne.n	2a56 <__aeabi_dadd+0x51a>
    2972:	4659      	mov	r1, fp
    2974:	4319      	orrs	r1, r3
    2976:	d003      	beq.n	2980 <__aeabi_dadd+0x444>
    2978:	1c19      	adds	r1, r3, #0
    297a:	465c      	mov	r4, fp
    297c:	4666      	mov	r6, ip
    297e:	e606      	b.n	258e <__aeabi_dadd+0x52>
    2980:	2700      	movs	r7, #0
    2982:	2100      	movs	r1, #0
    2984:	2400      	movs	r4, #0
    2986:	e694      	b.n	26b2 <__aeabi_dadd+0x176>
    2988:	4660      	mov	r0, ip
    298a:	3820      	subs	r0, #32
    298c:	1c1a      	adds	r2, r3, #0
    298e:	40c2      	lsrs	r2, r0
    2990:	4660      	mov	r0, ip
    2992:	4691      	mov	r9, r2
    2994:	2820      	cmp	r0, #32
    2996:	d100      	bne.n	299a <__aeabi_dadd+0x45e>
    2998:	e0ac      	b.n	2af4 <__aeabi_dadd+0x5b8>
    299a:	2240      	movs	r2, #64	; 0x40
    299c:	1a12      	subs	r2, r2, r0
    299e:	4093      	lsls	r3, r2
    29a0:	465a      	mov	r2, fp
    29a2:	431a      	orrs	r2, r3
    29a4:	1e53      	subs	r3, r2, #1
    29a6:	419a      	sbcs	r2, r3
    29a8:	464b      	mov	r3, r9
    29aa:	431a      	orrs	r2, r3
    29ac:	2300      	movs	r3, #0
    29ae:	e6b6      	b.n	271e <__aeabi_dadd+0x1e2>
    29b0:	4d71      	ldr	r5, [pc, #452]	; (2b78 <__aeabi_dadd+0x63c>)
    29b2:	45aa      	cmp	sl, r5
    29b4:	d000      	beq.n	29b8 <__aeabi_dadd+0x47c>
    29b6:	e76f      	b.n	2898 <__aeabi_dadd+0x35c>
    29b8:	1c19      	adds	r1, r3, #0
    29ba:	465c      	mov	r4, fp
    29bc:	4655      	mov	r5, sl
    29be:	4666      	mov	r6, ip
    29c0:	e5e5      	b.n	258e <__aeabi_dadd+0x52>
    29c2:	2d00      	cmp	r5, #0
    29c4:	d122      	bne.n	2a0c <__aeabi_dadd+0x4d0>
    29c6:	1c0d      	adds	r5, r1, #0
    29c8:	4325      	orrs	r5, r4
    29ca:	d077      	beq.n	2abc <__aeabi_dadd+0x580>
    29cc:	43d5      	mvns	r5, r2
    29ce:	2d00      	cmp	r5, #0
    29d0:	d171      	bne.n	2ab6 <__aeabi_dadd+0x57a>
    29d2:	445c      	add	r4, fp
    29d4:	455c      	cmp	r4, fp
    29d6:	4192      	sbcs	r2, r2
    29d8:	1859      	adds	r1, r3, r1
    29da:	4252      	negs	r2, r2
    29dc:	1889      	adds	r1, r1, r2
    29de:	4655      	mov	r5, sl
    29e0:	e6a4      	b.n	272c <__aeabi_dadd+0x1f0>
    29e2:	2800      	cmp	r0, #0
    29e4:	d14d      	bne.n	2a82 <__aeabi_dadd+0x546>
    29e6:	4659      	mov	r1, fp
    29e8:	4319      	orrs	r1, r3
    29ea:	d100      	bne.n	29ee <__aeabi_dadd+0x4b2>
    29ec:	e094      	b.n	2b18 <__aeabi_dadd+0x5dc>
    29ee:	1c19      	adds	r1, r3, #0
    29f0:	465c      	mov	r4, fp
    29f2:	4666      	mov	r6, ip
    29f4:	4d60      	ldr	r5, [pc, #384]	; (2b78 <__aeabi_dadd+0x63c>)
    29f6:	e5ca      	b.n	258e <__aeabi_dadd+0x52>
    29f8:	430c      	orrs	r4, r1
    29fa:	1e61      	subs	r1, r4, #1
    29fc:	418c      	sbcs	r4, r1
    29fe:	b2e4      	uxtb	r4, r4
    2a00:	2100      	movs	r1, #0
    2a02:	e75b      	b.n	28bc <__aeabi_dadd+0x380>
    2a04:	1c05      	adds	r5, r0, #0
    2a06:	2100      	movs	r1, #0
    2a08:	2400      	movs	r4, #0
    2a0a:	e652      	b.n	26b2 <__aeabi_dadd+0x176>
    2a0c:	4d5a      	ldr	r5, [pc, #360]	; (2b78 <__aeabi_dadd+0x63c>)
    2a0e:	45aa      	cmp	sl, r5
    2a10:	d054      	beq.n	2abc <__aeabi_dadd+0x580>
    2a12:	4255      	negs	r5, r2
    2a14:	2280      	movs	r2, #128	; 0x80
    2a16:	0410      	lsls	r0, r2, #16
    2a18:	4301      	orrs	r1, r0
    2a1a:	2d38      	cmp	r5, #56	; 0x38
    2a1c:	dd00      	ble.n	2a20 <__aeabi_dadd+0x4e4>
    2a1e:	e081      	b.n	2b24 <__aeabi_dadd+0x5e8>
    2a20:	2d1f      	cmp	r5, #31
    2a22:	dd00      	ble.n	2a26 <__aeabi_dadd+0x4ea>
    2a24:	e092      	b.n	2b4c <__aeabi_dadd+0x610>
    2a26:	2220      	movs	r2, #32
    2a28:	1b50      	subs	r0, r2, r5
    2a2a:	1c0a      	adds	r2, r1, #0
    2a2c:	4684      	mov	ip, r0
    2a2e:	4082      	lsls	r2, r0
    2a30:	1c20      	adds	r0, r4, #0
    2a32:	40e8      	lsrs	r0, r5
    2a34:	4302      	orrs	r2, r0
    2a36:	4690      	mov	r8, r2
    2a38:	4662      	mov	r2, ip
    2a3a:	4094      	lsls	r4, r2
    2a3c:	1e60      	subs	r0, r4, #1
    2a3e:	4184      	sbcs	r4, r0
    2a40:	4642      	mov	r2, r8
    2a42:	4314      	orrs	r4, r2
    2a44:	40e9      	lsrs	r1, r5
    2a46:	445c      	add	r4, fp
    2a48:	455c      	cmp	r4, fp
    2a4a:	4192      	sbcs	r2, r2
    2a4c:	18cb      	adds	r3, r1, r3
    2a4e:	4252      	negs	r2, r2
    2a50:	1899      	adds	r1, r3, r2
    2a52:	4655      	mov	r5, sl
    2a54:	e66a      	b.n	272c <__aeabi_dadd+0x1f0>
    2a56:	4658      	mov	r0, fp
    2a58:	4318      	orrs	r0, r3
    2a5a:	d100      	bne.n	2a5e <__aeabi_dadd+0x522>
    2a5c:	e597      	b.n	258e <__aeabi_dadd+0x52>
    2a5e:	4658      	mov	r0, fp
    2a60:	1a27      	subs	r7, r4, r0
    2a62:	42bc      	cmp	r4, r7
    2a64:	4192      	sbcs	r2, r2
    2a66:	1ac8      	subs	r0, r1, r3
    2a68:	4252      	negs	r2, r2
    2a6a:	1a80      	subs	r0, r0, r2
    2a6c:	0202      	lsls	r2, r0, #8
    2a6e:	d566      	bpl.n	2b3e <__aeabi_dadd+0x602>
    2a70:	4658      	mov	r0, fp
    2a72:	1b04      	subs	r4, r0, r4
    2a74:	45a3      	cmp	fp, r4
    2a76:	4192      	sbcs	r2, r2
    2a78:	1a59      	subs	r1, r3, r1
    2a7a:	4252      	negs	r2, r2
    2a7c:	1a89      	subs	r1, r1, r2
    2a7e:	4666      	mov	r6, ip
    2a80:	e585      	b.n	258e <__aeabi_dadd+0x52>
    2a82:	4658      	mov	r0, fp
    2a84:	4318      	orrs	r0, r3
    2a86:	d033      	beq.n	2af0 <__aeabi_dadd+0x5b4>
    2a88:	0748      	lsls	r0, r1, #29
    2a8a:	08e4      	lsrs	r4, r4, #3
    2a8c:	4304      	orrs	r4, r0
    2a8e:	2080      	movs	r0, #128	; 0x80
    2a90:	08c9      	lsrs	r1, r1, #3
    2a92:	0300      	lsls	r0, r0, #12
    2a94:	4201      	tst	r1, r0
    2a96:	d008      	beq.n	2aaa <__aeabi_dadd+0x56e>
    2a98:	08dd      	lsrs	r5, r3, #3
    2a9a:	4205      	tst	r5, r0
    2a9c:	d105      	bne.n	2aaa <__aeabi_dadd+0x56e>
    2a9e:	4659      	mov	r1, fp
    2aa0:	08ca      	lsrs	r2, r1, #3
    2aa2:	075c      	lsls	r4, r3, #29
    2aa4:	4314      	orrs	r4, r2
    2aa6:	1c29      	adds	r1, r5, #0
    2aa8:	4666      	mov	r6, ip
    2aaa:	0f63      	lsrs	r3, r4, #29
    2aac:	00c9      	lsls	r1, r1, #3
    2aae:	4319      	orrs	r1, r3
    2ab0:	00e4      	lsls	r4, r4, #3
    2ab2:	4d31      	ldr	r5, [pc, #196]	; (2b78 <__aeabi_dadd+0x63c>)
    2ab4:	e56b      	b.n	258e <__aeabi_dadd+0x52>
    2ab6:	4a30      	ldr	r2, [pc, #192]	; (2b78 <__aeabi_dadd+0x63c>)
    2ab8:	4592      	cmp	sl, r2
    2aba:	d1ae      	bne.n	2a1a <__aeabi_dadd+0x4de>
    2abc:	1c19      	adds	r1, r3, #0
    2abe:	465c      	mov	r4, fp
    2ac0:	4655      	mov	r5, sl
    2ac2:	e564      	b.n	258e <__aeabi_dadd+0x52>
    2ac4:	2800      	cmp	r0, #0
    2ac6:	d036      	beq.n	2b36 <__aeabi_dadd+0x5fa>
    2ac8:	4658      	mov	r0, fp
    2aca:	4318      	orrs	r0, r3
    2acc:	d010      	beq.n	2af0 <__aeabi_dadd+0x5b4>
    2ace:	2580      	movs	r5, #128	; 0x80
    2ad0:	0748      	lsls	r0, r1, #29
    2ad2:	08e4      	lsrs	r4, r4, #3
    2ad4:	08c9      	lsrs	r1, r1, #3
    2ad6:	032d      	lsls	r5, r5, #12
    2ad8:	4304      	orrs	r4, r0
    2ada:	4229      	tst	r1, r5
    2adc:	d0e5      	beq.n	2aaa <__aeabi_dadd+0x56e>
    2ade:	08d8      	lsrs	r0, r3, #3
    2ae0:	4228      	tst	r0, r5
    2ae2:	d1e2      	bne.n	2aaa <__aeabi_dadd+0x56e>
    2ae4:	465d      	mov	r5, fp
    2ae6:	08ea      	lsrs	r2, r5, #3
    2ae8:	075c      	lsls	r4, r3, #29
    2aea:	4314      	orrs	r4, r2
    2aec:	1c01      	adds	r1, r0, #0
    2aee:	e7dc      	b.n	2aaa <__aeabi_dadd+0x56e>
    2af0:	4d21      	ldr	r5, [pc, #132]	; (2b78 <__aeabi_dadd+0x63c>)
    2af2:	e54c      	b.n	258e <__aeabi_dadd+0x52>
    2af4:	2300      	movs	r3, #0
    2af6:	e753      	b.n	29a0 <__aeabi_dadd+0x464>
    2af8:	1c3d      	adds	r5, r7, #0
    2afa:	3d20      	subs	r5, #32
    2afc:	1c0a      	adds	r2, r1, #0
    2afe:	40ea      	lsrs	r2, r5
    2b00:	1c15      	adds	r5, r2, #0
    2b02:	2f20      	cmp	r7, #32
    2b04:	d034      	beq.n	2b70 <__aeabi_dadd+0x634>
    2b06:	2640      	movs	r6, #64	; 0x40
    2b08:	1bf7      	subs	r7, r6, r7
    2b0a:	40b9      	lsls	r1, r7
    2b0c:	430c      	orrs	r4, r1
    2b0e:	1e61      	subs	r1, r4, #1
    2b10:	418c      	sbcs	r4, r1
    2b12:	432c      	orrs	r4, r5
    2b14:	2100      	movs	r1, #0
    2b16:	e6d1      	b.n	28bc <__aeabi_dadd+0x380>
    2b18:	2180      	movs	r1, #128	; 0x80
    2b1a:	2700      	movs	r7, #0
    2b1c:	03c9      	lsls	r1, r1, #15
    2b1e:	4d16      	ldr	r5, [pc, #88]	; (2b78 <__aeabi_dadd+0x63c>)
    2b20:	2400      	movs	r4, #0
    2b22:	e5c6      	b.n	26b2 <__aeabi_dadd+0x176>
    2b24:	430c      	orrs	r4, r1
    2b26:	1e61      	subs	r1, r4, #1
    2b28:	418c      	sbcs	r4, r1
    2b2a:	b2e4      	uxtb	r4, r4
    2b2c:	2100      	movs	r1, #0
    2b2e:	e78a      	b.n	2a46 <__aeabi_dadd+0x50a>
    2b30:	1c19      	adds	r1, r3, #0
    2b32:	465c      	mov	r4, fp
    2b34:	e52b      	b.n	258e <__aeabi_dadd+0x52>
    2b36:	1c19      	adds	r1, r3, #0
    2b38:	465c      	mov	r4, fp
    2b3a:	4d0f      	ldr	r5, [pc, #60]	; (2b78 <__aeabi_dadd+0x63c>)
    2b3c:	e527      	b.n	258e <__aeabi_dadd+0x52>
    2b3e:	1c03      	adds	r3, r0, #0
    2b40:	433b      	orrs	r3, r7
    2b42:	d100      	bne.n	2b46 <__aeabi_dadd+0x60a>
    2b44:	e71c      	b.n	2980 <__aeabi_dadd+0x444>
    2b46:	1c01      	adds	r1, r0, #0
    2b48:	1c3c      	adds	r4, r7, #0
    2b4a:	e520      	b.n	258e <__aeabi_dadd+0x52>
    2b4c:	2020      	movs	r0, #32
    2b4e:	4240      	negs	r0, r0
    2b50:	1940      	adds	r0, r0, r5
    2b52:	1c0a      	adds	r2, r1, #0
    2b54:	40c2      	lsrs	r2, r0
    2b56:	4690      	mov	r8, r2
    2b58:	2d20      	cmp	r5, #32
    2b5a:	d00b      	beq.n	2b74 <__aeabi_dadd+0x638>
    2b5c:	2040      	movs	r0, #64	; 0x40
    2b5e:	1b45      	subs	r5, r0, r5
    2b60:	40a9      	lsls	r1, r5
    2b62:	430c      	orrs	r4, r1
    2b64:	1e61      	subs	r1, r4, #1
    2b66:	418c      	sbcs	r4, r1
    2b68:	4645      	mov	r5, r8
    2b6a:	432c      	orrs	r4, r5
    2b6c:	2100      	movs	r1, #0
    2b6e:	e76a      	b.n	2a46 <__aeabi_dadd+0x50a>
    2b70:	2100      	movs	r1, #0
    2b72:	e7cb      	b.n	2b0c <__aeabi_dadd+0x5d0>
    2b74:	2100      	movs	r1, #0
    2b76:	e7f4      	b.n	2b62 <__aeabi_dadd+0x626>
    2b78:	000007ff 	.word	0x000007ff
    2b7c:	ff7fffff 	.word	0xff7fffff

00002b80 <__aeabi_ddiv>:
    2b80:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b82:	4656      	mov	r6, sl
    2b84:	4644      	mov	r4, r8
    2b86:	465f      	mov	r7, fp
    2b88:	464d      	mov	r5, r9
    2b8a:	b4f0      	push	{r4, r5, r6, r7}
    2b8c:	1c1f      	adds	r7, r3, #0
    2b8e:	030b      	lsls	r3, r1, #12
    2b90:	0b1b      	lsrs	r3, r3, #12
    2b92:	4698      	mov	r8, r3
    2b94:	004b      	lsls	r3, r1, #1
    2b96:	b087      	sub	sp, #28
    2b98:	1c04      	adds	r4, r0, #0
    2b9a:	4681      	mov	r9, r0
    2b9c:	0d5b      	lsrs	r3, r3, #21
    2b9e:	0fc8      	lsrs	r0, r1, #31
    2ba0:	1c16      	adds	r6, r2, #0
    2ba2:	469a      	mov	sl, r3
    2ba4:	9000      	str	r0, [sp, #0]
    2ba6:	2b00      	cmp	r3, #0
    2ba8:	d051      	beq.n	2c4e <__aeabi_ddiv+0xce>
    2baa:	4b6a      	ldr	r3, [pc, #424]	; (2d54 <__aeabi_ddiv+0x1d4>)
    2bac:	459a      	cmp	sl, r3
    2bae:	d031      	beq.n	2c14 <__aeabi_ddiv+0x94>
    2bb0:	2280      	movs	r2, #128	; 0x80
    2bb2:	4641      	mov	r1, r8
    2bb4:	0352      	lsls	r2, r2, #13
    2bb6:	430a      	orrs	r2, r1
    2bb8:	0f63      	lsrs	r3, r4, #29
    2bba:	00d2      	lsls	r2, r2, #3
    2bbc:	431a      	orrs	r2, r3
    2bbe:	4b66      	ldr	r3, [pc, #408]	; (2d58 <__aeabi_ddiv+0x1d8>)
    2bc0:	4690      	mov	r8, r2
    2bc2:	2500      	movs	r5, #0
    2bc4:	00e2      	lsls	r2, r4, #3
    2bc6:	4691      	mov	r9, r2
    2bc8:	449a      	add	sl, r3
    2bca:	2400      	movs	r4, #0
    2bcc:	9502      	str	r5, [sp, #8]
    2bce:	033b      	lsls	r3, r7, #12
    2bd0:	0b1b      	lsrs	r3, r3, #12
    2bd2:	469b      	mov	fp, r3
    2bd4:	0ffd      	lsrs	r5, r7, #31
    2bd6:	007b      	lsls	r3, r7, #1
    2bd8:	1c31      	adds	r1, r6, #0
    2bda:	0d5b      	lsrs	r3, r3, #21
    2bdc:	9501      	str	r5, [sp, #4]
    2bde:	d060      	beq.n	2ca2 <__aeabi_ddiv+0x122>
    2be0:	4a5c      	ldr	r2, [pc, #368]	; (2d54 <__aeabi_ddiv+0x1d4>)
    2be2:	4293      	cmp	r3, r2
    2be4:	d054      	beq.n	2c90 <__aeabi_ddiv+0x110>
    2be6:	2180      	movs	r1, #128	; 0x80
    2be8:	4658      	mov	r0, fp
    2bea:	0349      	lsls	r1, r1, #13
    2bec:	4301      	orrs	r1, r0
    2bee:	0f72      	lsrs	r2, r6, #29
    2bf0:	00c9      	lsls	r1, r1, #3
    2bf2:	4311      	orrs	r1, r2
    2bf4:	4a58      	ldr	r2, [pc, #352]	; (2d58 <__aeabi_ddiv+0x1d8>)
    2bf6:	468b      	mov	fp, r1
    2bf8:	189b      	adds	r3, r3, r2
    2bfa:	00f1      	lsls	r1, r6, #3
    2bfc:	2000      	movs	r0, #0
    2bfe:	9a00      	ldr	r2, [sp, #0]
    2c00:	4304      	orrs	r4, r0
    2c02:	406a      	eors	r2, r5
    2c04:	9203      	str	r2, [sp, #12]
    2c06:	2c0f      	cmp	r4, #15
    2c08:	d900      	bls.n	2c0c <__aeabi_ddiv+0x8c>
    2c0a:	e0ad      	b.n	2d68 <__aeabi_ddiv+0x1e8>
    2c0c:	4e53      	ldr	r6, [pc, #332]	; (2d5c <__aeabi_ddiv+0x1dc>)
    2c0e:	00a4      	lsls	r4, r4, #2
    2c10:	5934      	ldr	r4, [r6, r4]
    2c12:	46a7      	mov	pc, r4
    2c14:	4640      	mov	r0, r8
    2c16:	4304      	orrs	r4, r0
    2c18:	d16e      	bne.n	2cf8 <__aeabi_ddiv+0x178>
    2c1a:	2100      	movs	r1, #0
    2c1c:	2502      	movs	r5, #2
    2c1e:	2408      	movs	r4, #8
    2c20:	4688      	mov	r8, r1
    2c22:	4689      	mov	r9, r1
    2c24:	9502      	str	r5, [sp, #8]
    2c26:	e7d2      	b.n	2bce <__aeabi_ddiv+0x4e>
    2c28:	9c00      	ldr	r4, [sp, #0]
    2c2a:	9802      	ldr	r0, [sp, #8]
    2c2c:	46c3      	mov	fp, r8
    2c2e:	4649      	mov	r1, r9
    2c30:	9401      	str	r4, [sp, #4]
    2c32:	2802      	cmp	r0, #2
    2c34:	d064      	beq.n	2d00 <__aeabi_ddiv+0x180>
    2c36:	2803      	cmp	r0, #3
    2c38:	d100      	bne.n	2c3c <__aeabi_ddiv+0xbc>
    2c3a:	e2ab      	b.n	3194 <__aeabi_ddiv+0x614>
    2c3c:	2801      	cmp	r0, #1
    2c3e:	d000      	beq.n	2c42 <__aeabi_ddiv+0xc2>
    2c40:	e238      	b.n	30b4 <__aeabi_ddiv+0x534>
    2c42:	9a01      	ldr	r2, [sp, #4]
    2c44:	2400      	movs	r4, #0
    2c46:	4002      	ands	r2, r0
    2c48:	2500      	movs	r5, #0
    2c4a:	46a1      	mov	r9, r4
    2c4c:	e060      	b.n	2d10 <__aeabi_ddiv+0x190>
    2c4e:	4643      	mov	r3, r8
    2c50:	4323      	orrs	r3, r4
    2c52:	d04a      	beq.n	2cea <__aeabi_ddiv+0x16a>
    2c54:	4640      	mov	r0, r8
    2c56:	2800      	cmp	r0, #0
    2c58:	d100      	bne.n	2c5c <__aeabi_ddiv+0xdc>
    2c5a:	e1c0      	b.n	2fde <__aeabi_ddiv+0x45e>
    2c5c:	f001 fa64 	bl	4128 <__clzsi2>
    2c60:	1e03      	subs	r3, r0, #0
    2c62:	2b27      	cmp	r3, #39	; 0x27
    2c64:	dd00      	ble.n	2c68 <__aeabi_ddiv+0xe8>
    2c66:	e1b3      	b.n	2fd0 <__aeabi_ddiv+0x450>
    2c68:	2128      	movs	r1, #40	; 0x28
    2c6a:	1a0d      	subs	r5, r1, r0
    2c6c:	1c21      	adds	r1, r4, #0
    2c6e:	3b08      	subs	r3, #8
    2c70:	4642      	mov	r2, r8
    2c72:	40e9      	lsrs	r1, r5
    2c74:	409a      	lsls	r2, r3
    2c76:	1c0d      	adds	r5, r1, #0
    2c78:	4315      	orrs	r5, r2
    2c7a:	1c22      	adds	r2, r4, #0
    2c7c:	409a      	lsls	r2, r3
    2c7e:	46a8      	mov	r8, r5
    2c80:	4691      	mov	r9, r2
    2c82:	4b37      	ldr	r3, [pc, #220]	; (2d60 <__aeabi_ddiv+0x1e0>)
    2c84:	2500      	movs	r5, #0
    2c86:	1a1b      	subs	r3, r3, r0
    2c88:	469a      	mov	sl, r3
    2c8a:	2400      	movs	r4, #0
    2c8c:	9502      	str	r5, [sp, #8]
    2c8e:	e79e      	b.n	2bce <__aeabi_ddiv+0x4e>
    2c90:	465a      	mov	r2, fp
    2c92:	4316      	orrs	r6, r2
    2c94:	2003      	movs	r0, #3
    2c96:	2e00      	cmp	r6, #0
    2c98:	d1b1      	bne.n	2bfe <__aeabi_ddiv+0x7e>
    2c9a:	46b3      	mov	fp, r6
    2c9c:	2100      	movs	r1, #0
    2c9e:	2002      	movs	r0, #2
    2ca0:	e7ad      	b.n	2bfe <__aeabi_ddiv+0x7e>
    2ca2:	465a      	mov	r2, fp
    2ca4:	4332      	orrs	r2, r6
    2ca6:	d01b      	beq.n	2ce0 <__aeabi_ddiv+0x160>
    2ca8:	465b      	mov	r3, fp
    2caa:	2b00      	cmp	r3, #0
    2cac:	d100      	bne.n	2cb0 <__aeabi_ddiv+0x130>
    2cae:	e18a      	b.n	2fc6 <__aeabi_ddiv+0x446>
    2cb0:	4658      	mov	r0, fp
    2cb2:	f001 fa39 	bl	4128 <__clzsi2>
    2cb6:	2827      	cmp	r0, #39	; 0x27
    2cb8:	dd00      	ble.n	2cbc <__aeabi_ddiv+0x13c>
    2cba:	e17d      	b.n	2fb8 <__aeabi_ddiv+0x438>
    2cbc:	2228      	movs	r2, #40	; 0x28
    2cbe:	1a17      	subs	r7, r2, r0
    2cc0:	1c01      	adds	r1, r0, #0
    2cc2:	1c32      	adds	r2, r6, #0
    2cc4:	3908      	subs	r1, #8
    2cc6:	465b      	mov	r3, fp
    2cc8:	40fa      	lsrs	r2, r7
    2cca:	408b      	lsls	r3, r1
    2ccc:	1c17      	adds	r7, r2, #0
    2cce:	431f      	orrs	r7, r3
    2cd0:	1c33      	adds	r3, r6, #0
    2cd2:	408b      	lsls	r3, r1
    2cd4:	46bb      	mov	fp, r7
    2cd6:	1c19      	adds	r1, r3, #0
    2cd8:	4b21      	ldr	r3, [pc, #132]	; (2d60 <__aeabi_ddiv+0x1e0>)
    2cda:	1a1b      	subs	r3, r3, r0
    2cdc:	2000      	movs	r0, #0
    2cde:	e78e      	b.n	2bfe <__aeabi_ddiv+0x7e>
    2ce0:	2700      	movs	r7, #0
    2ce2:	46bb      	mov	fp, r7
    2ce4:	2100      	movs	r1, #0
    2ce6:	2001      	movs	r0, #1
    2ce8:	e789      	b.n	2bfe <__aeabi_ddiv+0x7e>
    2cea:	2000      	movs	r0, #0
    2cec:	2501      	movs	r5, #1
    2cee:	2404      	movs	r4, #4
    2cf0:	4680      	mov	r8, r0
    2cf2:	4681      	mov	r9, r0
    2cf4:	9502      	str	r5, [sp, #8]
    2cf6:	e76a      	b.n	2bce <__aeabi_ddiv+0x4e>
    2cf8:	2503      	movs	r5, #3
    2cfa:	240c      	movs	r4, #12
    2cfc:	9502      	str	r5, [sp, #8]
    2cfe:	e766      	b.n	2bce <__aeabi_ddiv+0x4e>
    2d00:	9c01      	ldr	r4, [sp, #4]
    2d02:	9403      	str	r4, [sp, #12]
    2d04:	9d03      	ldr	r5, [sp, #12]
    2d06:	2201      	movs	r2, #1
    2d08:	402a      	ands	r2, r5
    2d0a:	2400      	movs	r4, #0
    2d0c:	4d11      	ldr	r5, [pc, #68]	; (2d54 <__aeabi_ddiv+0x1d4>)
    2d0e:	46a1      	mov	r9, r4
    2d10:	2000      	movs	r0, #0
    2d12:	2100      	movs	r1, #0
    2d14:	0324      	lsls	r4, r4, #12
    2d16:	0b26      	lsrs	r6, r4, #12
    2d18:	0d0c      	lsrs	r4, r1, #20
    2d1a:	0524      	lsls	r4, r4, #20
    2d1c:	4b11      	ldr	r3, [pc, #68]	; (2d64 <__aeabi_ddiv+0x1e4>)
    2d1e:	4334      	orrs	r4, r6
    2d20:	052d      	lsls	r5, r5, #20
    2d22:	4023      	ands	r3, r4
    2d24:	432b      	orrs	r3, r5
    2d26:	005b      	lsls	r3, r3, #1
    2d28:	085b      	lsrs	r3, r3, #1
    2d2a:	07d2      	lsls	r2, r2, #31
    2d2c:	1c19      	adds	r1, r3, #0
    2d2e:	4648      	mov	r0, r9
    2d30:	4311      	orrs	r1, r2
    2d32:	b007      	add	sp, #28
    2d34:	bc3c      	pop	{r2, r3, r4, r5}
    2d36:	4690      	mov	r8, r2
    2d38:	4699      	mov	r9, r3
    2d3a:	46a2      	mov	sl, r4
    2d3c:	46ab      	mov	fp, r5
    2d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d40:	2200      	movs	r2, #0
    2d42:	2480      	movs	r4, #128	; 0x80
    2d44:	0324      	lsls	r4, r4, #12
    2d46:	4691      	mov	r9, r2
    2d48:	4d02      	ldr	r5, [pc, #8]	; (2d54 <__aeabi_ddiv+0x1d4>)
    2d4a:	e7e1      	b.n	2d10 <__aeabi_ddiv+0x190>
    2d4c:	2400      	movs	r4, #0
    2d4e:	2500      	movs	r5, #0
    2d50:	46a1      	mov	r9, r4
    2d52:	e7dd      	b.n	2d10 <__aeabi_ddiv+0x190>
    2d54:	000007ff 	.word	0x000007ff
    2d58:	fffffc01 	.word	0xfffffc01
    2d5c:	00004314 	.word	0x00004314
    2d60:	fffffc0d 	.word	0xfffffc0d
    2d64:	800fffff 	.word	0x800fffff
    2d68:	4655      	mov	r5, sl
    2d6a:	1aed      	subs	r5, r5, r3
    2d6c:	9504      	str	r5, [sp, #16]
    2d6e:	45d8      	cmp	r8, fp
    2d70:	d900      	bls.n	2d74 <__aeabi_ddiv+0x1f4>
    2d72:	e153      	b.n	301c <__aeabi_ddiv+0x49c>
    2d74:	d100      	bne.n	2d78 <__aeabi_ddiv+0x1f8>
    2d76:	e14e      	b.n	3016 <__aeabi_ddiv+0x496>
    2d78:	9c04      	ldr	r4, [sp, #16]
    2d7a:	2500      	movs	r5, #0
    2d7c:	3c01      	subs	r4, #1
    2d7e:	464e      	mov	r6, r9
    2d80:	9404      	str	r4, [sp, #16]
    2d82:	4647      	mov	r7, r8
    2d84:	46a9      	mov	r9, r5
    2d86:	4658      	mov	r0, fp
    2d88:	0203      	lsls	r3, r0, #8
    2d8a:	0e0c      	lsrs	r4, r1, #24
    2d8c:	431c      	orrs	r4, r3
    2d8e:	0209      	lsls	r1, r1, #8
    2d90:	0c25      	lsrs	r5, r4, #16
    2d92:	0423      	lsls	r3, r4, #16
    2d94:	0c1b      	lsrs	r3, r3, #16
    2d96:	9100      	str	r1, [sp, #0]
    2d98:	1c38      	adds	r0, r7, #0
    2d9a:	1c29      	adds	r1, r5, #0
    2d9c:	9301      	str	r3, [sp, #4]
    2d9e:	f7ff fadf 	bl	2360 <__aeabi_uidiv>
    2da2:	9901      	ldr	r1, [sp, #4]
    2da4:	4683      	mov	fp, r0
    2da6:	4341      	muls	r1, r0
    2da8:	1c38      	adds	r0, r7, #0
    2daa:	468a      	mov	sl, r1
    2dac:	1c29      	adds	r1, r5, #0
    2dae:	f7ff fb1b 	bl	23e8 <__aeabi_uidivmod>
    2db2:	0c33      	lsrs	r3, r6, #16
    2db4:	0409      	lsls	r1, r1, #16
    2db6:	4319      	orrs	r1, r3
    2db8:	458a      	cmp	sl, r1
    2dba:	d90c      	bls.n	2dd6 <__aeabi_ddiv+0x256>
    2dbc:	465b      	mov	r3, fp
    2dbe:	1909      	adds	r1, r1, r4
    2dc0:	3b01      	subs	r3, #1
    2dc2:	428c      	cmp	r4, r1
    2dc4:	d900      	bls.n	2dc8 <__aeabi_ddiv+0x248>
    2dc6:	e147      	b.n	3058 <__aeabi_ddiv+0x4d8>
    2dc8:	458a      	cmp	sl, r1
    2dca:	d800      	bhi.n	2dce <__aeabi_ddiv+0x24e>
    2dcc:	e144      	b.n	3058 <__aeabi_ddiv+0x4d8>
    2dce:	2202      	movs	r2, #2
    2dd0:	4252      	negs	r2, r2
    2dd2:	4493      	add	fp, r2
    2dd4:	1909      	adds	r1, r1, r4
    2dd6:	4653      	mov	r3, sl
    2dd8:	1acb      	subs	r3, r1, r3
    2dda:	1c18      	adds	r0, r3, #0
    2ddc:	1c29      	adds	r1, r5, #0
    2dde:	4698      	mov	r8, r3
    2de0:	f7ff fabe 	bl	2360 <__aeabi_uidiv>
    2de4:	1c07      	adds	r7, r0, #0
    2de6:	9801      	ldr	r0, [sp, #4]
    2de8:	1c29      	adds	r1, r5, #0
    2dea:	4378      	muls	r0, r7
    2dec:	4682      	mov	sl, r0
    2dee:	4640      	mov	r0, r8
    2df0:	f7ff fafa 	bl	23e8 <__aeabi_uidivmod>
    2df4:	0436      	lsls	r6, r6, #16
    2df6:	040b      	lsls	r3, r1, #16
    2df8:	0c36      	lsrs	r6, r6, #16
    2dfa:	4333      	orrs	r3, r6
    2dfc:	459a      	cmp	sl, r3
    2dfe:	d909      	bls.n	2e14 <__aeabi_ddiv+0x294>
    2e00:	191b      	adds	r3, r3, r4
    2e02:	1e7a      	subs	r2, r7, #1
    2e04:	429c      	cmp	r4, r3
    2e06:	d900      	bls.n	2e0a <__aeabi_ddiv+0x28a>
    2e08:	e124      	b.n	3054 <__aeabi_ddiv+0x4d4>
    2e0a:	459a      	cmp	sl, r3
    2e0c:	d800      	bhi.n	2e10 <__aeabi_ddiv+0x290>
    2e0e:	e121      	b.n	3054 <__aeabi_ddiv+0x4d4>
    2e10:	3f02      	subs	r7, #2
    2e12:	191b      	adds	r3, r3, r4
    2e14:	465e      	mov	r6, fp
    2e16:	0432      	lsls	r2, r6, #16
    2e18:	4317      	orrs	r7, r2
    2e1a:	0c38      	lsrs	r0, r7, #16
    2e1c:	46bb      	mov	fp, r7
    2e1e:	9e00      	ldr	r6, [sp, #0]
    2e20:	9f00      	ldr	r7, [sp, #0]
    2e22:	4651      	mov	r1, sl
    2e24:	0c3f      	lsrs	r7, r7, #16
    2e26:	0432      	lsls	r2, r6, #16
    2e28:	1a5b      	subs	r3, r3, r1
    2e2a:	4659      	mov	r1, fp
    2e2c:	46ba      	mov	sl, r7
    2e2e:	0c12      	lsrs	r2, r2, #16
    2e30:	040f      	lsls	r7, r1, #16
    2e32:	0c3f      	lsrs	r7, r7, #16
    2e34:	4690      	mov	r8, r2
    2e36:	4651      	mov	r1, sl
    2e38:	437a      	muls	r2, r7
    2e3a:	434f      	muls	r7, r1
    2e3c:	4641      	mov	r1, r8
    2e3e:	4341      	muls	r1, r0
    2e40:	4656      	mov	r6, sl
    2e42:	4370      	muls	r0, r6
    2e44:	19cf      	adds	r7, r1, r7
    2e46:	0c16      	lsrs	r6, r2, #16
    2e48:	19be      	adds	r6, r7, r6
    2e4a:	42b1      	cmp	r1, r6
    2e4c:	d902      	bls.n	2e54 <__aeabi_ddiv+0x2d4>
    2e4e:	2780      	movs	r7, #128	; 0x80
    2e50:	027f      	lsls	r7, r7, #9
    2e52:	19c0      	adds	r0, r0, r7
    2e54:	0c31      	lsrs	r1, r6, #16
    2e56:	0412      	lsls	r2, r2, #16
    2e58:	0436      	lsls	r6, r6, #16
    2e5a:	0c12      	lsrs	r2, r2, #16
    2e5c:	1840      	adds	r0, r0, r1
    2e5e:	18b6      	adds	r6, r6, r2
    2e60:	4283      	cmp	r3, r0
    2e62:	d200      	bcs.n	2e66 <__aeabi_ddiv+0x2e6>
    2e64:	e0c4      	b.n	2ff0 <__aeabi_ddiv+0x470>
    2e66:	d100      	bne.n	2e6a <__aeabi_ddiv+0x2ea>
    2e68:	e0be      	b.n	2fe8 <__aeabi_ddiv+0x468>
    2e6a:	1a19      	subs	r1, r3, r0
    2e6c:	4648      	mov	r0, r9
    2e6e:	1b86      	subs	r6, r0, r6
    2e70:	45b1      	cmp	r9, r6
    2e72:	41bf      	sbcs	r7, r7
    2e74:	427f      	negs	r7, r7
    2e76:	1bcf      	subs	r7, r1, r7
    2e78:	42a7      	cmp	r7, r4
    2e7a:	d100      	bne.n	2e7e <__aeabi_ddiv+0x2fe>
    2e7c:	e113      	b.n	30a6 <__aeabi_ddiv+0x526>
    2e7e:	1c29      	adds	r1, r5, #0
    2e80:	1c38      	adds	r0, r7, #0
    2e82:	f7ff fa6d 	bl	2360 <__aeabi_uidiv>
    2e86:	9901      	ldr	r1, [sp, #4]
    2e88:	9002      	str	r0, [sp, #8]
    2e8a:	4341      	muls	r1, r0
    2e8c:	1c38      	adds	r0, r7, #0
    2e8e:	4689      	mov	r9, r1
    2e90:	1c29      	adds	r1, r5, #0
    2e92:	f7ff faa9 	bl	23e8 <__aeabi_uidivmod>
    2e96:	0c33      	lsrs	r3, r6, #16
    2e98:	0409      	lsls	r1, r1, #16
    2e9a:	4319      	orrs	r1, r3
    2e9c:	4589      	cmp	r9, r1
    2e9e:	d90c      	bls.n	2eba <__aeabi_ddiv+0x33a>
    2ea0:	9b02      	ldr	r3, [sp, #8]
    2ea2:	1909      	adds	r1, r1, r4
    2ea4:	3b01      	subs	r3, #1
    2ea6:	428c      	cmp	r4, r1
    2ea8:	d900      	bls.n	2eac <__aeabi_ddiv+0x32c>
    2eaa:	e0ff      	b.n	30ac <__aeabi_ddiv+0x52c>
    2eac:	4589      	cmp	r9, r1
    2eae:	d800      	bhi.n	2eb2 <__aeabi_ddiv+0x332>
    2eb0:	e0fc      	b.n	30ac <__aeabi_ddiv+0x52c>
    2eb2:	9f02      	ldr	r7, [sp, #8]
    2eb4:	1909      	adds	r1, r1, r4
    2eb6:	3f02      	subs	r7, #2
    2eb8:	9702      	str	r7, [sp, #8]
    2eba:	464f      	mov	r7, r9
    2ebc:	1bcf      	subs	r7, r1, r7
    2ebe:	1c38      	adds	r0, r7, #0
    2ec0:	1c29      	adds	r1, r5, #0
    2ec2:	9705      	str	r7, [sp, #20]
    2ec4:	f7ff fa4c 	bl	2360 <__aeabi_uidiv>
    2ec8:	1c07      	adds	r7, r0, #0
    2eca:	9801      	ldr	r0, [sp, #4]
    2ecc:	1c29      	adds	r1, r5, #0
    2ece:	4378      	muls	r0, r7
    2ed0:	4681      	mov	r9, r0
    2ed2:	9805      	ldr	r0, [sp, #20]
    2ed4:	f7ff fa88 	bl	23e8 <__aeabi_uidivmod>
    2ed8:	0436      	lsls	r6, r6, #16
    2eda:	0409      	lsls	r1, r1, #16
    2edc:	0c36      	lsrs	r6, r6, #16
    2ede:	430e      	orrs	r6, r1
    2ee0:	45b1      	cmp	r9, r6
    2ee2:	d909      	bls.n	2ef8 <__aeabi_ddiv+0x378>
    2ee4:	1936      	adds	r6, r6, r4
    2ee6:	1e7b      	subs	r3, r7, #1
    2ee8:	42b4      	cmp	r4, r6
    2eea:	d900      	bls.n	2eee <__aeabi_ddiv+0x36e>
    2eec:	e0e0      	b.n	30b0 <__aeabi_ddiv+0x530>
    2eee:	45b1      	cmp	r9, r6
    2ef0:	d800      	bhi.n	2ef4 <__aeabi_ddiv+0x374>
    2ef2:	e0dd      	b.n	30b0 <__aeabi_ddiv+0x530>
    2ef4:	3f02      	subs	r7, #2
    2ef6:	1936      	adds	r6, r6, r4
    2ef8:	9d02      	ldr	r5, [sp, #8]
    2efa:	4649      	mov	r1, r9
    2efc:	1a76      	subs	r6, r6, r1
    2efe:	0429      	lsls	r1, r5, #16
    2f00:	4339      	orrs	r1, r7
    2f02:	040b      	lsls	r3, r1, #16
    2f04:	4657      	mov	r7, sl
    2f06:	0c0a      	lsrs	r2, r1, #16
    2f08:	0c1b      	lsrs	r3, r3, #16
    2f0a:	4640      	mov	r0, r8
    2f0c:	4645      	mov	r5, r8
    2f0e:	4358      	muls	r0, r3
    2f10:	4355      	muls	r5, r2
    2f12:	437b      	muls	r3, r7
    2f14:	437a      	muls	r2, r7
    2f16:	18eb      	adds	r3, r5, r3
    2f18:	0c07      	lsrs	r7, r0, #16
    2f1a:	19db      	adds	r3, r3, r7
    2f1c:	429d      	cmp	r5, r3
    2f1e:	d902      	bls.n	2f26 <__aeabi_ddiv+0x3a6>
    2f20:	2580      	movs	r5, #128	; 0x80
    2f22:	026d      	lsls	r5, r5, #9
    2f24:	1952      	adds	r2, r2, r5
    2f26:	0c1d      	lsrs	r5, r3, #16
    2f28:	0400      	lsls	r0, r0, #16
    2f2a:	041b      	lsls	r3, r3, #16
    2f2c:	0c00      	lsrs	r0, r0, #16
    2f2e:	1952      	adds	r2, r2, r5
    2f30:	181b      	adds	r3, r3, r0
    2f32:	4296      	cmp	r6, r2
    2f34:	d335      	bcc.n	2fa2 <__aeabi_ddiv+0x422>
    2f36:	d100      	bne.n	2f3a <__aeabi_ddiv+0x3ba>
    2f38:	e0fc      	b.n	3134 <__aeabi_ddiv+0x5b4>
    2f3a:	2301      	movs	r3, #1
    2f3c:	4319      	orrs	r1, r3
    2f3e:	9e04      	ldr	r6, [sp, #16]
    2f40:	4f99      	ldr	r7, [pc, #612]	; (31a8 <__aeabi_ddiv+0x628>)
    2f42:	19f5      	adds	r5, r6, r7
    2f44:	2d00      	cmp	r5, #0
    2f46:	dc00      	bgt.n	2f4a <__aeabi_ddiv+0x3ca>
    2f48:	e0a1      	b.n	308e <__aeabi_ddiv+0x50e>
    2f4a:	0748      	lsls	r0, r1, #29
    2f4c:	d009      	beq.n	2f62 <__aeabi_ddiv+0x3e2>
    2f4e:	230f      	movs	r3, #15
    2f50:	400b      	ands	r3, r1
    2f52:	2b04      	cmp	r3, #4
    2f54:	d005      	beq.n	2f62 <__aeabi_ddiv+0x3e2>
    2f56:	1d0b      	adds	r3, r1, #4
    2f58:	428b      	cmp	r3, r1
    2f5a:	4189      	sbcs	r1, r1
    2f5c:	4249      	negs	r1, r1
    2f5e:	448b      	add	fp, r1
    2f60:	1c19      	adds	r1, r3, #0
    2f62:	465a      	mov	r2, fp
    2f64:	01d2      	lsls	r2, r2, #7
    2f66:	d507      	bpl.n	2f78 <__aeabi_ddiv+0x3f8>
    2f68:	4b90      	ldr	r3, [pc, #576]	; (31ac <__aeabi_ddiv+0x62c>)
    2f6a:	465c      	mov	r4, fp
    2f6c:	9e04      	ldr	r6, [sp, #16]
    2f6e:	2780      	movs	r7, #128	; 0x80
    2f70:	401c      	ands	r4, r3
    2f72:	00ff      	lsls	r7, r7, #3
    2f74:	46a3      	mov	fp, r4
    2f76:	19f5      	adds	r5, r6, r7
    2f78:	4b8d      	ldr	r3, [pc, #564]	; (31b0 <__aeabi_ddiv+0x630>)
    2f7a:	429d      	cmp	r5, r3
    2f7c:	dd7a      	ble.n	3074 <__aeabi_ddiv+0x4f4>
    2f7e:	9c03      	ldr	r4, [sp, #12]
    2f80:	2201      	movs	r2, #1
    2f82:	4022      	ands	r2, r4
    2f84:	2400      	movs	r4, #0
    2f86:	4d8b      	ldr	r5, [pc, #556]	; (31b4 <__aeabi_ddiv+0x634>)
    2f88:	46a1      	mov	r9, r4
    2f8a:	e6c1      	b.n	2d10 <__aeabi_ddiv+0x190>
    2f8c:	2480      	movs	r4, #128	; 0x80
    2f8e:	0324      	lsls	r4, r4, #12
    2f90:	4647      	mov	r7, r8
    2f92:	4227      	tst	r7, r4
    2f94:	d14c      	bne.n	3030 <__aeabi_ddiv+0x4b0>
    2f96:	433c      	orrs	r4, r7
    2f98:	0324      	lsls	r4, r4, #12
    2f9a:	0b24      	lsrs	r4, r4, #12
    2f9c:	9a00      	ldr	r2, [sp, #0]
    2f9e:	4d85      	ldr	r5, [pc, #532]	; (31b4 <__aeabi_ddiv+0x634>)
    2fa0:	e6b6      	b.n	2d10 <__aeabi_ddiv+0x190>
    2fa2:	1936      	adds	r6, r6, r4
    2fa4:	1e48      	subs	r0, r1, #1
    2fa6:	42b4      	cmp	r4, r6
    2fa8:	d95e      	bls.n	3068 <__aeabi_ddiv+0x4e8>
    2faa:	1c01      	adds	r1, r0, #0
    2fac:	4296      	cmp	r6, r2
    2fae:	d1c4      	bne.n	2f3a <__aeabi_ddiv+0x3ba>
    2fb0:	9e00      	ldr	r6, [sp, #0]
    2fb2:	429e      	cmp	r6, r3
    2fb4:	d1c1      	bne.n	2f3a <__aeabi_ddiv+0x3ba>
    2fb6:	e7c2      	b.n	2f3e <__aeabi_ddiv+0x3be>
    2fb8:	1c03      	adds	r3, r0, #0
    2fba:	3b28      	subs	r3, #40	; 0x28
    2fbc:	1c31      	adds	r1, r6, #0
    2fbe:	4099      	lsls	r1, r3
    2fc0:	468b      	mov	fp, r1
    2fc2:	2100      	movs	r1, #0
    2fc4:	e688      	b.n	2cd8 <__aeabi_ddiv+0x158>
    2fc6:	1c30      	adds	r0, r6, #0
    2fc8:	f001 f8ae 	bl	4128 <__clzsi2>
    2fcc:	3020      	adds	r0, #32
    2fce:	e672      	b.n	2cb6 <__aeabi_ddiv+0x136>
    2fd0:	3b28      	subs	r3, #40	; 0x28
    2fd2:	1c21      	adds	r1, r4, #0
    2fd4:	4099      	lsls	r1, r3
    2fd6:	2200      	movs	r2, #0
    2fd8:	4688      	mov	r8, r1
    2fda:	4691      	mov	r9, r2
    2fdc:	e651      	b.n	2c82 <__aeabi_ddiv+0x102>
    2fde:	1c20      	adds	r0, r4, #0
    2fe0:	f001 f8a2 	bl	4128 <__clzsi2>
    2fe4:	3020      	adds	r0, #32
    2fe6:	e63b      	b.n	2c60 <__aeabi_ddiv+0xe0>
    2fe8:	2100      	movs	r1, #0
    2fea:	45b1      	cmp	r9, r6
    2fec:	d300      	bcc.n	2ff0 <__aeabi_ddiv+0x470>
    2fee:	e73d      	b.n	2e6c <__aeabi_ddiv+0x2ec>
    2ff0:	9f00      	ldr	r7, [sp, #0]
    2ff2:	465a      	mov	r2, fp
    2ff4:	44b9      	add	r9, r7
    2ff6:	45b9      	cmp	r9, r7
    2ff8:	41bf      	sbcs	r7, r7
    2ffa:	427f      	negs	r7, r7
    2ffc:	193f      	adds	r7, r7, r4
    2ffe:	18fb      	adds	r3, r7, r3
    3000:	3a01      	subs	r2, #1
    3002:	429c      	cmp	r4, r3
    3004:	d21e      	bcs.n	3044 <__aeabi_ddiv+0x4c4>
    3006:	4298      	cmp	r0, r3
    3008:	d900      	bls.n	300c <__aeabi_ddiv+0x48c>
    300a:	e07e      	b.n	310a <__aeabi_ddiv+0x58a>
    300c:	d100      	bne.n	3010 <__aeabi_ddiv+0x490>
    300e:	e0b5      	b.n	317c <__aeabi_ddiv+0x5fc>
    3010:	1a19      	subs	r1, r3, r0
    3012:	4693      	mov	fp, r2
    3014:	e72a      	b.n	2e6c <__aeabi_ddiv+0x2ec>
    3016:	4589      	cmp	r9, r1
    3018:	d800      	bhi.n	301c <__aeabi_ddiv+0x49c>
    301a:	e6ad      	b.n	2d78 <__aeabi_ddiv+0x1f8>
    301c:	4648      	mov	r0, r9
    301e:	4646      	mov	r6, r8
    3020:	4642      	mov	r2, r8
    3022:	0877      	lsrs	r7, r6, #1
    3024:	07d3      	lsls	r3, r2, #31
    3026:	0846      	lsrs	r6, r0, #1
    3028:	07c0      	lsls	r0, r0, #31
    302a:	431e      	orrs	r6, r3
    302c:	4681      	mov	r9, r0
    302e:	e6aa      	b.n	2d86 <__aeabi_ddiv+0x206>
    3030:	4658      	mov	r0, fp
    3032:	4220      	tst	r0, r4
    3034:	d112      	bne.n	305c <__aeabi_ddiv+0x4dc>
    3036:	4304      	orrs	r4, r0
    3038:	0324      	lsls	r4, r4, #12
    303a:	1c2a      	adds	r2, r5, #0
    303c:	0b24      	lsrs	r4, r4, #12
    303e:	4689      	mov	r9, r1
    3040:	4d5c      	ldr	r5, [pc, #368]	; (31b4 <__aeabi_ddiv+0x634>)
    3042:	e665      	b.n	2d10 <__aeabi_ddiv+0x190>
    3044:	42a3      	cmp	r3, r4
    3046:	d1e3      	bne.n	3010 <__aeabi_ddiv+0x490>
    3048:	9f00      	ldr	r7, [sp, #0]
    304a:	454f      	cmp	r7, r9
    304c:	d9db      	bls.n	3006 <__aeabi_ddiv+0x486>
    304e:	1a21      	subs	r1, r4, r0
    3050:	4693      	mov	fp, r2
    3052:	e70b      	b.n	2e6c <__aeabi_ddiv+0x2ec>
    3054:	1c17      	adds	r7, r2, #0
    3056:	e6dd      	b.n	2e14 <__aeabi_ddiv+0x294>
    3058:	469b      	mov	fp, r3
    305a:	e6bc      	b.n	2dd6 <__aeabi_ddiv+0x256>
    305c:	433c      	orrs	r4, r7
    305e:	0324      	lsls	r4, r4, #12
    3060:	0b24      	lsrs	r4, r4, #12
    3062:	9a00      	ldr	r2, [sp, #0]
    3064:	4d53      	ldr	r5, [pc, #332]	; (31b4 <__aeabi_ddiv+0x634>)
    3066:	e653      	b.n	2d10 <__aeabi_ddiv+0x190>
    3068:	42b2      	cmp	r2, r6
    306a:	d859      	bhi.n	3120 <__aeabi_ddiv+0x5a0>
    306c:	d100      	bne.n	3070 <__aeabi_ddiv+0x4f0>
    306e:	e08a      	b.n	3186 <__aeabi_ddiv+0x606>
    3070:	1c01      	adds	r1, r0, #0
    3072:	e762      	b.n	2f3a <__aeabi_ddiv+0x3ba>
    3074:	465f      	mov	r7, fp
    3076:	08c9      	lsrs	r1, r1, #3
    3078:	077b      	lsls	r3, r7, #29
    307a:	9e03      	ldr	r6, [sp, #12]
    307c:	430b      	orrs	r3, r1
    307e:	027c      	lsls	r4, r7, #9
    3080:	056d      	lsls	r5, r5, #21
    3082:	2201      	movs	r2, #1
    3084:	4699      	mov	r9, r3
    3086:	0b24      	lsrs	r4, r4, #12
    3088:	0d6d      	lsrs	r5, r5, #21
    308a:	4032      	ands	r2, r6
    308c:	e640      	b.n	2d10 <__aeabi_ddiv+0x190>
    308e:	4b4a      	ldr	r3, [pc, #296]	; (31b8 <__aeabi_ddiv+0x638>)
    3090:	9f04      	ldr	r7, [sp, #16]
    3092:	1bdb      	subs	r3, r3, r7
    3094:	2b38      	cmp	r3, #56	; 0x38
    3096:	dd10      	ble.n	30ba <__aeabi_ddiv+0x53a>
    3098:	9c03      	ldr	r4, [sp, #12]
    309a:	2201      	movs	r2, #1
    309c:	4022      	ands	r2, r4
    309e:	2400      	movs	r4, #0
    30a0:	2500      	movs	r5, #0
    30a2:	46a1      	mov	r9, r4
    30a4:	e634      	b.n	2d10 <__aeabi_ddiv+0x190>
    30a6:	2101      	movs	r1, #1
    30a8:	4249      	negs	r1, r1
    30aa:	e748      	b.n	2f3e <__aeabi_ddiv+0x3be>
    30ac:	9302      	str	r3, [sp, #8]
    30ae:	e704      	b.n	2eba <__aeabi_ddiv+0x33a>
    30b0:	1c1f      	adds	r7, r3, #0
    30b2:	e721      	b.n	2ef8 <__aeabi_ddiv+0x378>
    30b4:	9c01      	ldr	r4, [sp, #4]
    30b6:	9403      	str	r4, [sp, #12]
    30b8:	e741      	b.n	2f3e <__aeabi_ddiv+0x3be>
    30ba:	2b1f      	cmp	r3, #31
    30bc:	dc40      	bgt.n	3140 <__aeabi_ddiv+0x5c0>
    30be:	483f      	ldr	r0, [pc, #252]	; (31bc <__aeabi_ddiv+0x63c>)
    30c0:	9f04      	ldr	r7, [sp, #16]
    30c2:	1c0c      	adds	r4, r1, #0
    30c4:	183a      	adds	r2, r7, r0
    30c6:	4658      	mov	r0, fp
    30c8:	4091      	lsls	r1, r2
    30ca:	40dc      	lsrs	r4, r3
    30cc:	4090      	lsls	r0, r2
    30ce:	4320      	orrs	r0, r4
    30d0:	1c0a      	adds	r2, r1, #0
    30d2:	1e51      	subs	r1, r2, #1
    30d4:	418a      	sbcs	r2, r1
    30d6:	1c01      	adds	r1, r0, #0
    30d8:	4311      	orrs	r1, r2
    30da:	465a      	mov	r2, fp
    30dc:	40da      	lsrs	r2, r3
    30de:	1c13      	adds	r3, r2, #0
    30e0:	0748      	lsls	r0, r1, #29
    30e2:	d009      	beq.n	30f8 <__aeabi_ddiv+0x578>
    30e4:	220f      	movs	r2, #15
    30e6:	400a      	ands	r2, r1
    30e8:	2a04      	cmp	r2, #4
    30ea:	d005      	beq.n	30f8 <__aeabi_ddiv+0x578>
    30ec:	1d0a      	adds	r2, r1, #4
    30ee:	428a      	cmp	r2, r1
    30f0:	4189      	sbcs	r1, r1
    30f2:	4249      	negs	r1, r1
    30f4:	185b      	adds	r3, r3, r1
    30f6:	1c11      	adds	r1, r2, #0
    30f8:	021a      	lsls	r2, r3, #8
    30fa:	d534      	bpl.n	3166 <__aeabi_ddiv+0x5e6>
    30fc:	9c03      	ldr	r4, [sp, #12]
    30fe:	2201      	movs	r2, #1
    3100:	4022      	ands	r2, r4
    3102:	2400      	movs	r4, #0
    3104:	2501      	movs	r5, #1
    3106:	46a1      	mov	r9, r4
    3108:	e602      	b.n	2d10 <__aeabi_ddiv+0x190>
    310a:	9f00      	ldr	r7, [sp, #0]
    310c:	2102      	movs	r1, #2
    310e:	4249      	negs	r1, r1
    3110:	44b9      	add	r9, r7
    3112:	448b      	add	fp, r1
    3114:	45b9      	cmp	r9, r7
    3116:	4189      	sbcs	r1, r1
    3118:	4249      	negs	r1, r1
    311a:	1909      	adds	r1, r1, r4
    311c:	18cb      	adds	r3, r1, r3
    311e:	e6a4      	b.n	2e6a <__aeabi_ddiv+0x2ea>
    3120:	9d00      	ldr	r5, [sp, #0]
    3122:	1e88      	subs	r0, r1, #2
    3124:	0069      	lsls	r1, r5, #1
    3126:	42a9      	cmp	r1, r5
    3128:	41ad      	sbcs	r5, r5
    312a:	426d      	negs	r5, r5
    312c:	192c      	adds	r4, r5, r4
    312e:	1936      	adds	r6, r6, r4
    3130:	9100      	str	r1, [sp, #0]
    3132:	e73a      	b.n	2faa <__aeabi_ddiv+0x42a>
    3134:	2b00      	cmp	r3, #0
    3136:	d000      	beq.n	313a <__aeabi_ddiv+0x5ba>
    3138:	e733      	b.n	2fa2 <__aeabi_ddiv+0x422>
    313a:	2400      	movs	r4, #0
    313c:	9400      	str	r4, [sp, #0]
    313e:	e737      	b.n	2fb0 <__aeabi_ddiv+0x430>
    3140:	4a1f      	ldr	r2, [pc, #124]	; (31c0 <__aeabi_ddiv+0x640>)
    3142:	9c04      	ldr	r4, [sp, #16]
    3144:	465d      	mov	r5, fp
    3146:	1b12      	subs	r2, r2, r4
    3148:	40d5      	lsrs	r5, r2
    314a:	1c2a      	adds	r2, r5, #0
    314c:	2b20      	cmp	r3, #32
    314e:	d01f      	beq.n	3190 <__aeabi_ddiv+0x610>
    3150:	4e1c      	ldr	r6, [pc, #112]	; (31c4 <__aeabi_ddiv+0x644>)
    3152:	465f      	mov	r7, fp
    3154:	19a3      	adds	r3, r4, r6
    3156:	409f      	lsls	r7, r3
    3158:	1c3b      	adds	r3, r7, #0
    315a:	4319      	orrs	r1, r3
    315c:	1e4b      	subs	r3, r1, #1
    315e:	4199      	sbcs	r1, r3
    3160:	4311      	orrs	r1, r2
    3162:	2300      	movs	r3, #0
    3164:	e7bc      	b.n	30e0 <__aeabi_ddiv+0x560>
    3166:	075a      	lsls	r2, r3, #29
    3168:	08c9      	lsrs	r1, r1, #3
    316a:	430a      	orrs	r2, r1
    316c:	9f03      	ldr	r7, [sp, #12]
    316e:	4691      	mov	r9, r2
    3170:	025b      	lsls	r3, r3, #9
    3172:	2201      	movs	r2, #1
    3174:	0b1c      	lsrs	r4, r3, #12
    3176:	403a      	ands	r2, r7
    3178:	2500      	movs	r5, #0
    317a:	e5c9      	b.n	2d10 <__aeabi_ddiv+0x190>
    317c:	454e      	cmp	r6, r9
    317e:	d8c4      	bhi.n	310a <__aeabi_ddiv+0x58a>
    3180:	4693      	mov	fp, r2
    3182:	2100      	movs	r1, #0
    3184:	e672      	b.n	2e6c <__aeabi_ddiv+0x2ec>
    3186:	9f00      	ldr	r7, [sp, #0]
    3188:	429f      	cmp	r7, r3
    318a:	d3c9      	bcc.n	3120 <__aeabi_ddiv+0x5a0>
    318c:	1c01      	adds	r1, r0, #0
    318e:	e70f      	b.n	2fb0 <__aeabi_ddiv+0x430>
    3190:	2300      	movs	r3, #0
    3192:	e7e2      	b.n	315a <__aeabi_ddiv+0x5da>
    3194:	2480      	movs	r4, #128	; 0x80
    3196:	0324      	lsls	r4, r4, #12
    3198:	465f      	mov	r7, fp
    319a:	433c      	orrs	r4, r7
    319c:	0324      	lsls	r4, r4, #12
    319e:	0b24      	lsrs	r4, r4, #12
    31a0:	9a01      	ldr	r2, [sp, #4]
    31a2:	4689      	mov	r9, r1
    31a4:	4d03      	ldr	r5, [pc, #12]	; (31b4 <__aeabi_ddiv+0x634>)
    31a6:	e5b3      	b.n	2d10 <__aeabi_ddiv+0x190>
    31a8:	000003ff 	.word	0x000003ff
    31ac:	feffffff 	.word	0xfeffffff
    31b0:	000007fe 	.word	0x000007fe
    31b4:	000007ff 	.word	0x000007ff
    31b8:	fffffc02 	.word	0xfffffc02
    31bc:	0000041e 	.word	0x0000041e
    31c0:	fffffbe2 	.word	0xfffffbe2
    31c4:	0000043e 	.word	0x0000043e

000031c8 <__eqdf2>:
    31c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ca:	465f      	mov	r7, fp
    31cc:	4656      	mov	r6, sl
    31ce:	464d      	mov	r5, r9
    31d0:	4644      	mov	r4, r8
    31d2:	b4f0      	push	{r4, r5, r6, r7}
    31d4:	1c0d      	adds	r5, r1, #0
    31d6:	1c04      	adds	r4, r0, #0
    31d8:	4680      	mov	r8, r0
    31da:	0fe8      	lsrs	r0, r5, #31
    31dc:	4681      	mov	r9, r0
    31de:	0318      	lsls	r0, r3, #12
    31e0:	030f      	lsls	r7, r1, #12
    31e2:	0b00      	lsrs	r0, r0, #12
    31e4:	0b3f      	lsrs	r7, r7, #12
    31e6:	b083      	sub	sp, #12
    31e8:	4684      	mov	ip, r0
    31ea:	481b      	ldr	r0, [pc, #108]	; (3258 <__eqdf2+0x90>)
    31ec:	9700      	str	r7, [sp, #0]
    31ee:	0049      	lsls	r1, r1, #1
    31f0:	005e      	lsls	r6, r3, #1
    31f2:	0fdf      	lsrs	r7, r3, #31
    31f4:	0d49      	lsrs	r1, r1, #21
    31f6:	4692      	mov	sl, r2
    31f8:	0d76      	lsrs	r6, r6, #21
    31fa:	46bb      	mov	fp, r7
    31fc:	4281      	cmp	r1, r0
    31fe:	d00c      	beq.n	321a <__eqdf2+0x52>
    3200:	4815      	ldr	r0, [pc, #84]	; (3258 <__eqdf2+0x90>)
    3202:	4286      	cmp	r6, r0
    3204:	d010      	beq.n	3228 <__eqdf2+0x60>
    3206:	2001      	movs	r0, #1
    3208:	42b1      	cmp	r1, r6
    320a:	d015      	beq.n	3238 <__eqdf2+0x70>
    320c:	b003      	add	sp, #12
    320e:	bc3c      	pop	{r2, r3, r4, r5}
    3210:	4690      	mov	r8, r2
    3212:	4699      	mov	r9, r3
    3214:	46a2      	mov	sl, r4
    3216:	46ab      	mov	fp, r5
    3218:	bdf0      	pop	{r4, r5, r6, r7, pc}
    321a:	9f00      	ldr	r7, [sp, #0]
    321c:	2001      	movs	r0, #1
    321e:	4327      	orrs	r7, r4
    3220:	d1f4      	bne.n	320c <__eqdf2+0x44>
    3222:	480d      	ldr	r0, [pc, #52]	; (3258 <__eqdf2+0x90>)
    3224:	4286      	cmp	r6, r0
    3226:	d1ee      	bne.n	3206 <__eqdf2+0x3e>
    3228:	4660      	mov	r0, ip
    322a:	4302      	orrs	r2, r0
    322c:	2001      	movs	r0, #1
    322e:	2a00      	cmp	r2, #0
    3230:	d1ec      	bne.n	320c <__eqdf2+0x44>
    3232:	2001      	movs	r0, #1
    3234:	42b1      	cmp	r1, r6
    3236:	d1e9      	bne.n	320c <__eqdf2+0x44>
    3238:	9b00      	ldr	r3, [sp, #0]
    323a:	4563      	cmp	r3, ip
    323c:	d1e6      	bne.n	320c <__eqdf2+0x44>
    323e:	45d0      	cmp	r8, sl
    3240:	d1e4      	bne.n	320c <__eqdf2+0x44>
    3242:	45d9      	cmp	r9, fp
    3244:	d006      	beq.n	3254 <__eqdf2+0x8c>
    3246:	2900      	cmp	r1, #0
    3248:	d1e0      	bne.n	320c <__eqdf2+0x44>
    324a:	431c      	orrs	r4, r3
    324c:	1c20      	adds	r0, r4, #0
    324e:	1e44      	subs	r4, r0, #1
    3250:	41a0      	sbcs	r0, r4
    3252:	e7db      	b.n	320c <__eqdf2+0x44>
    3254:	2000      	movs	r0, #0
    3256:	e7d9      	b.n	320c <__eqdf2+0x44>
    3258:	000007ff 	.word	0x000007ff

0000325c <__gedf2>:
    325c:	b5f0      	push	{r4, r5, r6, r7, lr}
    325e:	465f      	mov	r7, fp
    3260:	4656      	mov	r6, sl
    3262:	464d      	mov	r5, r9
    3264:	4644      	mov	r4, r8
    3266:	b4f0      	push	{r4, r5, r6, r7}
    3268:	0fcd      	lsrs	r5, r1, #31
    326a:	0fde      	lsrs	r6, r3, #31
    326c:	46ac      	mov	ip, r5
    326e:	031d      	lsls	r5, r3, #12
    3270:	0b2d      	lsrs	r5, r5, #12
    3272:	46b1      	mov	r9, r6
    3274:	4e37      	ldr	r6, [pc, #220]	; (3354 <__gedf2+0xf8>)
    3276:	030f      	lsls	r7, r1, #12
    3278:	004c      	lsls	r4, r1, #1
    327a:	46ab      	mov	fp, r5
    327c:	005d      	lsls	r5, r3, #1
    327e:	4680      	mov	r8, r0
    3280:	0b3f      	lsrs	r7, r7, #12
    3282:	0d64      	lsrs	r4, r4, #21
    3284:	4692      	mov	sl, r2
    3286:	0d6d      	lsrs	r5, r5, #21
    3288:	42b4      	cmp	r4, r6
    328a:	d032      	beq.n	32f2 <__gedf2+0x96>
    328c:	4e31      	ldr	r6, [pc, #196]	; (3354 <__gedf2+0xf8>)
    328e:	42b5      	cmp	r5, r6
    3290:	d035      	beq.n	32fe <__gedf2+0xa2>
    3292:	2c00      	cmp	r4, #0
    3294:	d10e      	bne.n	32b4 <__gedf2+0x58>
    3296:	4338      	orrs	r0, r7
    3298:	4241      	negs	r1, r0
    329a:	4141      	adcs	r1, r0
    329c:	1c08      	adds	r0, r1, #0
    329e:	2d00      	cmp	r5, #0
    32a0:	d00b      	beq.n	32ba <__gedf2+0x5e>
    32a2:	2900      	cmp	r1, #0
    32a4:	d119      	bne.n	32da <__gedf2+0x7e>
    32a6:	45cc      	cmp	ip, r9
    32a8:	d02d      	beq.n	3306 <__gedf2+0xaa>
    32aa:	4665      	mov	r5, ip
    32ac:	4268      	negs	r0, r5
    32ae:	2301      	movs	r3, #1
    32b0:	4318      	orrs	r0, r3
    32b2:	e018      	b.n	32e6 <__gedf2+0x8a>
    32b4:	2d00      	cmp	r5, #0
    32b6:	d1f6      	bne.n	32a6 <__gedf2+0x4a>
    32b8:	1c28      	adds	r0, r5, #0
    32ba:	4659      	mov	r1, fp
    32bc:	430a      	orrs	r2, r1
    32be:	4253      	negs	r3, r2
    32c0:	4153      	adcs	r3, r2
    32c2:	2800      	cmp	r0, #0
    32c4:	d106      	bne.n	32d4 <__gedf2+0x78>
    32c6:	2b00      	cmp	r3, #0
    32c8:	d0ed      	beq.n	32a6 <__gedf2+0x4a>
    32ca:	4663      	mov	r3, ip
    32cc:	4258      	negs	r0, r3
    32ce:	2301      	movs	r3, #1
    32d0:	4318      	orrs	r0, r3
    32d2:	e008      	b.n	32e6 <__gedf2+0x8a>
    32d4:	2000      	movs	r0, #0
    32d6:	2b00      	cmp	r3, #0
    32d8:	d105      	bne.n	32e6 <__gedf2+0x8a>
    32da:	464a      	mov	r2, r9
    32dc:	4250      	negs	r0, r2
    32de:	4150      	adcs	r0, r2
    32e0:	4240      	negs	r0, r0
    32e2:	2301      	movs	r3, #1
    32e4:	4318      	orrs	r0, r3
    32e6:	bc3c      	pop	{r2, r3, r4, r5}
    32e8:	4690      	mov	r8, r2
    32ea:	4699      	mov	r9, r3
    32ec:	46a2      	mov	sl, r4
    32ee:	46ab      	mov	fp, r5
    32f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32f2:	1c3e      	adds	r6, r7, #0
    32f4:	4306      	orrs	r6, r0
    32f6:	d0c9      	beq.n	328c <__gedf2+0x30>
    32f8:	2002      	movs	r0, #2
    32fa:	4240      	negs	r0, r0
    32fc:	e7f3      	b.n	32e6 <__gedf2+0x8a>
    32fe:	465e      	mov	r6, fp
    3300:	4316      	orrs	r6, r2
    3302:	d0c6      	beq.n	3292 <__gedf2+0x36>
    3304:	e7f8      	b.n	32f8 <__gedf2+0x9c>
    3306:	42ac      	cmp	r4, r5
    3308:	dc07      	bgt.n	331a <__gedf2+0xbe>
    330a:	da0b      	bge.n	3324 <__gedf2+0xc8>
    330c:	4661      	mov	r1, ip
    330e:	4248      	negs	r0, r1
    3310:	4148      	adcs	r0, r1
    3312:	4240      	negs	r0, r0
    3314:	2301      	movs	r3, #1
    3316:	4318      	orrs	r0, r3
    3318:	e7e5      	b.n	32e6 <__gedf2+0x8a>
    331a:	4666      	mov	r6, ip
    331c:	4270      	negs	r0, r6
    331e:	2301      	movs	r3, #1
    3320:	4318      	orrs	r0, r3
    3322:	e7e0      	b.n	32e6 <__gedf2+0x8a>
    3324:	455f      	cmp	r7, fp
    3326:	d80a      	bhi.n	333e <__gedf2+0xe2>
    3328:	d00e      	beq.n	3348 <__gedf2+0xec>
    332a:	2000      	movs	r0, #0
    332c:	455f      	cmp	r7, fp
    332e:	d2da      	bcs.n	32e6 <__gedf2+0x8a>
    3330:	4665      	mov	r5, ip
    3332:	4268      	negs	r0, r5
    3334:	4168      	adcs	r0, r5
    3336:	4240      	negs	r0, r0
    3338:	2301      	movs	r3, #1
    333a:	4318      	orrs	r0, r3
    333c:	e7d3      	b.n	32e6 <__gedf2+0x8a>
    333e:	4662      	mov	r2, ip
    3340:	4250      	negs	r0, r2
    3342:	2301      	movs	r3, #1
    3344:	4318      	orrs	r0, r3
    3346:	e7ce      	b.n	32e6 <__gedf2+0x8a>
    3348:	45d0      	cmp	r8, sl
    334a:	d8f8      	bhi.n	333e <__gedf2+0xe2>
    334c:	2000      	movs	r0, #0
    334e:	45d0      	cmp	r8, sl
    3350:	d3ee      	bcc.n	3330 <__gedf2+0xd4>
    3352:	e7c8      	b.n	32e6 <__gedf2+0x8a>
    3354:	000007ff 	.word	0x000007ff

00003358 <__ledf2>:
    3358:	b5f0      	push	{r4, r5, r6, r7, lr}
    335a:	4656      	mov	r6, sl
    335c:	464d      	mov	r5, r9
    335e:	4644      	mov	r4, r8
    3360:	465f      	mov	r7, fp
    3362:	b4f0      	push	{r4, r5, r6, r7}
    3364:	1c0d      	adds	r5, r1, #0
    3366:	b083      	sub	sp, #12
    3368:	1c04      	adds	r4, r0, #0
    336a:	9001      	str	r0, [sp, #4]
    336c:	0fe8      	lsrs	r0, r5, #31
    336e:	4681      	mov	r9, r0
    3370:	0318      	lsls	r0, r3, #12
    3372:	030f      	lsls	r7, r1, #12
    3374:	0b00      	lsrs	r0, r0, #12
    3376:	0b3f      	lsrs	r7, r7, #12
    3378:	4684      	mov	ip, r0
    337a:	4835      	ldr	r0, [pc, #212]	; (3450 <__ledf2+0xf8>)
    337c:	9700      	str	r7, [sp, #0]
    337e:	0049      	lsls	r1, r1, #1
    3380:	005e      	lsls	r6, r3, #1
    3382:	0fdf      	lsrs	r7, r3, #31
    3384:	0d49      	lsrs	r1, r1, #21
    3386:	4692      	mov	sl, r2
    3388:	0d76      	lsrs	r6, r6, #21
    338a:	46b8      	mov	r8, r7
    338c:	4281      	cmp	r1, r0
    338e:	d034      	beq.n	33fa <__ledf2+0xa2>
    3390:	482f      	ldr	r0, [pc, #188]	; (3450 <__ledf2+0xf8>)
    3392:	4286      	cmp	r6, r0
    3394:	d036      	beq.n	3404 <__ledf2+0xac>
    3396:	2900      	cmp	r1, #0
    3398:	d018      	beq.n	33cc <__ledf2+0x74>
    339a:	2e00      	cmp	r6, #0
    339c:	d11f      	bne.n	33de <__ledf2+0x86>
    339e:	1c34      	adds	r4, r6, #0
    33a0:	4667      	mov	r7, ip
    33a2:	433a      	orrs	r2, r7
    33a4:	4253      	negs	r3, r2
    33a6:	4153      	adcs	r3, r2
    33a8:	2c00      	cmp	r4, #0
    33aa:	d01f      	beq.n	33ec <__ledf2+0x94>
    33ac:	2000      	movs	r0, #0
    33ae:	2b00      	cmp	r3, #0
    33b0:	d105      	bne.n	33be <__ledf2+0x66>
    33b2:	4642      	mov	r2, r8
    33b4:	4250      	negs	r0, r2
    33b6:	4150      	adcs	r0, r2
    33b8:	4240      	negs	r0, r0
    33ba:	2301      	movs	r3, #1
    33bc:	4318      	orrs	r0, r3
    33be:	b003      	add	sp, #12
    33c0:	bc3c      	pop	{r2, r3, r4, r5}
    33c2:	4690      	mov	r8, r2
    33c4:	4699      	mov	r9, r3
    33c6:	46a2      	mov	sl, r4
    33c8:	46ab      	mov	fp, r5
    33ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33cc:	9800      	ldr	r0, [sp, #0]
    33ce:	4304      	orrs	r4, r0
    33d0:	4260      	negs	r0, r4
    33d2:	4160      	adcs	r0, r4
    33d4:	1c04      	adds	r4, r0, #0
    33d6:	2e00      	cmp	r6, #0
    33d8:	d0e2      	beq.n	33a0 <__ledf2+0x48>
    33da:	2800      	cmp	r0, #0
    33dc:	d1e9      	bne.n	33b2 <__ledf2+0x5a>
    33de:	45c1      	cmp	r9, r8
    33e0:	d015      	beq.n	340e <__ledf2+0xb6>
    33e2:	464f      	mov	r7, r9
    33e4:	4278      	negs	r0, r7
    33e6:	2301      	movs	r3, #1
    33e8:	4318      	orrs	r0, r3
    33ea:	e7e8      	b.n	33be <__ledf2+0x66>
    33ec:	2b00      	cmp	r3, #0
    33ee:	d0f6      	beq.n	33de <__ledf2+0x86>
    33f0:	464b      	mov	r3, r9
    33f2:	4258      	negs	r0, r3
    33f4:	2301      	movs	r3, #1
    33f6:	4318      	orrs	r0, r3
    33f8:	e7e1      	b.n	33be <__ledf2+0x66>
    33fa:	9f00      	ldr	r7, [sp, #0]
    33fc:	2002      	movs	r0, #2
    33fe:	4327      	orrs	r7, r4
    3400:	d1dd      	bne.n	33be <__ledf2+0x66>
    3402:	e7c5      	b.n	3390 <__ledf2+0x38>
    3404:	4667      	mov	r7, ip
    3406:	2002      	movs	r0, #2
    3408:	4317      	orrs	r7, r2
    340a:	d1d8      	bne.n	33be <__ledf2+0x66>
    340c:	e7c3      	b.n	3396 <__ledf2+0x3e>
    340e:	42b1      	cmp	r1, r6
    3410:	dd04      	ble.n	341c <__ledf2+0xc4>
    3412:	464a      	mov	r2, r9
    3414:	4250      	negs	r0, r2
    3416:	2301      	movs	r3, #1
    3418:	4318      	orrs	r0, r3
    341a:	e7d0      	b.n	33be <__ledf2+0x66>
    341c:	42b1      	cmp	r1, r6
    341e:	db07      	blt.n	3430 <__ledf2+0xd8>
    3420:	9800      	ldr	r0, [sp, #0]
    3422:	4560      	cmp	r0, ip
    3424:	d8e4      	bhi.n	33f0 <__ledf2+0x98>
    3426:	d00a      	beq.n	343e <__ledf2+0xe6>
    3428:	9f00      	ldr	r7, [sp, #0]
    342a:	2000      	movs	r0, #0
    342c:	4567      	cmp	r7, ip
    342e:	d2c6      	bcs.n	33be <__ledf2+0x66>
    3430:	464f      	mov	r7, r9
    3432:	4278      	negs	r0, r7
    3434:	4178      	adcs	r0, r7
    3436:	4240      	negs	r0, r0
    3438:	2301      	movs	r3, #1
    343a:	4318      	orrs	r0, r3
    343c:	e7bf      	b.n	33be <__ledf2+0x66>
    343e:	9a01      	ldr	r2, [sp, #4]
    3440:	4552      	cmp	r2, sl
    3442:	d8d5      	bhi.n	33f0 <__ledf2+0x98>
    3444:	9a01      	ldr	r2, [sp, #4]
    3446:	2000      	movs	r0, #0
    3448:	4552      	cmp	r2, sl
    344a:	d3f1      	bcc.n	3430 <__ledf2+0xd8>
    344c:	e7b7      	b.n	33be <__ledf2+0x66>
    344e:	46c0      	nop			; (mov r8, r8)
    3450:	000007ff 	.word	0x000007ff

00003454 <__aeabi_dmul>:
    3454:	b5f0      	push	{r4, r5, r6, r7, lr}
    3456:	4656      	mov	r6, sl
    3458:	4644      	mov	r4, r8
    345a:	465f      	mov	r7, fp
    345c:	464d      	mov	r5, r9
    345e:	b4f0      	push	{r4, r5, r6, r7}
    3460:	1c1f      	adds	r7, r3, #0
    3462:	030b      	lsls	r3, r1, #12
    3464:	0b1b      	lsrs	r3, r3, #12
    3466:	469a      	mov	sl, r3
    3468:	004b      	lsls	r3, r1, #1
    346a:	b087      	sub	sp, #28
    346c:	1c04      	adds	r4, r0, #0
    346e:	4680      	mov	r8, r0
    3470:	0d5b      	lsrs	r3, r3, #21
    3472:	0fc8      	lsrs	r0, r1, #31
    3474:	1c16      	adds	r6, r2, #0
    3476:	9302      	str	r3, [sp, #8]
    3478:	4681      	mov	r9, r0
    347a:	2b00      	cmp	r3, #0
    347c:	d068      	beq.n	3550 <__aeabi_dmul+0xfc>
    347e:	4b69      	ldr	r3, [pc, #420]	; (3624 <__aeabi_dmul+0x1d0>)
    3480:	9902      	ldr	r1, [sp, #8]
    3482:	4299      	cmp	r1, r3
    3484:	d032      	beq.n	34ec <__aeabi_dmul+0x98>
    3486:	2280      	movs	r2, #128	; 0x80
    3488:	4653      	mov	r3, sl
    348a:	0352      	lsls	r2, r2, #13
    348c:	431a      	orrs	r2, r3
    348e:	00d2      	lsls	r2, r2, #3
    3490:	0f63      	lsrs	r3, r4, #29
    3492:	431a      	orrs	r2, r3
    3494:	4692      	mov	sl, r2
    3496:	4a64      	ldr	r2, [pc, #400]	; (3628 <__aeabi_dmul+0x1d4>)
    3498:	00e0      	lsls	r0, r4, #3
    349a:	1889      	adds	r1, r1, r2
    349c:	4680      	mov	r8, r0
    349e:	9102      	str	r1, [sp, #8]
    34a0:	2400      	movs	r4, #0
    34a2:	2500      	movs	r5, #0
    34a4:	033b      	lsls	r3, r7, #12
    34a6:	0b1b      	lsrs	r3, r3, #12
    34a8:	469b      	mov	fp, r3
    34aa:	0078      	lsls	r0, r7, #1
    34ac:	0ffb      	lsrs	r3, r7, #31
    34ae:	1c32      	adds	r2, r6, #0
    34b0:	0d40      	lsrs	r0, r0, #21
    34b2:	9303      	str	r3, [sp, #12]
    34b4:	d100      	bne.n	34b8 <__aeabi_dmul+0x64>
    34b6:	e075      	b.n	35a4 <__aeabi_dmul+0x150>
    34b8:	4b5a      	ldr	r3, [pc, #360]	; (3624 <__aeabi_dmul+0x1d0>)
    34ba:	4298      	cmp	r0, r3
    34bc:	d069      	beq.n	3592 <__aeabi_dmul+0x13e>
    34be:	2280      	movs	r2, #128	; 0x80
    34c0:	4659      	mov	r1, fp
    34c2:	0352      	lsls	r2, r2, #13
    34c4:	430a      	orrs	r2, r1
    34c6:	0f73      	lsrs	r3, r6, #29
    34c8:	00d2      	lsls	r2, r2, #3
    34ca:	431a      	orrs	r2, r3
    34cc:	4b56      	ldr	r3, [pc, #344]	; (3628 <__aeabi_dmul+0x1d4>)
    34ce:	4693      	mov	fp, r2
    34d0:	18c0      	adds	r0, r0, r3
    34d2:	00f2      	lsls	r2, r6, #3
    34d4:	2300      	movs	r3, #0
    34d6:	9903      	ldr	r1, [sp, #12]
    34d8:	464e      	mov	r6, r9
    34da:	4071      	eors	r1, r6
    34dc:	431c      	orrs	r4, r3
    34de:	2c0f      	cmp	r4, #15
    34e0:	d900      	bls.n	34e4 <__aeabi_dmul+0x90>
    34e2:	e0a9      	b.n	3638 <__aeabi_dmul+0x1e4>
    34e4:	4e51      	ldr	r6, [pc, #324]	; (362c <__aeabi_dmul+0x1d8>)
    34e6:	00a4      	lsls	r4, r4, #2
    34e8:	5934      	ldr	r4, [r6, r4]
    34ea:	46a7      	mov	pc, r4
    34ec:	4653      	mov	r3, sl
    34ee:	431c      	orrs	r4, r3
    34f0:	d000      	beq.n	34f4 <__aeabi_dmul+0xa0>
    34f2:	e087      	b.n	3604 <__aeabi_dmul+0x1b0>
    34f4:	2500      	movs	r5, #0
    34f6:	46aa      	mov	sl, r5
    34f8:	46a8      	mov	r8, r5
    34fa:	2408      	movs	r4, #8
    34fc:	2502      	movs	r5, #2
    34fe:	e7d1      	b.n	34a4 <__aeabi_dmul+0x50>
    3500:	4649      	mov	r1, r9
    3502:	2d02      	cmp	r5, #2
    3504:	d06c      	beq.n	35e0 <__aeabi_dmul+0x18c>
    3506:	2d03      	cmp	r5, #3
    3508:	d100      	bne.n	350c <__aeabi_dmul+0xb8>
    350a:	e217      	b.n	393c <__aeabi_dmul+0x4e8>
    350c:	2d01      	cmp	r5, #1
    350e:	d000      	beq.n	3512 <__aeabi_dmul+0xbe>
    3510:	e158      	b.n	37c4 <__aeabi_dmul+0x370>
    3512:	400d      	ands	r5, r1
    3514:	b2ed      	uxtb	r5, r5
    3516:	2400      	movs	r4, #0
    3518:	46a9      	mov	r9, r5
    351a:	2300      	movs	r3, #0
    351c:	46a0      	mov	r8, r4
    351e:	2000      	movs	r0, #0
    3520:	2100      	movs	r1, #0
    3522:	0325      	lsls	r5, r4, #12
    3524:	0d0a      	lsrs	r2, r1, #20
    3526:	051c      	lsls	r4, r3, #20
    3528:	0b2d      	lsrs	r5, r5, #12
    352a:	0512      	lsls	r2, r2, #20
    352c:	4b40      	ldr	r3, [pc, #256]	; (3630 <__aeabi_dmul+0x1dc>)
    352e:	432a      	orrs	r2, r5
    3530:	4013      	ands	r3, r2
    3532:	4323      	orrs	r3, r4
    3534:	005b      	lsls	r3, r3, #1
    3536:	464c      	mov	r4, r9
    3538:	085b      	lsrs	r3, r3, #1
    353a:	07e2      	lsls	r2, r4, #31
    353c:	1c19      	adds	r1, r3, #0
    353e:	4640      	mov	r0, r8
    3540:	4311      	orrs	r1, r2
    3542:	b007      	add	sp, #28
    3544:	bc3c      	pop	{r2, r3, r4, r5}
    3546:	4690      	mov	r8, r2
    3548:	4699      	mov	r9, r3
    354a:	46a2      	mov	sl, r4
    354c:	46ab      	mov	fp, r5
    354e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3550:	4653      	mov	r3, sl
    3552:	4323      	orrs	r3, r4
    3554:	d050      	beq.n	35f8 <__aeabi_dmul+0x1a4>
    3556:	4653      	mov	r3, sl
    3558:	2b00      	cmp	r3, #0
    355a:	d100      	bne.n	355e <__aeabi_dmul+0x10a>
    355c:	e184      	b.n	3868 <__aeabi_dmul+0x414>
    355e:	4650      	mov	r0, sl
    3560:	f000 fde2 	bl	4128 <__clzsi2>
    3564:	1e03      	subs	r3, r0, #0
    3566:	2b27      	cmp	r3, #39	; 0x27
    3568:	dd00      	ble.n	356c <__aeabi_dmul+0x118>
    356a:	e176      	b.n	385a <__aeabi_dmul+0x406>
    356c:	2128      	movs	r1, #40	; 0x28
    356e:	1a0d      	subs	r5, r1, r0
    3570:	1c21      	adds	r1, r4, #0
    3572:	3b08      	subs	r3, #8
    3574:	4652      	mov	r2, sl
    3576:	40e9      	lsrs	r1, r5
    3578:	409a      	lsls	r2, r3
    357a:	1c0d      	adds	r5, r1, #0
    357c:	4315      	orrs	r5, r2
    357e:	1c22      	adds	r2, r4, #0
    3580:	409a      	lsls	r2, r3
    3582:	46aa      	mov	sl, r5
    3584:	4690      	mov	r8, r2
    3586:	4b2b      	ldr	r3, [pc, #172]	; (3634 <__aeabi_dmul+0x1e0>)
    3588:	2400      	movs	r4, #0
    358a:	1a1b      	subs	r3, r3, r0
    358c:	9302      	str	r3, [sp, #8]
    358e:	2500      	movs	r5, #0
    3590:	e788      	b.n	34a4 <__aeabi_dmul+0x50>
    3592:	465b      	mov	r3, fp
    3594:	431e      	orrs	r6, r3
    3596:	2303      	movs	r3, #3
    3598:	2e00      	cmp	r6, #0
    359a:	d19c      	bne.n	34d6 <__aeabi_dmul+0x82>
    359c:	46b3      	mov	fp, r6
    359e:	2200      	movs	r2, #0
    35a0:	2302      	movs	r3, #2
    35a2:	e798      	b.n	34d6 <__aeabi_dmul+0x82>
    35a4:	465b      	mov	r3, fp
    35a6:	4333      	orrs	r3, r6
    35a8:	d021      	beq.n	35ee <__aeabi_dmul+0x19a>
    35aa:	4658      	mov	r0, fp
    35ac:	2800      	cmp	r0, #0
    35ae:	d100      	bne.n	35b2 <__aeabi_dmul+0x15e>
    35b0:	e14e      	b.n	3850 <__aeabi_dmul+0x3fc>
    35b2:	f000 fdb9 	bl	4128 <__clzsi2>
    35b6:	2827      	cmp	r0, #39	; 0x27
    35b8:	dd00      	ble.n	35bc <__aeabi_dmul+0x168>
    35ba:	e142      	b.n	3842 <__aeabi_dmul+0x3ee>
    35bc:	2128      	movs	r1, #40	; 0x28
    35be:	1a0f      	subs	r7, r1, r0
    35c0:	1c02      	adds	r2, r0, #0
    35c2:	1c31      	adds	r1, r6, #0
    35c4:	3a08      	subs	r2, #8
    35c6:	465b      	mov	r3, fp
    35c8:	40f9      	lsrs	r1, r7
    35ca:	4093      	lsls	r3, r2
    35cc:	1c0f      	adds	r7, r1, #0
    35ce:	431f      	orrs	r7, r3
    35d0:	1c33      	adds	r3, r6, #0
    35d2:	4093      	lsls	r3, r2
    35d4:	46bb      	mov	fp, r7
    35d6:	1c1a      	adds	r2, r3, #0
    35d8:	4b16      	ldr	r3, [pc, #88]	; (3634 <__aeabi_dmul+0x1e0>)
    35da:	1a18      	subs	r0, r3, r0
    35dc:	2300      	movs	r3, #0
    35de:	e77a      	b.n	34d6 <__aeabi_dmul+0x82>
    35e0:	2301      	movs	r3, #1
    35e2:	400b      	ands	r3, r1
    35e4:	2400      	movs	r4, #0
    35e6:	4699      	mov	r9, r3
    35e8:	46a0      	mov	r8, r4
    35ea:	4b0e      	ldr	r3, [pc, #56]	; (3624 <__aeabi_dmul+0x1d0>)
    35ec:	e797      	b.n	351e <__aeabi_dmul+0xca>
    35ee:	2700      	movs	r7, #0
    35f0:	46bb      	mov	fp, r7
    35f2:	2200      	movs	r2, #0
    35f4:	2301      	movs	r3, #1
    35f6:	e76e      	b.n	34d6 <__aeabi_dmul+0x82>
    35f8:	2100      	movs	r1, #0
    35fa:	2404      	movs	r4, #4
    35fc:	468a      	mov	sl, r1
    35fe:	4688      	mov	r8, r1
    3600:	2501      	movs	r5, #1
    3602:	e74f      	b.n	34a4 <__aeabi_dmul+0x50>
    3604:	240c      	movs	r4, #12
    3606:	2503      	movs	r5, #3
    3608:	e74c      	b.n	34a4 <__aeabi_dmul+0x50>
    360a:	2500      	movs	r5, #0
    360c:	2480      	movs	r4, #128	; 0x80
    360e:	46a9      	mov	r9, r5
    3610:	0324      	lsls	r4, r4, #12
    3612:	46a8      	mov	r8, r5
    3614:	4b03      	ldr	r3, [pc, #12]	; (3624 <__aeabi_dmul+0x1d0>)
    3616:	e782      	b.n	351e <__aeabi_dmul+0xca>
    3618:	46da      	mov	sl, fp
    361a:	4690      	mov	r8, r2
    361c:	9903      	ldr	r1, [sp, #12]
    361e:	1c1d      	adds	r5, r3, #0
    3620:	e76f      	b.n	3502 <__aeabi_dmul+0xae>
    3622:	46c0      	nop			; (mov r8, r8)
    3624:	000007ff 	.word	0x000007ff
    3628:	fffffc01 	.word	0xfffffc01
    362c:	00004354 	.word	0x00004354
    3630:	800fffff 	.word	0x800fffff
    3634:	fffffc0d 	.word	0xfffffc0d
    3638:	9f02      	ldr	r7, [sp, #8]
    363a:	0c16      	lsrs	r6, r2, #16
    363c:	1838      	adds	r0, r7, r0
    363e:	9004      	str	r0, [sp, #16]
    3640:	4640      	mov	r0, r8
    3642:	0c07      	lsrs	r7, r0, #16
    3644:	0400      	lsls	r0, r0, #16
    3646:	0c00      	lsrs	r0, r0, #16
    3648:	0412      	lsls	r2, r2, #16
    364a:	0c12      	lsrs	r2, r2, #16
    364c:	1c03      	adds	r3, r0, #0
    364e:	4353      	muls	r3, r2
    3650:	1c04      	adds	r4, r0, #0
    3652:	1c3d      	adds	r5, r7, #0
    3654:	4374      	muls	r4, r6
    3656:	4355      	muls	r5, r2
    3658:	4698      	mov	r8, r3
    365a:	1c3b      	adds	r3, r7, #0
    365c:	4373      	muls	r3, r6
    365e:	1964      	adds	r4, r4, r5
    3660:	46a4      	mov	ip, r4
    3662:	4644      	mov	r4, r8
    3664:	9302      	str	r3, [sp, #8]
    3666:	0c23      	lsrs	r3, r4, #16
    3668:	4463      	add	r3, ip
    366a:	429d      	cmp	r5, r3
    366c:	d904      	bls.n	3678 <__aeabi_dmul+0x224>
    366e:	9d02      	ldr	r5, [sp, #8]
    3670:	2480      	movs	r4, #128	; 0x80
    3672:	0264      	lsls	r4, r4, #9
    3674:	192d      	adds	r5, r5, r4
    3676:	9502      	str	r5, [sp, #8]
    3678:	0c1d      	lsrs	r5, r3, #16
    367a:	9503      	str	r5, [sp, #12]
    367c:	4645      	mov	r5, r8
    367e:	042c      	lsls	r4, r5, #16
    3680:	041b      	lsls	r3, r3, #16
    3682:	0c24      	lsrs	r4, r4, #16
    3684:	191c      	adds	r4, r3, r4
    3686:	9405      	str	r4, [sp, #20]
    3688:	465c      	mov	r4, fp
    368a:	0c23      	lsrs	r3, r4, #16
    368c:	1c05      	adds	r5, r0, #0
    368e:	4358      	muls	r0, r3
    3690:	0424      	lsls	r4, r4, #16
    3692:	0c24      	lsrs	r4, r4, #16
    3694:	4684      	mov	ip, r0
    3696:	1c38      	adds	r0, r7, #0
    3698:	4360      	muls	r0, r4
    369a:	4365      	muls	r5, r4
    369c:	435f      	muls	r7, r3
    369e:	4681      	mov	r9, r0
    36a0:	44cc      	add	ip, r9
    36a2:	0c28      	lsrs	r0, r5, #16
    36a4:	4460      	add	r0, ip
    36a6:	46bb      	mov	fp, r7
    36a8:	4581      	cmp	r9, r0
    36aa:	d902      	bls.n	36b2 <__aeabi_dmul+0x25e>
    36ac:	2780      	movs	r7, #128	; 0x80
    36ae:	027f      	lsls	r7, r7, #9
    36b0:	44bb      	add	fp, r7
    36b2:	042d      	lsls	r5, r5, #16
    36b4:	0c07      	lsrs	r7, r0, #16
    36b6:	0c2d      	lsrs	r5, r5, #16
    36b8:	0400      	lsls	r0, r0, #16
    36ba:	1940      	adds	r0, r0, r5
    36bc:	4655      	mov	r5, sl
    36be:	46bc      	mov	ip, r7
    36c0:	042f      	lsls	r7, r5, #16
    36c2:	44e3      	add	fp, ip
    36c4:	4684      	mov	ip, r0
    36c6:	0c28      	lsrs	r0, r5, #16
    36c8:	0c3d      	lsrs	r5, r7, #16
    36ca:	1c2f      	adds	r7, r5, #0
    36cc:	4357      	muls	r7, r2
    36ce:	46b8      	mov	r8, r7
    36d0:	1c2f      	adds	r7, r5, #0
    36d2:	4377      	muls	r7, r6
    36d4:	4342      	muls	r2, r0
    36d6:	46b9      	mov	r9, r7
    36d8:	4647      	mov	r7, r8
    36da:	0c3f      	lsrs	r7, r7, #16
    36dc:	4491      	add	r9, r2
    36de:	46ba      	mov	sl, r7
    36e0:	44d1      	add	r9, sl
    36e2:	4346      	muls	r6, r0
    36e4:	454a      	cmp	r2, r9
    36e6:	d902      	bls.n	36ee <__aeabi_dmul+0x29a>
    36e8:	2280      	movs	r2, #128	; 0x80
    36ea:	0252      	lsls	r2, r2, #9
    36ec:	18b6      	adds	r6, r6, r2
    36ee:	464f      	mov	r7, r9
    36f0:	0c3a      	lsrs	r2, r7, #16
    36f2:	18b6      	adds	r6, r6, r2
    36f4:	043a      	lsls	r2, r7, #16
    36f6:	4647      	mov	r7, r8
    36f8:	043f      	lsls	r7, r7, #16
    36fa:	0c3f      	lsrs	r7, r7, #16
    36fc:	46b8      	mov	r8, r7
    36fe:	1c2f      	adds	r7, r5, #0
    3700:	4367      	muls	r7, r4
    3702:	435d      	muls	r5, r3
    3704:	4344      	muls	r4, r0
    3706:	4358      	muls	r0, r3
    3708:	1965      	adds	r5, r4, r5
    370a:	9001      	str	r0, [sp, #4]
    370c:	0c38      	lsrs	r0, r7, #16
    370e:	182d      	adds	r5, r5, r0
    3710:	4442      	add	r2, r8
    3712:	46b8      	mov	r8, r7
    3714:	42ac      	cmp	r4, r5
    3716:	d904      	bls.n	3722 <__aeabi_dmul+0x2ce>
    3718:	9801      	ldr	r0, [sp, #4]
    371a:	2380      	movs	r3, #128	; 0x80
    371c:	025b      	lsls	r3, r3, #9
    371e:	18c0      	adds	r0, r0, r3
    3720:	9001      	str	r0, [sp, #4]
    3722:	9c03      	ldr	r4, [sp, #12]
    3724:	9f02      	ldr	r7, [sp, #8]
    3726:	1c20      	adds	r0, r4, #0
    3728:	4460      	add	r0, ip
    372a:	19c0      	adds	r0, r0, r7
    372c:	4560      	cmp	r0, ip
    372e:	41a4      	sbcs	r4, r4
    3730:	4647      	mov	r7, r8
    3732:	4264      	negs	r4, r4
    3734:	46a4      	mov	ip, r4
    3736:	042b      	lsls	r3, r5, #16
    3738:	043c      	lsls	r4, r7, #16
    373a:	4699      	mov	r9, r3
    373c:	0c24      	lsrs	r4, r4, #16
    373e:	444c      	add	r4, r9
    3740:	46a0      	mov	r8, r4
    3742:	44d8      	add	r8, fp
    3744:	1880      	adds	r0, r0, r2
    3746:	46c2      	mov	sl, r8
    3748:	44e2      	add	sl, ip
    374a:	4290      	cmp	r0, r2
    374c:	4192      	sbcs	r2, r2
    374e:	4657      	mov	r7, sl
    3750:	4252      	negs	r2, r2
    3752:	4691      	mov	r9, r2
    3754:	19f2      	adds	r2, r6, r7
    3756:	45e2      	cmp	sl, ip
    3758:	41bf      	sbcs	r7, r7
    375a:	427f      	negs	r7, r7
    375c:	464b      	mov	r3, r9
    375e:	46bc      	mov	ip, r7
    3760:	45d8      	cmp	r8, fp
    3762:	41bf      	sbcs	r7, r7
    3764:	18d4      	adds	r4, r2, r3
    3766:	427f      	negs	r7, r7
    3768:	4663      	mov	r3, ip
    376a:	431f      	orrs	r7, r3
    376c:	0c2d      	lsrs	r5, r5, #16
    376e:	197f      	adds	r7, r7, r5
    3770:	42b2      	cmp	r2, r6
    3772:	4192      	sbcs	r2, r2
    3774:	454c      	cmp	r4, r9
    3776:	41ad      	sbcs	r5, r5
    3778:	4252      	negs	r2, r2
    377a:	426d      	negs	r5, r5
    377c:	4315      	orrs	r5, r2
    377e:	9e01      	ldr	r6, [sp, #4]
    3780:	197d      	adds	r5, r7, r5
    3782:	19ab      	adds	r3, r5, r6
    3784:	0de2      	lsrs	r2, r4, #23
    3786:	025b      	lsls	r3, r3, #9
    3788:	9f05      	ldr	r7, [sp, #20]
    378a:	4313      	orrs	r3, r2
    378c:	0242      	lsls	r2, r0, #9
    378e:	433a      	orrs	r2, r7
    3790:	469a      	mov	sl, r3
    3792:	1e53      	subs	r3, r2, #1
    3794:	419a      	sbcs	r2, r3
    3796:	0dc3      	lsrs	r3, r0, #23
    3798:	1c10      	adds	r0, r2, #0
    379a:	4318      	orrs	r0, r3
    379c:	0264      	lsls	r4, r4, #9
    379e:	4320      	orrs	r0, r4
    37a0:	4680      	mov	r8, r0
    37a2:	4650      	mov	r0, sl
    37a4:	01c0      	lsls	r0, r0, #7
    37a6:	d50d      	bpl.n	37c4 <__aeabi_dmul+0x370>
    37a8:	4645      	mov	r5, r8
    37aa:	2201      	movs	r2, #1
    37ac:	4656      	mov	r6, sl
    37ae:	9c04      	ldr	r4, [sp, #16]
    37b0:	086b      	lsrs	r3, r5, #1
    37b2:	402a      	ands	r2, r5
    37b4:	431a      	orrs	r2, r3
    37b6:	07f3      	lsls	r3, r6, #31
    37b8:	3401      	adds	r4, #1
    37ba:	431a      	orrs	r2, r3
    37bc:	0876      	lsrs	r6, r6, #1
    37be:	9404      	str	r4, [sp, #16]
    37c0:	4690      	mov	r8, r2
    37c2:	46b2      	mov	sl, r6
    37c4:	9e04      	ldr	r6, [sp, #16]
    37c6:	4f63      	ldr	r7, [pc, #396]	; (3954 <__aeabi_dmul+0x500>)
    37c8:	19f3      	adds	r3, r6, r7
    37ca:	2b00      	cmp	r3, #0
    37cc:	dd61      	ble.n	3892 <__aeabi_dmul+0x43e>
    37ce:	4640      	mov	r0, r8
    37d0:	0740      	lsls	r0, r0, #29
    37d2:	d00b      	beq.n	37ec <__aeabi_dmul+0x398>
    37d4:	220f      	movs	r2, #15
    37d6:	4644      	mov	r4, r8
    37d8:	4022      	ands	r2, r4
    37da:	2a04      	cmp	r2, #4
    37dc:	d006      	beq.n	37ec <__aeabi_dmul+0x398>
    37de:	4642      	mov	r2, r8
    37e0:	3204      	adds	r2, #4
    37e2:	4542      	cmp	r2, r8
    37e4:	4180      	sbcs	r0, r0
    37e6:	4240      	negs	r0, r0
    37e8:	4482      	add	sl, r0
    37ea:	4690      	mov	r8, r2
    37ec:	4655      	mov	r5, sl
    37ee:	01ed      	lsls	r5, r5, #7
    37f0:	d507      	bpl.n	3802 <__aeabi_dmul+0x3ae>
    37f2:	4b59      	ldr	r3, [pc, #356]	; (3958 <__aeabi_dmul+0x504>)
    37f4:	4656      	mov	r6, sl
    37f6:	9f04      	ldr	r7, [sp, #16]
    37f8:	2080      	movs	r0, #128	; 0x80
    37fa:	401e      	ands	r6, r3
    37fc:	00c0      	lsls	r0, r0, #3
    37fe:	46b2      	mov	sl, r6
    3800:	183b      	adds	r3, r7, r0
    3802:	4a56      	ldr	r2, [pc, #344]	; (395c <__aeabi_dmul+0x508>)
    3804:	4293      	cmp	r3, r2
    3806:	dd00      	ble.n	380a <__aeabi_dmul+0x3b6>
    3808:	e6ea      	b.n	35e0 <__aeabi_dmul+0x18c>
    380a:	4644      	mov	r4, r8
    380c:	4655      	mov	r5, sl
    380e:	08e2      	lsrs	r2, r4, #3
    3810:	0768      	lsls	r0, r5, #29
    3812:	4310      	orrs	r0, r2
    3814:	2201      	movs	r2, #1
    3816:	026c      	lsls	r4, r5, #9
    3818:	055b      	lsls	r3, r3, #21
    381a:	400a      	ands	r2, r1
    381c:	4680      	mov	r8, r0
    381e:	0b24      	lsrs	r4, r4, #12
    3820:	0d5b      	lsrs	r3, r3, #21
    3822:	4691      	mov	r9, r2
    3824:	e67b      	b.n	351e <__aeabi_dmul+0xca>
    3826:	46da      	mov	sl, fp
    3828:	4690      	mov	r8, r2
    382a:	1c1d      	adds	r5, r3, #0
    382c:	e669      	b.n	3502 <__aeabi_dmul+0xae>
    382e:	2480      	movs	r4, #128	; 0x80
    3830:	0324      	lsls	r4, r4, #12
    3832:	4657      	mov	r7, sl
    3834:	4227      	tst	r7, r4
    3836:	d11c      	bne.n	3872 <__aeabi_dmul+0x41e>
    3838:	433c      	orrs	r4, r7
    383a:	0324      	lsls	r4, r4, #12
    383c:	0b24      	lsrs	r4, r4, #12
    383e:	4b48      	ldr	r3, [pc, #288]	; (3960 <__aeabi_dmul+0x50c>)
    3840:	e66d      	b.n	351e <__aeabi_dmul+0xca>
    3842:	1c03      	adds	r3, r0, #0
    3844:	3b28      	subs	r3, #40	; 0x28
    3846:	1c31      	adds	r1, r6, #0
    3848:	4099      	lsls	r1, r3
    384a:	468b      	mov	fp, r1
    384c:	2200      	movs	r2, #0
    384e:	e6c3      	b.n	35d8 <__aeabi_dmul+0x184>
    3850:	1c30      	adds	r0, r6, #0
    3852:	f000 fc69 	bl	4128 <__clzsi2>
    3856:	3020      	adds	r0, #32
    3858:	e6ad      	b.n	35b6 <__aeabi_dmul+0x162>
    385a:	3b28      	subs	r3, #40	; 0x28
    385c:	1c21      	adds	r1, r4, #0
    385e:	4099      	lsls	r1, r3
    3860:	2200      	movs	r2, #0
    3862:	468a      	mov	sl, r1
    3864:	4690      	mov	r8, r2
    3866:	e68e      	b.n	3586 <__aeabi_dmul+0x132>
    3868:	1c20      	adds	r0, r4, #0
    386a:	f000 fc5d 	bl	4128 <__clzsi2>
    386e:	3020      	adds	r0, #32
    3870:	e678      	b.n	3564 <__aeabi_dmul+0x110>
    3872:	4658      	mov	r0, fp
    3874:	4220      	tst	r0, r4
    3876:	d107      	bne.n	3888 <__aeabi_dmul+0x434>
    3878:	4304      	orrs	r4, r0
    387a:	9903      	ldr	r1, [sp, #12]
    387c:	0324      	lsls	r4, r4, #12
    387e:	0b24      	lsrs	r4, r4, #12
    3880:	4689      	mov	r9, r1
    3882:	4690      	mov	r8, r2
    3884:	4b36      	ldr	r3, [pc, #216]	; (3960 <__aeabi_dmul+0x50c>)
    3886:	e64a      	b.n	351e <__aeabi_dmul+0xca>
    3888:	433c      	orrs	r4, r7
    388a:	0324      	lsls	r4, r4, #12
    388c:	0b24      	lsrs	r4, r4, #12
    388e:	4b34      	ldr	r3, [pc, #208]	; (3960 <__aeabi_dmul+0x50c>)
    3890:	e645      	b.n	351e <__aeabi_dmul+0xca>
    3892:	4b34      	ldr	r3, [pc, #208]	; (3964 <__aeabi_dmul+0x510>)
    3894:	9e04      	ldr	r6, [sp, #16]
    3896:	1b9b      	subs	r3, r3, r6
    3898:	2b38      	cmp	r3, #56	; 0x38
    389a:	dd06      	ble.n	38aa <__aeabi_dmul+0x456>
    389c:	2301      	movs	r3, #1
    389e:	400b      	ands	r3, r1
    38a0:	2400      	movs	r4, #0
    38a2:	4699      	mov	r9, r3
    38a4:	46a0      	mov	r8, r4
    38a6:	2300      	movs	r3, #0
    38a8:	e639      	b.n	351e <__aeabi_dmul+0xca>
    38aa:	2b1f      	cmp	r3, #31
    38ac:	dc25      	bgt.n	38fa <__aeabi_dmul+0x4a6>
    38ae:	9c04      	ldr	r4, [sp, #16]
    38b0:	4d2d      	ldr	r5, [pc, #180]	; (3968 <__aeabi_dmul+0x514>)
    38b2:	4646      	mov	r6, r8
    38b4:	1960      	adds	r0, r4, r5
    38b6:	4652      	mov	r2, sl
    38b8:	4644      	mov	r4, r8
    38ba:	4086      	lsls	r6, r0
    38bc:	40dc      	lsrs	r4, r3
    38be:	4082      	lsls	r2, r0
    38c0:	4657      	mov	r7, sl
    38c2:	1c30      	adds	r0, r6, #0
    38c4:	4322      	orrs	r2, r4
    38c6:	40df      	lsrs	r7, r3
    38c8:	1e44      	subs	r4, r0, #1
    38ca:	41a0      	sbcs	r0, r4
    38cc:	4302      	orrs	r2, r0
    38ce:	1c3b      	adds	r3, r7, #0
    38d0:	0754      	lsls	r4, r2, #29
    38d2:	d009      	beq.n	38e8 <__aeabi_dmul+0x494>
    38d4:	200f      	movs	r0, #15
    38d6:	4010      	ands	r0, r2
    38d8:	2804      	cmp	r0, #4
    38da:	d005      	beq.n	38e8 <__aeabi_dmul+0x494>
    38dc:	1d10      	adds	r0, r2, #4
    38de:	4290      	cmp	r0, r2
    38e0:	4192      	sbcs	r2, r2
    38e2:	4252      	negs	r2, r2
    38e4:	189b      	adds	r3, r3, r2
    38e6:	1c02      	adds	r2, r0, #0
    38e8:	021d      	lsls	r5, r3, #8
    38ea:	d51a      	bpl.n	3922 <__aeabi_dmul+0x4ce>
    38ec:	2301      	movs	r3, #1
    38ee:	400b      	ands	r3, r1
    38f0:	2400      	movs	r4, #0
    38f2:	4699      	mov	r9, r3
    38f4:	46a0      	mov	r8, r4
    38f6:	2301      	movs	r3, #1
    38f8:	e611      	b.n	351e <__aeabi_dmul+0xca>
    38fa:	481c      	ldr	r0, [pc, #112]	; (396c <__aeabi_dmul+0x518>)
    38fc:	9c04      	ldr	r4, [sp, #16]
    38fe:	4655      	mov	r5, sl
    3900:	1b00      	subs	r0, r0, r4
    3902:	40c5      	lsrs	r5, r0
    3904:	1c28      	adds	r0, r5, #0
    3906:	2b20      	cmp	r3, #32
    3908:	d016      	beq.n	3938 <__aeabi_dmul+0x4e4>
    390a:	4e19      	ldr	r6, [pc, #100]	; (3970 <__aeabi_dmul+0x51c>)
    390c:	4657      	mov	r7, sl
    390e:	19a2      	adds	r2, r4, r6
    3910:	4097      	lsls	r7, r2
    3912:	1c3a      	adds	r2, r7, #0
    3914:	4643      	mov	r3, r8
    3916:	431a      	orrs	r2, r3
    3918:	1e53      	subs	r3, r2, #1
    391a:	419a      	sbcs	r2, r3
    391c:	4302      	orrs	r2, r0
    391e:	2300      	movs	r3, #0
    3920:	e7d6      	b.n	38d0 <__aeabi_dmul+0x47c>
    3922:	0758      	lsls	r0, r3, #29
    3924:	025b      	lsls	r3, r3, #9
    3926:	08d2      	lsrs	r2, r2, #3
    3928:	0b1c      	lsrs	r4, r3, #12
    392a:	2301      	movs	r3, #1
    392c:	400b      	ands	r3, r1
    392e:	4310      	orrs	r0, r2
    3930:	4699      	mov	r9, r3
    3932:	4680      	mov	r8, r0
    3934:	2300      	movs	r3, #0
    3936:	e5f2      	b.n	351e <__aeabi_dmul+0xca>
    3938:	2200      	movs	r2, #0
    393a:	e7eb      	b.n	3914 <__aeabi_dmul+0x4c0>
    393c:	2480      	movs	r4, #128	; 0x80
    393e:	0324      	lsls	r4, r4, #12
    3940:	4650      	mov	r0, sl
    3942:	2301      	movs	r3, #1
    3944:	4304      	orrs	r4, r0
    3946:	4019      	ands	r1, r3
    3948:	0324      	lsls	r4, r4, #12
    394a:	0b24      	lsrs	r4, r4, #12
    394c:	4689      	mov	r9, r1
    394e:	4b04      	ldr	r3, [pc, #16]	; (3960 <__aeabi_dmul+0x50c>)
    3950:	e5e5      	b.n	351e <__aeabi_dmul+0xca>
    3952:	46c0      	nop			; (mov r8, r8)
    3954:	000003ff 	.word	0x000003ff
    3958:	feffffff 	.word	0xfeffffff
    395c:	000007fe 	.word	0x000007fe
    3960:	000007ff 	.word	0x000007ff
    3964:	fffffc02 	.word	0xfffffc02
    3968:	0000041e 	.word	0x0000041e
    396c:	fffffbe2 	.word	0xfffffbe2
    3970:	0000043e 	.word	0x0000043e

00003974 <__aeabi_dsub>:
    3974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3976:	465f      	mov	r7, fp
    3978:	4656      	mov	r6, sl
    397a:	4644      	mov	r4, r8
    397c:	464d      	mov	r5, r9
    397e:	b4f0      	push	{r4, r5, r6, r7}
    3980:	030c      	lsls	r4, r1, #12
    3982:	004d      	lsls	r5, r1, #1
    3984:	0fcf      	lsrs	r7, r1, #31
    3986:	0a61      	lsrs	r1, r4, #9
    3988:	0f44      	lsrs	r4, r0, #29
    398a:	4321      	orrs	r1, r4
    398c:	00c4      	lsls	r4, r0, #3
    398e:	0318      	lsls	r0, r3, #12
    3990:	0fde      	lsrs	r6, r3, #31
    3992:	4680      	mov	r8, r0
    3994:	46b4      	mov	ip, r6
    3996:	4646      	mov	r6, r8
    3998:	0058      	lsls	r0, r3, #1
    399a:	0a76      	lsrs	r6, r6, #9
    399c:	0f53      	lsrs	r3, r2, #29
    399e:	4333      	orrs	r3, r6
    39a0:	00d6      	lsls	r6, r2, #3
    39a2:	4ad1      	ldr	r2, [pc, #836]	; (3ce8 <__aeabi_dsub+0x374>)
    39a4:	0d6d      	lsrs	r5, r5, #21
    39a6:	46ba      	mov	sl, r7
    39a8:	0d40      	lsrs	r0, r0, #21
    39aa:	46b3      	mov	fp, r6
    39ac:	4290      	cmp	r0, r2
    39ae:	d100      	bne.n	39b2 <__aeabi_dsub+0x3e>
    39b0:	e0f5      	b.n	3b9e <__aeabi_dsub+0x22a>
    39b2:	4662      	mov	r2, ip
    39b4:	2601      	movs	r6, #1
    39b6:	4072      	eors	r2, r6
    39b8:	4694      	mov	ip, r2
    39ba:	4567      	cmp	r7, ip
    39bc:	d100      	bne.n	39c0 <__aeabi_dsub+0x4c>
    39be:	e0ab      	b.n	3b18 <__aeabi_dsub+0x1a4>
    39c0:	1a2f      	subs	r7, r5, r0
    39c2:	2f00      	cmp	r7, #0
    39c4:	dc00      	bgt.n	39c8 <__aeabi_dsub+0x54>
    39c6:	e111      	b.n	3bec <__aeabi_dsub+0x278>
    39c8:	2800      	cmp	r0, #0
    39ca:	d13e      	bne.n	3a4a <__aeabi_dsub+0xd6>
    39cc:	4658      	mov	r0, fp
    39ce:	4318      	orrs	r0, r3
    39d0:	d000      	beq.n	39d4 <__aeabi_dsub+0x60>
    39d2:	e0f1      	b.n	3bb8 <__aeabi_dsub+0x244>
    39d4:	0760      	lsls	r0, r4, #29
    39d6:	d100      	bne.n	39da <__aeabi_dsub+0x66>
    39d8:	e097      	b.n	3b0a <__aeabi_dsub+0x196>
    39da:	230f      	movs	r3, #15
    39dc:	4023      	ands	r3, r4
    39de:	2b04      	cmp	r3, #4
    39e0:	d100      	bne.n	39e4 <__aeabi_dsub+0x70>
    39e2:	e122      	b.n	3c2a <__aeabi_dsub+0x2b6>
    39e4:	1d22      	adds	r2, r4, #4
    39e6:	42a2      	cmp	r2, r4
    39e8:	41a4      	sbcs	r4, r4
    39ea:	4264      	negs	r4, r4
    39ec:	2380      	movs	r3, #128	; 0x80
    39ee:	1909      	adds	r1, r1, r4
    39f0:	041b      	lsls	r3, r3, #16
    39f2:	2701      	movs	r7, #1
    39f4:	4650      	mov	r0, sl
    39f6:	400b      	ands	r3, r1
    39f8:	4007      	ands	r7, r0
    39fa:	1c14      	adds	r4, r2, #0
    39fc:	2b00      	cmp	r3, #0
    39fe:	d100      	bne.n	3a02 <__aeabi_dsub+0x8e>
    3a00:	e079      	b.n	3af6 <__aeabi_dsub+0x182>
    3a02:	4bb9      	ldr	r3, [pc, #740]	; (3ce8 <__aeabi_dsub+0x374>)
    3a04:	3501      	adds	r5, #1
    3a06:	429d      	cmp	r5, r3
    3a08:	d100      	bne.n	3a0c <__aeabi_dsub+0x98>
    3a0a:	e10b      	b.n	3c24 <__aeabi_dsub+0x2b0>
    3a0c:	4bb7      	ldr	r3, [pc, #732]	; (3cec <__aeabi_dsub+0x378>)
    3a0e:	08e4      	lsrs	r4, r4, #3
    3a10:	4019      	ands	r1, r3
    3a12:	0748      	lsls	r0, r1, #29
    3a14:	0249      	lsls	r1, r1, #9
    3a16:	4304      	orrs	r4, r0
    3a18:	0b0b      	lsrs	r3, r1, #12
    3a1a:	2000      	movs	r0, #0
    3a1c:	2100      	movs	r1, #0
    3a1e:	031b      	lsls	r3, r3, #12
    3a20:	0b1a      	lsrs	r2, r3, #12
    3a22:	0d0b      	lsrs	r3, r1, #20
    3a24:	056d      	lsls	r5, r5, #21
    3a26:	051b      	lsls	r3, r3, #20
    3a28:	4313      	orrs	r3, r2
    3a2a:	086a      	lsrs	r2, r5, #1
    3a2c:	4db0      	ldr	r5, [pc, #704]	; (3cf0 <__aeabi_dsub+0x37c>)
    3a2e:	07ff      	lsls	r7, r7, #31
    3a30:	401d      	ands	r5, r3
    3a32:	4315      	orrs	r5, r2
    3a34:	006d      	lsls	r5, r5, #1
    3a36:	086d      	lsrs	r5, r5, #1
    3a38:	1c29      	adds	r1, r5, #0
    3a3a:	4339      	orrs	r1, r7
    3a3c:	1c20      	adds	r0, r4, #0
    3a3e:	bc3c      	pop	{r2, r3, r4, r5}
    3a40:	4690      	mov	r8, r2
    3a42:	4699      	mov	r9, r3
    3a44:	46a2      	mov	sl, r4
    3a46:	46ab      	mov	fp, r5
    3a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3a4a:	48a7      	ldr	r0, [pc, #668]	; (3ce8 <__aeabi_dsub+0x374>)
    3a4c:	4285      	cmp	r5, r0
    3a4e:	d0c1      	beq.n	39d4 <__aeabi_dsub+0x60>
    3a50:	2080      	movs	r0, #128	; 0x80
    3a52:	0400      	lsls	r0, r0, #16
    3a54:	4303      	orrs	r3, r0
    3a56:	2f38      	cmp	r7, #56	; 0x38
    3a58:	dd00      	ble.n	3a5c <__aeabi_dsub+0xe8>
    3a5a:	e0fd      	b.n	3c58 <__aeabi_dsub+0x2e4>
    3a5c:	2f1f      	cmp	r7, #31
    3a5e:	dd00      	ble.n	3a62 <__aeabi_dsub+0xee>
    3a60:	e131      	b.n	3cc6 <__aeabi_dsub+0x352>
    3a62:	2020      	movs	r0, #32
    3a64:	1bc0      	subs	r0, r0, r7
    3a66:	1c1a      	adds	r2, r3, #0
    3a68:	465e      	mov	r6, fp
    3a6a:	4082      	lsls	r2, r0
    3a6c:	40fe      	lsrs	r6, r7
    3a6e:	4332      	orrs	r2, r6
    3a70:	4694      	mov	ip, r2
    3a72:	465a      	mov	r2, fp
    3a74:	4082      	lsls	r2, r0
    3a76:	1c10      	adds	r0, r2, #0
    3a78:	1e42      	subs	r2, r0, #1
    3a7a:	4190      	sbcs	r0, r2
    3a7c:	40fb      	lsrs	r3, r7
    3a7e:	4662      	mov	r2, ip
    3a80:	4302      	orrs	r2, r0
    3a82:	1c1f      	adds	r7, r3, #0
    3a84:	1aa2      	subs	r2, r4, r2
    3a86:	4294      	cmp	r4, r2
    3a88:	41a4      	sbcs	r4, r4
    3a8a:	4264      	negs	r4, r4
    3a8c:	1bc9      	subs	r1, r1, r7
    3a8e:	1b09      	subs	r1, r1, r4
    3a90:	1c14      	adds	r4, r2, #0
    3a92:	020a      	lsls	r2, r1, #8
    3a94:	d59e      	bpl.n	39d4 <__aeabi_dsub+0x60>
    3a96:	0249      	lsls	r1, r1, #9
    3a98:	0a4f      	lsrs	r7, r1, #9
    3a9a:	2f00      	cmp	r7, #0
    3a9c:	d100      	bne.n	3aa0 <__aeabi_dsub+0x12c>
    3a9e:	e0d6      	b.n	3c4e <__aeabi_dsub+0x2da>
    3aa0:	1c38      	adds	r0, r7, #0
    3aa2:	f000 fb41 	bl	4128 <__clzsi2>
    3aa6:	1c02      	adds	r2, r0, #0
    3aa8:	3a08      	subs	r2, #8
    3aaa:	2a1f      	cmp	r2, #31
    3aac:	dd00      	ble.n	3ab0 <__aeabi_dsub+0x13c>
    3aae:	e0c3      	b.n	3c38 <__aeabi_dsub+0x2c4>
    3ab0:	2128      	movs	r1, #40	; 0x28
    3ab2:	1c23      	adds	r3, r4, #0
    3ab4:	1a09      	subs	r1, r1, r0
    3ab6:	4097      	lsls	r7, r2
    3ab8:	40cb      	lsrs	r3, r1
    3aba:	431f      	orrs	r7, r3
    3abc:	4094      	lsls	r4, r2
    3abe:	4295      	cmp	r5, r2
    3ac0:	dd00      	ble.n	3ac4 <__aeabi_dsub+0x150>
    3ac2:	e0c0      	b.n	3c46 <__aeabi_dsub+0x2d2>
    3ac4:	1b55      	subs	r5, r2, r5
    3ac6:	1c69      	adds	r1, r5, #1
    3ac8:	291f      	cmp	r1, #31
    3aca:	dd00      	ble.n	3ace <__aeabi_dsub+0x15a>
    3acc:	e0ea      	b.n	3ca4 <__aeabi_dsub+0x330>
    3ace:	221f      	movs	r2, #31
    3ad0:	1b55      	subs	r5, r2, r5
    3ad2:	1c3b      	adds	r3, r7, #0
    3ad4:	1c22      	adds	r2, r4, #0
    3ad6:	40ab      	lsls	r3, r5
    3ad8:	40ca      	lsrs	r2, r1
    3ada:	40ac      	lsls	r4, r5
    3adc:	1e65      	subs	r5, r4, #1
    3ade:	41ac      	sbcs	r4, r5
    3ae0:	4313      	orrs	r3, r2
    3ae2:	40cf      	lsrs	r7, r1
    3ae4:	431c      	orrs	r4, r3
    3ae6:	1c39      	adds	r1, r7, #0
    3ae8:	2500      	movs	r5, #0
    3aea:	e773      	b.n	39d4 <__aeabi_dsub+0x60>
    3aec:	2180      	movs	r1, #128	; 0x80
    3aee:	4d7e      	ldr	r5, [pc, #504]	; (3ce8 <__aeabi_dsub+0x374>)
    3af0:	2700      	movs	r7, #0
    3af2:	03c9      	lsls	r1, r1, #15
    3af4:	2400      	movs	r4, #0
    3af6:	4b7c      	ldr	r3, [pc, #496]	; (3ce8 <__aeabi_dsub+0x374>)
    3af8:	0748      	lsls	r0, r1, #29
    3afa:	08e4      	lsrs	r4, r4, #3
    3afc:	4304      	orrs	r4, r0
    3afe:	08c9      	lsrs	r1, r1, #3
    3b00:	429d      	cmp	r5, r3
    3b02:	d050      	beq.n	3ba6 <__aeabi_dsub+0x232>
    3b04:	0309      	lsls	r1, r1, #12
    3b06:	0b0b      	lsrs	r3, r1, #12
    3b08:	e787      	b.n	3a1a <__aeabi_dsub+0xa6>
    3b0a:	2380      	movs	r3, #128	; 0x80
    3b0c:	041b      	lsls	r3, r3, #16
    3b0e:	2701      	movs	r7, #1
    3b10:	4652      	mov	r2, sl
    3b12:	400b      	ands	r3, r1
    3b14:	4017      	ands	r7, r2
    3b16:	e771      	b.n	39fc <__aeabi_dsub+0x88>
    3b18:	1a2a      	subs	r2, r5, r0
    3b1a:	4694      	mov	ip, r2
    3b1c:	2a00      	cmp	r2, #0
    3b1e:	dc00      	bgt.n	3b22 <__aeabi_dsub+0x1ae>
    3b20:	e0a1      	b.n	3c66 <__aeabi_dsub+0x2f2>
    3b22:	2800      	cmp	r0, #0
    3b24:	d054      	beq.n	3bd0 <__aeabi_dsub+0x25c>
    3b26:	4870      	ldr	r0, [pc, #448]	; (3ce8 <__aeabi_dsub+0x374>)
    3b28:	4285      	cmp	r5, r0
    3b2a:	d100      	bne.n	3b2e <__aeabi_dsub+0x1ba>
    3b2c:	e752      	b.n	39d4 <__aeabi_dsub+0x60>
    3b2e:	2080      	movs	r0, #128	; 0x80
    3b30:	0400      	lsls	r0, r0, #16
    3b32:	4303      	orrs	r3, r0
    3b34:	4660      	mov	r0, ip
    3b36:	2838      	cmp	r0, #56	; 0x38
    3b38:	dd00      	ble.n	3b3c <__aeabi_dsub+0x1c8>
    3b3a:	e10e      	b.n	3d5a <__aeabi_dsub+0x3e6>
    3b3c:	281f      	cmp	r0, #31
    3b3e:	dd00      	ble.n	3b42 <__aeabi_dsub+0x1ce>
    3b40:	e157      	b.n	3df2 <__aeabi_dsub+0x47e>
    3b42:	4662      	mov	r2, ip
    3b44:	2020      	movs	r0, #32
    3b46:	1a80      	subs	r0, r0, r2
    3b48:	1c1e      	adds	r6, r3, #0
    3b4a:	4086      	lsls	r6, r0
    3b4c:	46b1      	mov	r9, r6
    3b4e:	465e      	mov	r6, fp
    3b50:	40d6      	lsrs	r6, r2
    3b52:	464a      	mov	r2, r9
    3b54:	4332      	orrs	r2, r6
    3b56:	465e      	mov	r6, fp
    3b58:	4086      	lsls	r6, r0
    3b5a:	4690      	mov	r8, r2
    3b5c:	1c30      	adds	r0, r6, #0
    3b5e:	1e42      	subs	r2, r0, #1
    3b60:	4190      	sbcs	r0, r2
    3b62:	4642      	mov	r2, r8
    3b64:	4302      	orrs	r2, r0
    3b66:	4660      	mov	r0, ip
    3b68:	40c3      	lsrs	r3, r0
    3b6a:	1912      	adds	r2, r2, r4
    3b6c:	42a2      	cmp	r2, r4
    3b6e:	41a4      	sbcs	r4, r4
    3b70:	4264      	negs	r4, r4
    3b72:	1859      	adds	r1, r3, r1
    3b74:	1909      	adds	r1, r1, r4
    3b76:	1c14      	adds	r4, r2, #0
    3b78:	0208      	lsls	r0, r1, #8
    3b7a:	d400      	bmi.n	3b7e <__aeabi_dsub+0x20a>
    3b7c:	e72a      	b.n	39d4 <__aeabi_dsub+0x60>
    3b7e:	4b5a      	ldr	r3, [pc, #360]	; (3ce8 <__aeabi_dsub+0x374>)
    3b80:	3501      	adds	r5, #1
    3b82:	429d      	cmp	r5, r3
    3b84:	d100      	bne.n	3b88 <__aeabi_dsub+0x214>
    3b86:	e131      	b.n	3dec <__aeabi_dsub+0x478>
    3b88:	4b58      	ldr	r3, [pc, #352]	; (3cec <__aeabi_dsub+0x378>)
    3b8a:	0860      	lsrs	r0, r4, #1
    3b8c:	4019      	ands	r1, r3
    3b8e:	2301      	movs	r3, #1
    3b90:	4023      	ands	r3, r4
    3b92:	1c1c      	adds	r4, r3, #0
    3b94:	4304      	orrs	r4, r0
    3b96:	07cb      	lsls	r3, r1, #31
    3b98:	431c      	orrs	r4, r3
    3b9a:	0849      	lsrs	r1, r1, #1
    3b9c:	e71a      	b.n	39d4 <__aeabi_dsub+0x60>
    3b9e:	431e      	orrs	r6, r3
    3ba0:	d000      	beq.n	3ba4 <__aeabi_dsub+0x230>
    3ba2:	e70a      	b.n	39ba <__aeabi_dsub+0x46>
    3ba4:	e705      	b.n	39b2 <__aeabi_dsub+0x3e>
    3ba6:	1c23      	adds	r3, r4, #0
    3ba8:	430b      	orrs	r3, r1
    3baa:	d03b      	beq.n	3c24 <__aeabi_dsub+0x2b0>
    3bac:	2380      	movs	r3, #128	; 0x80
    3bae:	031b      	lsls	r3, r3, #12
    3bb0:	430b      	orrs	r3, r1
    3bb2:	031b      	lsls	r3, r3, #12
    3bb4:	0b1b      	lsrs	r3, r3, #12
    3bb6:	e730      	b.n	3a1a <__aeabi_dsub+0xa6>
    3bb8:	3f01      	subs	r7, #1
    3bba:	2f00      	cmp	r7, #0
    3bbc:	d16d      	bne.n	3c9a <__aeabi_dsub+0x326>
    3bbe:	465e      	mov	r6, fp
    3bc0:	1ba2      	subs	r2, r4, r6
    3bc2:	4294      	cmp	r4, r2
    3bc4:	41a4      	sbcs	r4, r4
    3bc6:	4264      	negs	r4, r4
    3bc8:	1ac9      	subs	r1, r1, r3
    3bca:	1b09      	subs	r1, r1, r4
    3bcc:	1c14      	adds	r4, r2, #0
    3bce:	e760      	b.n	3a92 <__aeabi_dsub+0x11e>
    3bd0:	4658      	mov	r0, fp
    3bd2:	4318      	orrs	r0, r3
    3bd4:	d100      	bne.n	3bd8 <__aeabi_dsub+0x264>
    3bd6:	e6fd      	b.n	39d4 <__aeabi_dsub+0x60>
    3bd8:	2601      	movs	r6, #1
    3bda:	4276      	negs	r6, r6
    3bdc:	44b4      	add	ip, r6
    3bde:	4660      	mov	r0, ip
    3be0:	2800      	cmp	r0, #0
    3be2:	d000      	beq.n	3be6 <__aeabi_dsub+0x272>
    3be4:	e0d0      	b.n	3d88 <__aeabi_dsub+0x414>
    3be6:	465e      	mov	r6, fp
    3be8:	1932      	adds	r2, r6, r4
    3bea:	e7bf      	b.n	3b6c <__aeabi_dsub+0x1f8>
    3bec:	2f00      	cmp	r7, #0
    3bee:	d000      	beq.n	3bf2 <__aeabi_dsub+0x27e>
    3bf0:	e080      	b.n	3cf4 <__aeabi_dsub+0x380>
    3bf2:	1c68      	adds	r0, r5, #1
    3bf4:	0540      	lsls	r0, r0, #21
    3bf6:	0d40      	lsrs	r0, r0, #21
    3bf8:	2801      	cmp	r0, #1
    3bfa:	dc00      	bgt.n	3bfe <__aeabi_dsub+0x28a>
    3bfc:	e0e8      	b.n	3dd0 <__aeabi_dsub+0x45c>
    3bfe:	465a      	mov	r2, fp
    3c00:	1aa2      	subs	r2, r4, r2
    3c02:	4294      	cmp	r4, r2
    3c04:	41bf      	sbcs	r7, r7
    3c06:	1ac8      	subs	r0, r1, r3
    3c08:	427f      	negs	r7, r7
    3c0a:	1bc7      	subs	r7, r0, r7
    3c0c:	023e      	lsls	r6, r7, #8
    3c0e:	d400      	bmi.n	3c12 <__aeabi_dsub+0x29e>
    3c10:	e098      	b.n	3d44 <__aeabi_dsub+0x3d0>
    3c12:	4658      	mov	r0, fp
    3c14:	1b04      	subs	r4, r0, r4
    3c16:	45a3      	cmp	fp, r4
    3c18:	4192      	sbcs	r2, r2
    3c1a:	1a59      	subs	r1, r3, r1
    3c1c:	4252      	negs	r2, r2
    3c1e:	1a8f      	subs	r7, r1, r2
    3c20:	46e2      	mov	sl, ip
    3c22:	e73a      	b.n	3a9a <__aeabi_dsub+0x126>
    3c24:	2300      	movs	r3, #0
    3c26:	2400      	movs	r4, #0
    3c28:	e6f7      	b.n	3a1a <__aeabi_dsub+0xa6>
    3c2a:	2380      	movs	r3, #128	; 0x80
    3c2c:	041b      	lsls	r3, r3, #16
    3c2e:	2701      	movs	r7, #1
    3c30:	4656      	mov	r6, sl
    3c32:	400b      	ands	r3, r1
    3c34:	4037      	ands	r7, r6
    3c36:	e6e1      	b.n	39fc <__aeabi_dsub+0x88>
    3c38:	1c27      	adds	r7, r4, #0
    3c3a:	3828      	subs	r0, #40	; 0x28
    3c3c:	4087      	lsls	r7, r0
    3c3e:	2400      	movs	r4, #0
    3c40:	4295      	cmp	r5, r2
    3c42:	dc00      	bgt.n	3c46 <__aeabi_dsub+0x2d2>
    3c44:	e73e      	b.n	3ac4 <__aeabi_dsub+0x150>
    3c46:	4929      	ldr	r1, [pc, #164]	; (3cec <__aeabi_dsub+0x378>)
    3c48:	1aad      	subs	r5, r5, r2
    3c4a:	4039      	ands	r1, r7
    3c4c:	e6c2      	b.n	39d4 <__aeabi_dsub+0x60>
    3c4e:	1c20      	adds	r0, r4, #0
    3c50:	f000 fa6a 	bl	4128 <__clzsi2>
    3c54:	3020      	adds	r0, #32
    3c56:	e726      	b.n	3aa6 <__aeabi_dsub+0x132>
    3c58:	465a      	mov	r2, fp
    3c5a:	431a      	orrs	r2, r3
    3c5c:	1e53      	subs	r3, r2, #1
    3c5e:	419a      	sbcs	r2, r3
    3c60:	b2d2      	uxtb	r2, r2
    3c62:	2700      	movs	r7, #0
    3c64:	e70e      	b.n	3a84 <__aeabi_dsub+0x110>
    3c66:	2a00      	cmp	r2, #0
    3c68:	d000      	beq.n	3c6c <__aeabi_dsub+0x2f8>
    3c6a:	e0de      	b.n	3e2a <__aeabi_dsub+0x4b6>
    3c6c:	1c68      	adds	r0, r5, #1
    3c6e:	0546      	lsls	r6, r0, #21
    3c70:	0d76      	lsrs	r6, r6, #21
    3c72:	2e01      	cmp	r6, #1
    3c74:	dc00      	bgt.n	3c78 <__aeabi_dsub+0x304>
    3c76:	e090      	b.n	3d9a <__aeabi_dsub+0x426>
    3c78:	4d1b      	ldr	r5, [pc, #108]	; (3ce8 <__aeabi_dsub+0x374>)
    3c7a:	42a8      	cmp	r0, r5
    3c7c:	d100      	bne.n	3c80 <__aeabi_dsub+0x30c>
    3c7e:	e0f5      	b.n	3e6c <__aeabi_dsub+0x4f8>
    3c80:	465e      	mov	r6, fp
    3c82:	1932      	adds	r2, r6, r4
    3c84:	42a2      	cmp	r2, r4
    3c86:	41a4      	sbcs	r4, r4
    3c88:	4264      	negs	r4, r4
    3c8a:	1859      	adds	r1, r3, r1
    3c8c:	1909      	adds	r1, r1, r4
    3c8e:	07cc      	lsls	r4, r1, #31
    3c90:	0852      	lsrs	r2, r2, #1
    3c92:	4314      	orrs	r4, r2
    3c94:	0849      	lsrs	r1, r1, #1
    3c96:	1c05      	adds	r5, r0, #0
    3c98:	e69c      	b.n	39d4 <__aeabi_dsub+0x60>
    3c9a:	4813      	ldr	r0, [pc, #76]	; (3ce8 <__aeabi_dsub+0x374>)
    3c9c:	4285      	cmp	r5, r0
    3c9e:	d000      	beq.n	3ca2 <__aeabi_dsub+0x32e>
    3ca0:	e6d9      	b.n	3a56 <__aeabi_dsub+0xe2>
    3ca2:	e697      	b.n	39d4 <__aeabi_dsub+0x60>
    3ca4:	1c2b      	adds	r3, r5, #0
    3ca6:	3b1f      	subs	r3, #31
    3ca8:	1c3e      	adds	r6, r7, #0
    3caa:	40de      	lsrs	r6, r3
    3cac:	1c33      	adds	r3, r6, #0
    3cae:	2920      	cmp	r1, #32
    3cb0:	d06f      	beq.n	3d92 <__aeabi_dsub+0x41e>
    3cb2:	223f      	movs	r2, #63	; 0x3f
    3cb4:	1b55      	subs	r5, r2, r5
    3cb6:	40af      	lsls	r7, r5
    3cb8:	433c      	orrs	r4, r7
    3cba:	1e60      	subs	r0, r4, #1
    3cbc:	4184      	sbcs	r4, r0
    3cbe:	431c      	orrs	r4, r3
    3cc0:	2100      	movs	r1, #0
    3cc2:	2500      	movs	r5, #0
    3cc4:	e686      	b.n	39d4 <__aeabi_dsub+0x60>
    3cc6:	1c38      	adds	r0, r7, #0
    3cc8:	3820      	subs	r0, #32
    3cca:	1c1e      	adds	r6, r3, #0
    3ccc:	40c6      	lsrs	r6, r0
    3cce:	1c30      	adds	r0, r6, #0
    3cd0:	2f20      	cmp	r7, #32
    3cd2:	d060      	beq.n	3d96 <__aeabi_dsub+0x422>
    3cd4:	2240      	movs	r2, #64	; 0x40
    3cd6:	1bd7      	subs	r7, r2, r7
    3cd8:	40bb      	lsls	r3, r7
    3cda:	465a      	mov	r2, fp
    3cdc:	431a      	orrs	r2, r3
    3cde:	1e53      	subs	r3, r2, #1
    3ce0:	419a      	sbcs	r2, r3
    3ce2:	4302      	orrs	r2, r0
    3ce4:	2700      	movs	r7, #0
    3ce6:	e6cd      	b.n	3a84 <__aeabi_dsub+0x110>
    3ce8:	000007ff 	.word	0x000007ff
    3cec:	ff7fffff 	.word	0xff7fffff
    3cf0:	800fffff 	.word	0x800fffff
    3cf4:	2d00      	cmp	r5, #0
    3cf6:	d037      	beq.n	3d68 <__aeabi_dsub+0x3f4>
    3cf8:	4db6      	ldr	r5, [pc, #728]	; (3fd4 <__aeabi_dsub+0x660>)
    3cfa:	42a8      	cmp	r0, r5
    3cfc:	d100      	bne.n	3d00 <__aeabi_dsub+0x38c>
    3cfe:	e08f      	b.n	3e20 <__aeabi_dsub+0x4ac>
    3d00:	2580      	movs	r5, #128	; 0x80
    3d02:	042d      	lsls	r5, r5, #16
    3d04:	427f      	negs	r7, r7
    3d06:	4329      	orrs	r1, r5
    3d08:	2f38      	cmp	r7, #56	; 0x38
    3d0a:	dd00      	ble.n	3d0e <__aeabi_dsub+0x39a>
    3d0c:	e0a8      	b.n	3e60 <__aeabi_dsub+0x4ec>
    3d0e:	2f1f      	cmp	r7, #31
    3d10:	dd00      	ble.n	3d14 <__aeabi_dsub+0x3a0>
    3d12:	e124      	b.n	3f5e <__aeabi_dsub+0x5ea>
    3d14:	2520      	movs	r5, #32
    3d16:	1bed      	subs	r5, r5, r7
    3d18:	1c0e      	adds	r6, r1, #0
    3d1a:	40ae      	lsls	r6, r5
    3d1c:	46b0      	mov	r8, r6
    3d1e:	1c26      	adds	r6, r4, #0
    3d20:	40fe      	lsrs	r6, r7
    3d22:	4642      	mov	r2, r8
    3d24:	40ac      	lsls	r4, r5
    3d26:	4316      	orrs	r6, r2
    3d28:	1e65      	subs	r5, r4, #1
    3d2a:	41ac      	sbcs	r4, r5
    3d2c:	4334      	orrs	r4, r6
    3d2e:	40f9      	lsrs	r1, r7
    3d30:	465a      	mov	r2, fp
    3d32:	1b14      	subs	r4, r2, r4
    3d34:	45a3      	cmp	fp, r4
    3d36:	4192      	sbcs	r2, r2
    3d38:	1a5b      	subs	r3, r3, r1
    3d3a:	4252      	negs	r2, r2
    3d3c:	1a99      	subs	r1, r3, r2
    3d3e:	1c05      	adds	r5, r0, #0
    3d40:	46e2      	mov	sl, ip
    3d42:	e6a6      	b.n	3a92 <__aeabi_dsub+0x11e>
    3d44:	1c13      	adds	r3, r2, #0
    3d46:	433b      	orrs	r3, r7
    3d48:	1c14      	adds	r4, r2, #0
    3d4a:	2b00      	cmp	r3, #0
    3d4c:	d000      	beq.n	3d50 <__aeabi_dsub+0x3dc>
    3d4e:	e6a4      	b.n	3a9a <__aeabi_dsub+0x126>
    3d50:	2700      	movs	r7, #0
    3d52:	2100      	movs	r1, #0
    3d54:	2500      	movs	r5, #0
    3d56:	2400      	movs	r4, #0
    3d58:	e6cd      	b.n	3af6 <__aeabi_dsub+0x182>
    3d5a:	465a      	mov	r2, fp
    3d5c:	431a      	orrs	r2, r3
    3d5e:	1e53      	subs	r3, r2, #1
    3d60:	419a      	sbcs	r2, r3
    3d62:	b2d2      	uxtb	r2, r2
    3d64:	2300      	movs	r3, #0
    3d66:	e700      	b.n	3b6a <__aeabi_dsub+0x1f6>
    3d68:	1c0d      	adds	r5, r1, #0
    3d6a:	4325      	orrs	r5, r4
    3d6c:	d058      	beq.n	3e20 <__aeabi_dsub+0x4ac>
    3d6e:	43ff      	mvns	r7, r7
    3d70:	2f00      	cmp	r7, #0
    3d72:	d151      	bne.n	3e18 <__aeabi_dsub+0x4a4>
    3d74:	465a      	mov	r2, fp
    3d76:	1b14      	subs	r4, r2, r4
    3d78:	45a3      	cmp	fp, r4
    3d7a:	4192      	sbcs	r2, r2
    3d7c:	1a59      	subs	r1, r3, r1
    3d7e:	4252      	negs	r2, r2
    3d80:	1a89      	subs	r1, r1, r2
    3d82:	1c05      	adds	r5, r0, #0
    3d84:	46e2      	mov	sl, ip
    3d86:	e684      	b.n	3a92 <__aeabi_dsub+0x11e>
    3d88:	4892      	ldr	r0, [pc, #584]	; (3fd4 <__aeabi_dsub+0x660>)
    3d8a:	4285      	cmp	r5, r0
    3d8c:	d000      	beq.n	3d90 <__aeabi_dsub+0x41c>
    3d8e:	e6d1      	b.n	3b34 <__aeabi_dsub+0x1c0>
    3d90:	e620      	b.n	39d4 <__aeabi_dsub+0x60>
    3d92:	2700      	movs	r7, #0
    3d94:	e790      	b.n	3cb8 <__aeabi_dsub+0x344>
    3d96:	2300      	movs	r3, #0
    3d98:	e79f      	b.n	3cda <__aeabi_dsub+0x366>
    3d9a:	1c08      	adds	r0, r1, #0
    3d9c:	4320      	orrs	r0, r4
    3d9e:	2d00      	cmp	r5, #0
    3da0:	d000      	beq.n	3da4 <__aeabi_dsub+0x430>
    3da2:	e0c2      	b.n	3f2a <__aeabi_dsub+0x5b6>
    3da4:	2800      	cmp	r0, #0
    3da6:	d100      	bne.n	3daa <__aeabi_dsub+0x436>
    3da8:	e0ef      	b.n	3f8a <__aeabi_dsub+0x616>
    3daa:	4658      	mov	r0, fp
    3dac:	4318      	orrs	r0, r3
    3dae:	d100      	bne.n	3db2 <__aeabi_dsub+0x43e>
    3db0:	e610      	b.n	39d4 <__aeabi_dsub+0x60>
    3db2:	4658      	mov	r0, fp
    3db4:	1902      	adds	r2, r0, r4
    3db6:	42a2      	cmp	r2, r4
    3db8:	41a4      	sbcs	r4, r4
    3dba:	4264      	negs	r4, r4
    3dbc:	1859      	adds	r1, r3, r1
    3dbe:	1909      	adds	r1, r1, r4
    3dc0:	1c14      	adds	r4, r2, #0
    3dc2:	020a      	lsls	r2, r1, #8
    3dc4:	d400      	bmi.n	3dc8 <__aeabi_dsub+0x454>
    3dc6:	e605      	b.n	39d4 <__aeabi_dsub+0x60>
    3dc8:	4b83      	ldr	r3, [pc, #524]	; (3fd8 <__aeabi_dsub+0x664>)
    3dca:	2501      	movs	r5, #1
    3dcc:	4019      	ands	r1, r3
    3dce:	e601      	b.n	39d4 <__aeabi_dsub+0x60>
    3dd0:	1c08      	adds	r0, r1, #0
    3dd2:	4320      	orrs	r0, r4
    3dd4:	2d00      	cmp	r5, #0
    3dd6:	d138      	bne.n	3e4a <__aeabi_dsub+0x4d6>
    3dd8:	2800      	cmp	r0, #0
    3dda:	d16f      	bne.n	3ebc <__aeabi_dsub+0x548>
    3ddc:	4659      	mov	r1, fp
    3dde:	4319      	orrs	r1, r3
    3de0:	d003      	beq.n	3dea <__aeabi_dsub+0x476>
    3de2:	1c19      	adds	r1, r3, #0
    3de4:	465c      	mov	r4, fp
    3de6:	46e2      	mov	sl, ip
    3de8:	e5f4      	b.n	39d4 <__aeabi_dsub+0x60>
    3dea:	2700      	movs	r7, #0
    3dec:	2100      	movs	r1, #0
    3dee:	2400      	movs	r4, #0
    3df0:	e681      	b.n	3af6 <__aeabi_dsub+0x182>
    3df2:	4660      	mov	r0, ip
    3df4:	3820      	subs	r0, #32
    3df6:	1c1a      	adds	r2, r3, #0
    3df8:	40c2      	lsrs	r2, r0
    3dfa:	4666      	mov	r6, ip
    3dfc:	1c10      	adds	r0, r2, #0
    3dfe:	2e20      	cmp	r6, #32
    3e00:	d100      	bne.n	3e04 <__aeabi_dsub+0x490>
    3e02:	e0aa      	b.n	3f5a <__aeabi_dsub+0x5e6>
    3e04:	2240      	movs	r2, #64	; 0x40
    3e06:	1b92      	subs	r2, r2, r6
    3e08:	4093      	lsls	r3, r2
    3e0a:	465a      	mov	r2, fp
    3e0c:	431a      	orrs	r2, r3
    3e0e:	1e53      	subs	r3, r2, #1
    3e10:	419a      	sbcs	r2, r3
    3e12:	4302      	orrs	r2, r0
    3e14:	2300      	movs	r3, #0
    3e16:	e6a8      	b.n	3b6a <__aeabi_dsub+0x1f6>
    3e18:	4d6e      	ldr	r5, [pc, #440]	; (3fd4 <__aeabi_dsub+0x660>)
    3e1a:	42a8      	cmp	r0, r5
    3e1c:	d000      	beq.n	3e20 <__aeabi_dsub+0x4ac>
    3e1e:	e773      	b.n	3d08 <__aeabi_dsub+0x394>
    3e20:	1c19      	adds	r1, r3, #0
    3e22:	465c      	mov	r4, fp
    3e24:	1c05      	adds	r5, r0, #0
    3e26:	46e2      	mov	sl, ip
    3e28:	e5d4      	b.n	39d4 <__aeabi_dsub+0x60>
    3e2a:	2d00      	cmp	r5, #0
    3e2c:	d122      	bne.n	3e74 <__aeabi_dsub+0x500>
    3e2e:	1c0d      	adds	r5, r1, #0
    3e30:	4325      	orrs	r5, r4
    3e32:	d076      	beq.n	3f22 <__aeabi_dsub+0x5ae>
    3e34:	43d5      	mvns	r5, r2
    3e36:	2d00      	cmp	r5, #0
    3e38:	d170      	bne.n	3f1c <__aeabi_dsub+0x5a8>
    3e3a:	445c      	add	r4, fp
    3e3c:	455c      	cmp	r4, fp
    3e3e:	4192      	sbcs	r2, r2
    3e40:	1859      	adds	r1, r3, r1
    3e42:	4252      	negs	r2, r2
    3e44:	1889      	adds	r1, r1, r2
    3e46:	1c05      	adds	r5, r0, #0
    3e48:	e696      	b.n	3b78 <__aeabi_dsub+0x204>
    3e4a:	2800      	cmp	r0, #0
    3e4c:	d14c      	bne.n	3ee8 <__aeabi_dsub+0x574>
    3e4e:	4659      	mov	r1, fp
    3e50:	4319      	orrs	r1, r3
    3e52:	d100      	bne.n	3e56 <__aeabi_dsub+0x4e2>
    3e54:	e64a      	b.n	3aec <__aeabi_dsub+0x178>
    3e56:	1c19      	adds	r1, r3, #0
    3e58:	465c      	mov	r4, fp
    3e5a:	46e2      	mov	sl, ip
    3e5c:	4d5d      	ldr	r5, [pc, #372]	; (3fd4 <__aeabi_dsub+0x660>)
    3e5e:	e5b9      	b.n	39d4 <__aeabi_dsub+0x60>
    3e60:	430c      	orrs	r4, r1
    3e62:	1e61      	subs	r1, r4, #1
    3e64:	418c      	sbcs	r4, r1
    3e66:	b2e4      	uxtb	r4, r4
    3e68:	2100      	movs	r1, #0
    3e6a:	e761      	b.n	3d30 <__aeabi_dsub+0x3bc>
    3e6c:	1c05      	adds	r5, r0, #0
    3e6e:	2100      	movs	r1, #0
    3e70:	2400      	movs	r4, #0
    3e72:	e640      	b.n	3af6 <__aeabi_dsub+0x182>
    3e74:	4d57      	ldr	r5, [pc, #348]	; (3fd4 <__aeabi_dsub+0x660>)
    3e76:	42a8      	cmp	r0, r5
    3e78:	d053      	beq.n	3f22 <__aeabi_dsub+0x5ae>
    3e7a:	4255      	negs	r5, r2
    3e7c:	2280      	movs	r2, #128	; 0x80
    3e7e:	0416      	lsls	r6, r2, #16
    3e80:	4331      	orrs	r1, r6
    3e82:	2d38      	cmp	r5, #56	; 0x38
    3e84:	dc7b      	bgt.n	3f7e <__aeabi_dsub+0x60a>
    3e86:	2d1f      	cmp	r5, #31
    3e88:	dd00      	ble.n	3e8c <__aeabi_dsub+0x518>
    3e8a:	e08c      	b.n	3fa6 <__aeabi_dsub+0x632>
    3e8c:	2220      	movs	r2, #32
    3e8e:	1b56      	subs	r6, r2, r5
    3e90:	1c0a      	adds	r2, r1, #0
    3e92:	46b4      	mov	ip, r6
    3e94:	40b2      	lsls	r2, r6
    3e96:	1c26      	adds	r6, r4, #0
    3e98:	40ee      	lsrs	r6, r5
    3e9a:	4332      	orrs	r2, r6
    3e9c:	4690      	mov	r8, r2
    3e9e:	4662      	mov	r2, ip
    3ea0:	4094      	lsls	r4, r2
    3ea2:	1e66      	subs	r6, r4, #1
    3ea4:	41b4      	sbcs	r4, r6
    3ea6:	4642      	mov	r2, r8
    3ea8:	4314      	orrs	r4, r2
    3eaa:	40e9      	lsrs	r1, r5
    3eac:	445c      	add	r4, fp
    3eae:	455c      	cmp	r4, fp
    3eb0:	4192      	sbcs	r2, r2
    3eb2:	18cb      	adds	r3, r1, r3
    3eb4:	4252      	negs	r2, r2
    3eb6:	1899      	adds	r1, r3, r2
    3eb8:	1c05      	adds	r5, r0, #0
    3eba:	e65d      	b.n	3b78 <__aeabi_dsub+0x204>
    3ebc:	4658      	mov	r0, fp
    3ebe:	4318      	orrs	r0, r3
    3ec0:	d100      	bne.n	3ec4 <__aeabi_dsub+0x550>
    3ec2:	e587      	b.n	39d4 <__aeabi_dsub+0x60>
    3ec4:	465e      	mov	r6, fp
    3ec6:	1ba7      	subs	r7, r4, r6
    3ec8:	42bc      	cmp	r4, r7
    3eca:	4192      	sbcs	r2, r2
    3ecc:	1ac8      	subs	r0, r1, r3
    3ece:	4252      	negs	r2, r2
    3ed0:	1a80      	subs	r0, r0, r2
    3ed2:	0206      	lsls	r6, r0, #8
    3ed4:	d560      	bpl.n	3f98 <__aeabi_dsub+0x624>
    3ed6:	4658      	mov	r0, fp
    3ed8:	1b04      	subs	r4, r0, r4
    3eda:	45a3      	cmp	fp, r4
    3edc:	4192      	sbcs	r2, r2
    3ede:	1a59      	subs	r1, r3, r1
    3ee0:	4252      	negs	r2, r2
    3ee2:	1a89      	subs	r1, r1, r2
    3ee4:	46e2      	mov	sl, ip
    3ee6:	e575      	b.n	39d4 <__aeabi_dsub+0x60>
    3ee8:	4658      	mov	r0, fp
    3eea:	4318      	orrs	r0, r3
    3eec:	d033      	beq.n	3f56 <__aeabi_dsub+0x5e2>
    3eee:	0748      	lsls	r0, r1, #29
    3ef0:	08e4      	lsrs	r4, r4, #3
    3ef2:	4304      	orrs	r4, r0
    3ef4:	2080      	movs	r0, #128	; 0x80
    3ef6:	08c9      	lsrs	r1, r1, #3
    3ef8:	0300      	lsls	r0, r0, #12
    3efa:	4201      	tst	r1, r0
    3efc:	d008      	beq.n	3f10 <__aeabi_dsub+0x59c>
    3efe:	08dd      	lsrs	r5, r3, #3
    3f00:	4205      	tst	r5, r0
    3f02:	d105      	bne.n	3f10 <__aeabi_dsub+0x59c>
    3f04:	4659      	mov	r1, fp
    3f06:	08ca      	lsrs	r2, r1, #3
    3f08:	075c      	lsls	r4, r3, #29
    3f0a:	4314      	orrs	r4, r2
    3f0c:	1c29      	adds	r1, r5, #0
    3f0e:	46e2      	mov	sl, ip
    3f10:	0f63      	lsrs	r3, r4, #29
    3f12:	00c9      	lsls	r1, r1, #3
    3f14:	4319      	orrs	r1, r3
    3f16:	00e4      	lsls	r4, r4, #3
    3f18:	4d2e      	ldr	r5, [pc, #184]	; (3fd4 <__aeabi_dsub+0x660>)
    3f1a:	e55b      	b.n	39d4 <__aeabi_dsub+0x60>
    3f1c:	4a2d      	ldr	r2, [pc, #180]	; (3fd4 <__aeabi_dsub+0x660>)
    3f1e:	4290      	cmp	r0, r2
    3f20:	d1af      	bne.n	3e82 <__aeabi_dsub+0x50e>
    3f22:	1c19      	adds	r1, r3, #0
    3f24:	465c      	mov	r4, fp
    3f26:	1c05      	adds	r5, r0, #0
    3f28:	e554      	b.n	39d4 <__aeabi_dsub+0x60>
    3f2a:	2800      	cmp	r0, #0
    3f2c:	d030      	beq.n	3f90 <__aeabi_dsub+0x61c>
    3f2e:	4658      	mov	r0, fp
    3f30:	4318      	orrs	r0, r3
    3f32:	d010      	beq.n	3f56 <__aeabi_dsub+0x5e2>
    3f34:	2580      	movs	r5, #128	; 0x80
    3f36:	0748      	lsls	r0, r1, #29
    3f38:	08e4      	lsrs	r4, r4, #3
    3f3a:	08c9      	lsrs	r1, r1, #3
    3f3c:	032d      	lsls	r5, r5, #12
    3f3e:	4304      	orrs	r4, r0
    3f40:	4229      	tst	r1, r5
    3f42:	d0e5      	beq.n	3f10 <__aeabi_dsub+0x59c>
    3f44:	08d8      	lsrs	r0, r3, #3
    3f46:	4228      	tst	r0, r5
    3f48:	d1e2      	bne.n	3f10 <__aeabi_dsub+0x59c>
    3f4a:	465d      	mov	r5, fp
    3f4c:	08ea      	lsrs	r2, r5, #3
    3f4e:	075c      	lsls	r4, r3, #29
    3f50:	4314      	orrs	r4, r2
    3f52:	1c01      	adds	r1, r0, #0
    3f54:	e7dc      	b.n	3f10 <__aeabi_dsub+0x59c>
    3f56:	4d1f      	ldr	r5, [pc, #124]	; (3fd4 <__aeabi_dsub+0x660>)
    3f58:	e53c      	b.n	39d4 <__aeabi_dsub+0x60>
    3f5a:	2300      	movs	r3, #0
    3f5c:	e755      	b.n	3e0a <__aeabi_dsub+0x496>
    3f5e:	1c3d      	adds	r5, r7, #0
    3f60:	3d20      	subs	r5, #32
    3f62:	1c0e      	adds	r6, r1, #0
    3f64:	40ee      	lsrs	r6, r5
    3f66:	1c35      	adds	r5, r6, #0
    3f68:	2f20      	cmp	r7, #32
    3f6a:	d02e      	beq.n	3fca <__aeabi_dsub+0x656>
    3f6c:	2640      	movs	r6, #64	; 0x40
    3f6e:	1bf7      	subs	r7, r6, r7
    3f70:	40b9      	lsls	r1, r7
    3f72:	430c      	orrs	r4, r1
    3f74:	1e61      	subs	r1, r4, #1
    3f76:	418c      	sbcs	r4, r1
    3f78:	432c      	orrs	r4, r5
    3f7a:	2100      	movs	r1, #0
    3f7c:	e6d8      	b.n	3d30 <__aeabi_dsub+0x3bc>
    3f7e:	430c      	orrs	r4, r1
    3f80:	1e61      	subs	r1, r4, #1
    3f82:	418c      	sbcs	r4, r1
    3f84:	b2e4      	uxtb	r4, r4
    3f86:	2100      	movs	r1, #0
    3f88:	e790      	b.n	3eac <__aeabi_dsub+0x538>
    3f8a:	1c19      	adds	r1, r3, #0
    3f8c:	465c      	mov	r4, fp
    3f8e:	e521      	b.n	39d4 <__aeabi_dsub+0x60>
    3f90:	1c19      	adds	r1, r3, #0
    3f92:	465c      	mov	r4, fp
    3f94:	4d0f      	ldr	r5, [pc, #60]	; (3fd4 <__aeabi_dsub+0x660>)
    3f96:	e51d      	b.n	39d4 <__aeabi_dsub+0x60>
    3f98:	1c03      	adds	r3, r0, #0
    3f9a:	433b      	orrs	r3, r7
    3f9c:	d100      	bne.n	3fa0 <__aeabi_dsub+0x62c>
    3f9e:	e724      	b.n	3dea <__aeabi_dsub+0x476>
    3fa0:	1c01      	adds	r1, r0, #0
    3fa2:	1c3c      	adds	r4, r7, #0
    3fa4:	e516      	b.n	39d4 <__aeabi_dsub+0x60>
    3fa6:	2620      	movs	r6, #32
    3fa8:	4276      	negs	r6, r6
    3faa:	1976      	adds	r6, r6, r5
    3fac:	1c0a      	adds	r2, r1, #0
    3fae:	40f2      	lsrs	r2, r6
    3fb0:	4690      	mov	r8, r2
    3fb2:	2d20      	cmp	r5, #32
    3fb4:	d00b      	beq.n	3fce <__aeabi_dsub+0x65a>
    3fb6:	2640      	movs	r6, #64	; 0x40
    3fb8:	1b75      	subs	r5, r6, r5
    3fba:	40a9      	lsls	r1, r5
    3fbc:	430c      	orrs	r4, r1
    3fbe:	1e61      	subs	r1, r4, #1
    3fc0:	418c      	sbcs	r4, r1
    3fc2:	4645      	mov	r5, r8
    3fc4:	432c      	orrs	r4, r5
    3fc6:	2100      	movs	r1, #0
    3fc8:	e770      	b.n	3eac <__aeabi_dsub+0x538>
    3fca:	2100      	movs	r1, #0
    3fcc:	e7d1      	b.n	3f72 <__aeabi_dsub+0x5fe>
    3fce:	2100      	movs	r1, #0
    3fd0:	e7f4      	b.n	3fbc <__aeabi_dsub+0x648>
    3fd2:	46c0      	nop			; (mov r8, r8)
    3fd4:	000007ff 	.word	0x000007ff
    3fd8:	ff7fffff 	.word	0xff7fffff

00003fdc <__aeabi_d2iz>:
    3fdc:	b570      	push	{r4, r5, r6, lr}
    3fde:	1c0b      	adds	r3, r1, #0
    3fe0:	4c12      	ldr	r4, [pc, #72]	; (402c <__aeabi_d2iz+0x50>)
    3fe2:	0309      	lsls	r1, r1, #12
    3fe4:	0b0e      	lsrs	r6, r1, #12
    3fe6:	0059      	lsls	r1, r3, #1
    3fe8:	1c02      	adds	r2, r0, #0
    3fea:	0d49      	lsrs	r1, r1, #21
    3fec:	0fdd      	lsrs	r5, r3, #31
    3fee:	2000      	movs	r0, #0
    3ff0:	42a1      	cmp	r1, r4
    3ff2:	dd11      	ble.n	4018 <__aeabi_d2iz+0x3c>
    3ff4:	480e      	ldr	r0, [pc, #56]	; (4030 <__aeabi_d2iz+0x54>)
    3ff6:	4281      	cmp	r1, r0
    3ff8:	dc0f      	bgt.n	401a <__aeabi_d2iz+0x3e>
    3ffa:	2080      	movs	r0, #128	; 0x80
    3ffc:	0340      	lsls	r0, r0, #13
    3ffe:	4306      	orrs	r6, r0
    4000:	480c      	ldr	r0, [pc, #48]	; (4034 <__aeabi_d2iz+0x58>)
    4002:	1a40      	subs	r0, r0, r1
    4004:	281f      	cmp	r0, #31
    4006:	dd0b      	ble.n	4020 <__aeabi_d2iz+0x44>
    4008:	4a0b      	ldr	r2, [pc, #44]	; (4038 <__aeabi_d2iz+0x5c>)
    400a:	1a52      	subs	r2, r2, r1
    400c:	40d6      	lsrs	r6, r2
    400e:	1c32      	adds	r2, r6, #0
    4010:	4250      	negs	r0, r2
    4012:	2d00      	cmp	r5, #0
    4014:	d100      	bne.n	4018 <__aeabi_d2iz+0x3c>
    4016:	1c10      	adds	r0, r2, #0
    4018:	bd70      	pop	{r4, r5, r6, pc}
    401a:	4b08      	ldr	r3, [pc, #32]	; (403c <__aeabi_d2iz+0x60>)
    401c:	18e8      	adds	r0, r5, r3
    401e:	e7fb      	b.n	4018 <__aeabi_d2iz+0x3c>
    4020:	4b07      	ldr	r3, [pc, #28]	; (4040 <__aeabi_d2iz+0x64>)
    4022:	40c2      	lsrs	r2, r0
    4024:	18c9      	adds	r1, r1, r3
    4026:	408e      	lsls	r6, r1
    4028:	4332      	orrs	r2, r6
    402a:	e7f1      	b.n	4010 <__aeabi_d2iz+0x34>
    402c:	000003fe 	.word	0x000003fe
    4030:	0000041d 	.word	0x0000041d
    4034:	00000433 	.word	0x00000433
    4038:	00000413 	.word	0x00000413
    403c:	7fffffff 	.word	0x7fffffff
    4040:	fffffbed 	.word	0xfffffbed

00004044 <__aeabi_i2d>:
    4044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4046:	1e04      	subs	r4, r0, #0
    4048:	d031      	beq.n	40ae <__aeabi_i2d+0x6a>
    404a:	0fc7      	lsrs	r7, r0, #31
    404c:	d000      	beq.n	4050 <__aeabi_i2d+0xc>
    404e:	4244      	negs	r4, r0
    4050:	1c20      	adds	r0, r4, #0
    4052:	f000 f869 	bl	4128 <__clzsi2>
    4056:	4d18      	ldr	r5, [pc, #96]	; (40b8 <__aeabi_i2d+0x74>)
    4058:	1a2d      	subs	r5, r5, r0
    405a:	280a      	cmp	r0, #10
    405c:	dd19      	ble.n	4092 <__aeabi_i2d+0x4e>
    405e:	380b      	subs	r0, #11
    4060:	4084      	lsls	r4, r0
    4062:	0324      	lsls	r4, r4, #12
    4064:	056d      	lsls	r5, r5, #21
    4066:	0b24      	lsrs	r4, r4, #12
    4068:	0d6d      	lsrs	r5, r5, #21
    406a:	1c3a      	adds	r2, r7, #0
    406c:	2600      	movs	r6, #0
    406e:	2000      	movs	r0, #0
    4070:	2100      	movs	r1, #0
    4072:	0d0b      	lsrs	r3, r1, #20
    4074:	0324      	lsls	r4, r4, #12
    4076:	0b24      	lsrs	r4, r4, #12
    4078:	051b      	lsls	r3, r3, #20
    407a:	4323      	orrs	r3, r4
    407c:	4c0f      	ldr	r4, [pc, #60]	; (40bc <__aeabi_i2d+0x78>)
    407e:	052d      	lsls	r5, r5, #20
    4080:	401c      	ands	r4, r3
    4082:	432c      	orrs	r4, r5
    4084:	0064      	lsls	r4, r4, #1
    4086:	0864      	lsrs	r4, r4, #1
    4088:	07d3      	lsls	r3, r2, #31
    408a:	1c21      	adds	r1, r4, #0
    408c:	1c30      	adds	r0, r6, #0
    408e:	4319      	orrs	r1, r3
    4090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4092:	1c06      	adds	r6, r0, #0
    4094:	3615      	adds	r6, #21
    4096:	1c23      	adds	r3, r4, #0
    4098:	40b3      	lsls	r3, r6
    409a:	1c1e      	adds	r6, r3, #0
    409c:	230b      	movs	r3, #11
    409e:	1a18      	subs	r0, r3, r0
    40a0:	40c4      	lsrs	r4, r0
    40a2:	0324      	lsls	r4, r4, #12
    40a4:	056d      	lsls	r5, r5, #21
    40a6:	0b24      	lsrs	r4, r4, #12
    40a8:	0d6d      	lsrs	r5, r5, #21
    40aa:	1c3a      	adds	r2, r7, #0
    40ac:	e7df      	b.n	406e <__aeabi_i2d+0x2a>
    40ae:	2200      	movs	r2, #0
    40b0:	2500      	movs	r5, #0
    40b2:	2400      	movs	r4, #0
    40b4:	2600      	movs	r6, #0
    40b6:	e7da      	b.n	406e <__aeabi_i2d+0x2a>
    40b8:	0000041e 	.word	0x0000041e
    40bc:	800fffff 	.word	0x800fffff

000040c0 <__aeabi_ui2d>:
    40c0:	b510      	push	{r4, lr}
    40c2:	1e04      	subs	r4, r0, #0
    40c4:	d028      	beq.n	4118 <__aeabi_ui2d+0x58>
    40c6:	f000 f82f 	bl	4128 <__clzsi2>
    40ca:	4a15      	ldr	r2, [pc, #84]	; (4120 <__aeabi_ui2d+0x60>)
    40cc:	1a12      	subs	r2, r2, r0
    40ce:	280a      	cmp	r0, #10
    40d0:	dd15      	ble.n	40fe <__aeabi_ui2d+0x3e>
    40d2:	380b      	subs	r0, #11
    40d4:	4084      	lsls	r4, r0
    40d6:	0324      	lsls	r4, r4, #12
    40d8:	0552      	lsls	r2, r2, #21
    40da:	0b24      	lsrs	r4, r4, #12
    40dc:	0d52      	lsrs	r2, r2, #21
    40de:	2300      	movs	r3, #0
    40e0:	2000      	movs	r0, #0
    40e2:	2100      	movs	r1, #0
    40e4:	0324      	lsls	r4, r4, #12
    40e6:	1c18      	adds	r0, r3, #0
    40e8:	0d0b      	lsrs	r3, r1, #20
    40ea:	0b24      	lsrs	r4, r4, #12
    40ec:	051b      	lsls	r3, r3, #20
    40ee:	4323      	orrs	r3, r4
    40f0:	4c0c      	ldr	r4, [pc, #48]	; (4124 <__aeabi_ui2d+0x64>)
    40f2:	0512      	lsls	r2, r2, #20
    40f4:	401c      	ands	r4, r3
    40f6:	4314      	orrs	r4, r2
    40f8:	0064      	lsls	r4, r4, #1
    40fa:	0861      	lsrs	r1, r4, #1
    40fc:	bd10      	pop	{r4, pc}
    40fe:	1c03      	adds	r3, r0, #0
    4100:	3315      	adds	r3, #21
    4102:	1c21      	adds	r1, r4, #0
    4104:	4099      	lsls	r1, r3
    4106:	1c0b      	adds	r3, r1, #0
    4108:	210b      	movs	r1, #11
    410a:	1a08      	subs	r0, r1, r0
    410c:	40c4      	lsrs	r4, r0
    410e:	0324      	lsls	r4, r4, #12
    4110:	0552      	lsls	r2, r2, #21
    4112:	0b24      	lsrs	r4, r4, #12
    4114:	0d52      	lsrs	r2, r2, #21
    4116:	e7e3      	b.n	40e0 <__aeabi_ui2d+0x20>
    4118:	2200      	movs	r2, #0
    411a:	2400      	movs	r4, #0
    411c:	2300      	movs	r3, #0
    411e:	e7df      	b.n	40e0 <__aeabi_ui2d+0x20>
    4120:	0000041e 	.word	0x0000041e
    4124:	800fffff 	.word	0x800fffff

00004128 <__clzsi2>:
    4128:	211c      	movs	r1, #28
    412a:	2301      	movs	r3, #1
    412c:	041b      	lsls	r3, r3, #16
    412e:	4298      	cmp	r0, r3
    4130:	d301      	bcc.n	4136 <__clzsi2+0xe>
    4132:	0c00      	lsrs	r0, r0, #16
    4134:	3910      	subs	r1, #16
    4136:	0a1b      	lsrs	r3, r3, #8
    4138:	4298      	cmp	r0, r3
    413a:	d301      	bcc.n	4140 <__clzsi2+0x18>
    413c:	0a00      	lsrs	r0, r0, #8
    413e:	3908      	subs	r1, #8
    4140:	091b      	lsrs	r3, r3, #4
    4142:	4298      	cmp	r0, r3
    4144:	d301      	bcc.n	414a <__clzsi2+0x22>
    4146:	0900      	lsrs	r0, r0, #4
    4148:	3904      	subs	r1, #4
    414a:	a202      	add	r2, pc, #8	; (adr r2, 4154 <__clzsi2+0x2c>)
    414c:	5c10      	ldrb	r0, [r2, r0]
    414e:	1840      	adds	r0, r0, r1
    4150:	4770      	bx	lr
    4152:	46c0      	nop			; (mov r8, r8)
    4154:	02020304 	.word	0x02020304
    4158:	01010101 	.word	0x01010101
	...
    4164:	000003dc 	.word	0x000003dc
    4168:	0000043c 	.word	0x0000043c
    416c:	0000043c 	.word	0x0000043c
    4170:	000003bc 	.word	0x000003bc
    4174:	000003ce 	.word	0x000003ce
    4178:	000003ea 	.word	0x000003ea
    417c:	000003c0 	.word	0x000003c0
    4180:	000003f8 	.word	0x000003f8
    4184:	0000042c 	.word	0x0000042c
    4188:	0043      	.short	0x0043
    418a:	4e49      	.short	0x4e49
    418c:	6e690046 	.word	0x6e690046
    4190:	414e0066 	.word	0x414e0066
    4194:	616e004e 	.word	0x616e004e
    4198:	0030006e 	.word	0x0030006e
    419c:	69666e49 	.word	0x69666e49
    41a0:	7974696e 	.word	0x7974696e
    41a4:	4e614e00 	.word	0x4e614e00
    41a8:	00000000 	.word	0x00000000

000041ac <__sf_fake_stdin>:
	...

000041cc <__sf_fake_stdout>:
	...

000041ec <__sf_fake_stderr>:
	...
    420c:	49534f50 002e0058 00000000              POSIX.......

00004218 <__mprec_tens>:
    4218:	00000000 3ff00000 00000000 40240000     .......?......$@
    4228:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    4238:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    4248:	00000000 412e8480 00000000 416312d0     .......A......cA
    4258:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    4268:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    4278:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    4288:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    4298:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    42a8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    42b8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    42c8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    42d8:	79d99db4 44ea7843                       ...yCx.D

000042e0 <__mprec_bigtens>:
    42e0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    42f0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    4300:	7f73bf3c 75154fdd                       <.s..O.u

00004308 <p05.5281>:
    4308:	00000005 00000019 0000007d 00002d68     ........}...h-..
    4318:	00002d04 00002d4c 00002c32 00002d4c     .-..L-..2,..L-..
    4328:	00002d40 00002d4c 00002c32 00002d04     @-..L-..2,...-..
    4338:	00002d04 00002d40 00002c32 00002c28     .-..@-..2,..(,..
    4348:	00002c28 00002c28 00002f8c 00003638     (,..(,.../..86..
    4358:	00003826 00003826 00003618 00003502     &8..&8...6...5..
    4368:	00003502 0000360a 00003618 00003502     .5...6...6...5..
    4378:	0000360a 00003502 00003618 00003500     .6...5...6...5..
    4388:	00003500 00003500 0000382e              .5...5...8..

00004394 <_init>:
    4394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4396:	46c0      	nop			; (mov r8, r8)
    4398:	bcf8      	pop	{r3, r4, r5, r6, r7}
    439a:	bc08      	pop	{r3}
    439c:	469e      	mov	lr, r3
    439e:	4770      	bx	lr

000043a0 <__init_array_start>:
    43a0:	000000d9 	.word	0x000000d9

000043a4 <_fini>:
    43a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43a6:	46c0      	nop			; (mov r8, r8)
    43a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    43aa:	bc08      	pop	{r3}
    43ac:	469e      	mov	lr, r3
    43ae:	4770      	bx	lr

000043b0 <__fini_array_start>:
    43b0:	000000b1 	.word	0x000000b1
