DMA4_CCR,FUNC_0
DMA4_CCR_BLOCK_SYNC,FUNC_1
DMA4_CCR_DST_ADDRESS_MODE,FUNC_2
DMA4_CCR_FRAME_SYNC,FUNC_3
DMA4_CCR_READ_PRIORITY,FUNC_4
DMA4_CCR_SRC_ADDRESS_MODE,FUNC_5
DMA4_CCR_SYNC_TRIGGER,FUNC_6
DMA4_CCR_WRITE_PRIORITY,FUNC_7
DMA4_CICR_MISALIGNED_ADRS_ERR_IE,VAR_0
DMA4_CICR_SECURE_ERR_IE,VAR_1
DMA4_CICR_SUPERVISOR_ERR_IE,VAR_2
DMA4_CICR_TRANS_ERR_IE,VAR_3
DMA4_COLOR,FUNC_8
DMA4_CSDP_DATA_TYPE,FUNC_9
DMA4_CSDP_DST_BURST_MODE,FUNC_10
DMA4_CSDP_DST_ENDIANISM,FUNC_11
DMA4_CSDP_DST_PACKED,FUNC_12
DMA4_CSDP_SRC_BURST_MODE,FUNC_13
DMA4_CSDP_SRC_ENDIANISM,FUNC_14
DMA4_CSDP_SRC_PACKED,FUNC_15
DMA4_CSDP_WRITE_MODE,FUNC_16
EINVAL,VAR_4
ENOMEM,VAR_5
NUM_DMA_CHANNELS,VAR_6
TI_SDMA_LOCK,FUNC_17
TI_SDMA_UNLOCK,FUNC_18
ti_sdma_sc,VAR_7
ti_sdma_write_4,FUNC_19
ti_sdma_activate_channel,FUNC_20
ch,VAR_8
callback,VAR_9
ch,VAR_10
status,VAR_11
data,VAR_12
data,VAR_13
sc,VAR_14
channel,VAR_15
addr,VAR_16
i,VAR_17
