Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 17:26:44 2021
| Host         : DESKTOP-SGG39FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TP4_P1_wrapper_timing_summary_routed.rpt -pb TP4_P1_wrapper_timing_summary_routed.pb -rpx TP4_P1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TP4_P1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.096        0.000                      0                  361        0.187        0.000                      0                  361        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.096        0.000                      0                  361        0.187        0.000                      0                  361        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Pulse_clk_gen_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_min_ls_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.316ns (29.639%)  route 3.124ns (70.361%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.723     5.326    Pulse_clk_gen_1Hz/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  Pulse_clk_gen_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Pulse_clk_gen_1Hz/pulse_reg/Q
                         net (fo=7, routed)           1.143     6.924    Displays_counter/s_pulse
    SLICE_X88Y84         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Displays_counter/s_sec_ls[3]_i_4/O
                         net (fo=10, routed)          0.785     7.859    Displays_counter/s_sec_ls_reg[0]_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.213 f  Displays_counter/s_min_ls[3]_i_3/O
                         net (fo=6, routed)           0.714     8.928    State_machine/s_min_ls_reg[3]
    SLICE_X86Y86         LUT5 (Prop_lut5_I0_O)        0.356     9.284 r  State_machine/s_min_ls[3]_i_1/O
                         net (fo=4, routed)           0.482     9.766    Displays_counter/s_min_ls_reg[3]_0[0]
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.607    15.030    Displays_counter/clk_IBUF_BUFG
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[0]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y85         FDRE (Setup_fdre_C_CE)      -0.408    14.861    Displays_counter/s_min_ls_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Pulse_clk_gen_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_min_ls_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.316ns (29.639%)  route 3.124ns (70.361%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.723     5.326    Pulse_clk_gen_1Hz/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  Pulse_clk_gen_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Pulse_clk_gen_1Hz/pulse_reg/Q
                         net (fo=7, routed)           1.143     6.924    Displays_counter/s_pulse
    SLICE_X88Y84         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Displays_counter/s_sec_ls[3]_i_4/O
                         net (fo=10, routed)          0.785     7.859    Displays_counter/s_sec_ls_reg[0]_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.213 f  Displays_counter/s_min_ls[3]_i_3/O
                         net (fo=6, routed)           0.714     8.928    State_machine/s_min_ls_reg[3]
    SLICE_X86Y86         LUT5 (Prop_lut5_I0_O)        0.356     9.284 r  State_machine/s_min_ls[3]_i_1/O
                         net (fo=4, routed)           0.482     9.766    Displays_counter/s_min_ls_reg[3]_0[0]
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.607    15.030    Displays_counter/clk_IBUF_BUFG
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[3]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X89Y85         FDRE (Setup_fdre_C_CE)      -0.408    14.861    Displays_counter/s_min_ls_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Pulse_clk_gen_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_min_ls_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.316ns (30.214%)  route 3.040ns (69.786%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.723     5.326    Pulse_clk_gen_1Hz/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  Pulse_clk_gen_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Pulse_clk_gen_1Hz/pulse_reg/Q
                         net (fo=7, routed)           1.143     6.924    Displays_counter/s_pulse
    SLICE_X88Y84         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Displays_counter/s_sec_ls[3]_i_4/O
                         net (fo=10, routed)          0.785     7.859    Displays_counter/s_sec_ls_reg[0]_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.213 f  Displays_counter/s_min_ls[3]_i_3/O
                         net (fo=6, routed)           0.714     8.928    State_machine/s_min_ls_reg[3]
    SLICE_X86Y86         LUT5 (Prop_lut5_I0_O)        0.356     9.284 r  State_machine/s_min_ls[3]_i_1/O
                         net (fo=4, routed)           0.398     9.681    Displays_counter/s_min_ls_reg[3]_0[0]
    SLICE_X86Y86         FDRE                                         r  Displays_counter/s_min_ls_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.607    15.030    Displays_counter/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  Displays_counter/s_min_ls_reg[1]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X86Y86         FDRE (Setup_fdre_C_CE)      -0.408    14.861    Displays_counter/s_min_ls_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Pulse_clk_gen_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_min_ls_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.316ns (30.214%)  route 3.040ns (69.786%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.723     5.326    Pulse_clk_gen_1Hz/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  Pulse_clk_gen_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Pulse_clk_gen_1Hz/pulse_reg/Q
                         net (fo=7, routed)           1.143     6.924    Displays_counter/s_pulse
    SLICE_X88Y84         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Displays_counter/s_sec_ls[3]_i_4/O
                         net (fo=10, routed)          0.785     7.859    Displays_counter/s_sec_ls_reg[0]_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.213 f  Displays_counter/s_min_ls[3]_i_3/O
                         net (fo=6, routed)           0.714     8.928    State_machine/s_min_ls_reg[3]
    SLICE_X86Y86         LUT5 (Prop_lut5_I0_O)        0.356     9.284 r  State_machine/s_min_ls[3]_i_1/O
                         net (fo=4, routed)           0.398     9.681    Displays_counter/s_min_ls_reg[3]_0[0]
    SLICE_X86Y86         FDRE                                         r  Displays_counter/s_min_ls_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.607    15.030    Displays_counter/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  Displays_counter/s_min_ls_reg[2]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X86Y86         FDRE (Setup_fdre_C_CE)      -0.408    14.861    Displays_counter/s_min_ls_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.056ns (24.229%)  route 3.302ns (75.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.527     9.357    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X82Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.683 r  Generator_clk_2Hz/s_cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.683    Generator_clk_2Hz/s_cnt[19]
    SLICE_X82Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.031    15.298    Generator_clk_2Hz/s_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.086ns (24.747%)  route 3.302ns (75.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.527     9.357    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X82Y85         LUT4 (Prop_lut4_I0_O)        0.356     9.713 r  Generator_clk_2Hz/s_cnt[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.713    Generator_clk_2Hz/s_cnt[20]
    SLICE_X82Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.075    15.342    Generator_clk_2Hz/s_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.056ns (24.285%)  route 3.292ns (75.715%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.517     9.347    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.673 r  Generator_clk_2Hz/s_cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.673    Generator_clk_2Hz/s_cnt[23]
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.079    15.346    Generator_clk_2Hz/s_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.088ns (24.838%)  route 3.292ns (75.162%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.517     9.347    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.358     9.705 r  Generator_clk_2Hz/s_cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.705    Generator_clk_2Hz/s_cnt[24]
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.118    15.385    Generator_clk_2Hz/s_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.056ns (24.391%)  route 3.273ns (75.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.498     9.328    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.654 r  Generator_clk_2Hz/s_cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.654    Generator_clk_2Hz/s_cnt[22]
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.079    15.346    Generator_clk_2Hz/s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 Generator_clk_2Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Generator_clk_2Hz/s_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.085ns (24.894%)  route 3.273ns (75.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.722     5.325    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  Generator_clk_2Hz/s_cnt_reg[0]/Q
                         net (fo=4, routed)           0.981     6.761    Generator_clk_2Hz/s_cnt_reg_n_0_[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  Generator_clk_2Hz/s_cnt[25]_i_5/O
                         net (fo=1, routed)           0.795     7.680    Generator_clk_2Hz/s_cnt[25]_i_5_n_0
    SLICE_X82Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.830 r  Generator_clk_2Hz/s_cnt[25]_i_2/O
                         net (fo=26, routed)          1.498     9.328    Generator_clk_2Hz/s_cnt[25]_i_2_n_0
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.355     9.683 r  Generator_clk_2Hz/s_cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.683    Generator_clk_2Hz/s_cnt[25]
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.605    15.028    Generator_clk_2Hz/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  Generator_clk_2Hz/s_cnt_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.118    15.385    Generator_clk_2Hz/s_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Debouncer_btnC/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnC/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.598     1.517    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Debouncer_btnC/s_debounceCnt_reg[0]/Q
                         net (fo=5, routed)           0.134     1.792    Debouncer_btnC/s_debounceCnt_reg_n_0_[0]
    SLICE_X80Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  Debouncer_btnC/s_pulsedOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    Debouncer_btnC/s_pulsedOut_i_1__0_n_0
    SLICE_X80Y86         FDRE                                         r  Debouncer_btnC/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.869     2.034    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X80Y86         FDRE                                         r  Debouncer_btnC/s_pulsedOut_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.120     1.650    Debouncer_btnC/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Displays_counter/s_min_ls_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_min_ls_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.568%)  route 0.132ns (41.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.603     1.522    Displays_counter/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  Displays_counter/s_min_ls_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Displays_counter/s_min_ls_reg[2]/Q
                         net (fo=8, routed)           0.132     1.795    Displays_counter/Q[2]
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  Displays_counter/s_min_ls[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    Displays_counter/s_min_ls[0]_i_1_n_0
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.874     2.039    Displays_counter/clk_IBUF_BUFG
    SLICE_X89Y85         FDRE                                         r  Displays_counter/s_min_ls_reg[0]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X89Y85         FDRE (Hold_fdre_C_D)         0.092     1.629    Displays_counter/s_min_ls_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 State_machine/FSM_sequential_pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blink_7seg/yout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.603     1.522    State_machine/clk_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  State_machine/FSM_sequential_pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  State_machine/FSM_sequential_pState_reg[2]/Q
                         net (fo=12, routed)          0.106     1.793    State_machine/pState[2]
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  State_machine/yout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Blink_7seg/yout_reg[2]_1
    SLICE_X85Y87         FDRE                                         r  Blink_7seg/yout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.874     2.039    Blink_7seg/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  Blink_7seg/yout_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091     1.626    Blink_7seg/yout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 s_btnR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnR/s_dirtyIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X78Y79         FDRE                                         r  s_btnR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y79         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  s_btnR_reg/Q
                         net (fo=1, routed)           0.116     1.790    Debouncer_btnR/s_btnR
    SLICE_X78Y79         FDRE                                         r  Debouncer_btnR/s_dirtyIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.861     2.026    Debouncer_btnR/clk_IBUF_BUFG
    SLICE_X78Y79         FDRE                                         r  Debouncer_btnR/s_dirtyIn_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.060     1.570    Debouncer_btnR/s_dirtyIn_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Debouncer_btnC/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnC/s_debounceCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.500%)  route 0.192ns (47.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.599     1.518    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X80Y87         FDRE                                         r  Debouncer_btnC/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  Debouncer_btnC/s_previousIn_reg/Q
                         net (fo=12, routed)          0.192     1.874    Debouncer_btnC/s_previousIn_reg_n_0
    SLICE_X78Y87         LUT2 (Prop_lut2_I1_O)        0.048     1.922 r  Debouncer_btnC/s_debounceCnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    Debouncer_btnC/s_debounceCnt[19]_i_1__0_n_0
    SLICE_X78Y87         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.868     2.033    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X78Y87         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[19]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X78Y87         FDRE (Hold_fdre_C_D)         0.131     1.684    Debouncer_btnC/s_debounceCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Pulse_clk_gen_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays_counter/s_sec_ls_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.601     1.520    Pulse_clk_gen_1Hz/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  Pulse_clk_gen_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Pulse_clk_gen_1Hz/pulse_reg/Q
                         net (fo=7, routed)           0.162     1.823    Displays_counter/s_pulse
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  Displays_counter/s_sec_ls[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Displays_counter/s_sec_ls[2]_i_1_n_0
    SLICE_X87Y84         FDRE                                         r  Displays_counter/s_sec_ls_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.873     2.038    Displays_counter/clk_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  Displays_counter/s_sec_ls_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.091     1.627    Displays_counter/s_sec_ls_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Debouncer_btnR/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnR/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.509    Debouncer_btnR/clk_IBUF_BUFG
    SLICE_X79Y78         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Debouncer_btnR/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.729    Debouncer_btnR/s_debounceCnt_reg_n_0_[3]
    SLICE_X79Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.856 r  Debouncer_btnR/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.856    Debouncer_btnR/s_debounceCnt0[4]
    SLICE_X79Y78         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     2.025    Debouncer_btnR/clk_IBUF_BUFG
    SLICE_X79Y78         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.105     1.614    Debouncer_btnR/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Debouncer_btnC/s_debounceCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnC/s_debounceCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.515    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X79Y86         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Debouncer_btnC/s_debounceCnt_reg[11]/Q
                         net (fo=3, routed)           0.079     1.735    Debouncer_btnC/s_debounceCnt_reg_n_0_[11]
    SLICE_X79Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.862 r  Debouncer_btnC/s_debounceCnt0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.862    Debouncer_btnC/s_debounceCnt0_inferred__0/i__carry__1_n_4
    SLICE_X79Y86         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.867     2.032    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X79Y86         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.105     1.620    Debouncer_btnC/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Debouncer_btnR/s_debounceCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnR/s_debounceCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.511    Debouncer_btnR/clk_IBUF_BUFG
    SLICE_X79Y80         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Debouncer_btnR/s_debounceCnt_reg[11]/Q
                         net (fo=3, routed)           0.079     1.731    Debouncer_btnR/s_debounceCnt_reg_n_0_[11]
    SLICE_X79Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.858 r  Debouncer_btnR/s_debounceCnt0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.858    Debouncer_btnR/s_debounceCnt0[12]
    SLICE_X79Y80         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.027    Debouncer_btnR/clk_IBUF_BUFG
    SLICE_X79Y80         FDRE                                         r  Debouncer_btnR/s_debounceCnt_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.105     1.616    Debouncer_btnR/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Debouncer_btnC/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_btnC/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.515    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X79Y84         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Debouncer_btnC/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.736    Debouncer_btnC/s_debounceCnt_reg_n_0_[3]
    SLICE_X79Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.863 r  Debouncer_btnC/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.863    Debouncer_btnC/s_debounceCnt0_inferred__0/i__carry_n_4
    SLICE_X79Y84         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.866     2.031    Debouncer_btnC/clk_IBUF_BUFG
    SLICE_X79Y84         FDRE                                         r  Debouncer_btnC/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X79Y84         FDRE (Hold_fdre_C_D)         0.105     1.620    Debouncer_btnC/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y87    Blink_7seg/yout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y87    Blink_7seg/yout_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y87    Blink_7seg/yout_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y87    Blink_7seg/yout_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y87    Debouncer_btnC/s_debounceCnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y84    Debouncer_btnC/s_debounceCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y88    Debouncer_btnC/s_debounceCnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y87    Debouncer_btnC/s_debounceCnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y84    Debouncer_btnC/s_debounceCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Displays_counter/s_min_ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Displays_counter/s_min_ms_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Displays_counter/s_min_ms_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Displays_counter/s_min_ms_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    Displays_counter/s_sec_ls_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    Display_controller/s_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    Display_controller/s_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    Display_controller/s_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    Displays_counter/s_led_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    Displays_counter/s_min_ls_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    Blink_7seg/yout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    Blink_7seg/yout_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    Debouncer_btnC/s_debounceCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    Debouncer_btnC/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y85    Debouncer_btnC/s_debounceCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y85    Debouncer_btnC/s_debounceCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y85    Debouncer_btnC/s_debounceCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y85    Debouncer_btnC/s_debounceCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y86    Debouncer_btnC/s_debounceCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y78    Debouncer_btnR/s_debounceCnt_reg[0]/C



