

================================================================
== Vivado HLS Report for 'calc_0'
================================================================
* Date:           Tue Apr 14 20:08:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        calc_0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.22 ns | 1.622 ns |   0.60 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        10|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      157|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       60|     48|     6320|     5002|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      705|    -|
|Register             |        0|      -|     1644|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       60|     48|     7964|     5896|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        4|      1|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+-----+
    |calc_0_control_s_axi_U                    |calc_0_control_s_axi                  |        0|      0|   290|   488|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9   |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U12  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U13  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U14  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U15  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16  |calc_0_fmul_32ns_32ns_32_7_max_dsp_1  |        0|      3|   200|    84|    0|
    |calc_0_gmem0_m_axi_U                      |calc_0_gmem0_m_axi                    |       30|      0|  1415|  1585|    0|
    |calc_0_gmem1_m_axi_U                      |calc_0_gmem1_m_axi                    |       30|      0|  1415|  1585|    0|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+-----+
    |Total                                     |                                      |       60|     48|  6320|  5002|    0|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_1_fu_320_p2               |     +    |      0|  0|  29|          29|          12|
    |add_ln22_2_fu_389_p2               |     +    |      0|  0|  17|          17|           1|
    |add_ln22_3_fu_408_p2               |     +    |      0|  0|  29|          29|           1|
    |add_ln22_fu_305_p2                 |     +    |      0|  0|  28|          28|           2|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state150                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state82_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_1_fu_403_p2              |   icmp   |      0|  0|  20|          29|          29|
    |icmp_ln22_fu_300_p2                |   icmp   |      0|  0|  20|          28|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 157|         168|          54|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  633|        142|    1|        142|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |    9|          2|    1|          2|
    |gmem0_blk_n_AR           |    9|          2|    1|          2|
    |gmem0_blk_n_R            |    9|          2|    1|          2|
    |gmem1_blk_n_AW           |    9|          2|    1|          2|
    |gmem1_blk_n_B            |    9|          2|    1|          2|
    |gmem1_blk_n_W            |    9|          2|    1|          2|
    |indvar_flatten_reg_212   |    9|          2|   29|         58|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  705|        158|   37|        214|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |  141|   0|  141|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |    1|   0|    1|          0|
    |ap_rst_n_inv             |    1|   0|    1|          0|
    |ap_rst_reg_1             |    1|   0|    1|          0|
    |ap_rst_reg_2             |    1|   0|    1|          0|
    |icmp_ln22_1_reg_801      |    1|   0|    1|          0|
    |icmp_ln22_reg_754        |    1|   0|    1|          0|
    |in1_read_reg_742         |   64|   0|   64|          0|
    |indvar_flatten_reg_212   |   29|   0|   29|          0|
    |mul_i0_reg_970           |   32|   0|   32|          0|
    |mul_i10_reg_1025         |   32|   0|   32|          0|
    |mul_i11_reg_1030         |   32|   0|   32|          0|
    |mul_i12_reg_1035         |   32|   0|   32|          0|
    |mul_i13_reg_1040         |   32|   0|   32|          0|
    |mul_i14_reg_1045         |   32|   0|   32|          0|
    |mul_i1_reg_975           |   32|   0|   32|          0|
    |mul_i2_reg_980           |   32|   0|   32|          0|
    |mul_i3_reg_985           |   32|   0|   32|          0|
    |mul_i4_reg_990           |   32|   0|   32|          0|
    |mul_i5_reg_995           |   32|   0|   32|          0|
    |mul_i6_reg_1000          |   32|   0|   32|          0|
    |mul_i7_reg_1005          |   32|   0|   32|          0|
    |mul_i8_reg_1010          |   32|   0|   32|          0|
    |mul_i9_reg_1015          |   32|   0|   32|          0|
    |mul_i_reg_1020           |   32|   0|   32|          0|
    |out_read_reg_737         |   64|   0|   64|          0|
    |scalar_read_reg_717      |   32|   0|   32|          0|
    |tmp_1_reg_758            |   16|   0|   16|          0|
    |tmp_2_reg_763            |   17|   0|   17|          0|
    |tmp_3_reg_796            |   17|   0|   29|         12|
    |tmp_reg_747              |   28|   0|   28|          0|
    |trunc_ln22_1_reg_773     |   58|   0|   58|          0|
    |trunc_ln37_10_reg_865    |   32|   0|   32|          0|
    |trunc_ln37_11_reg_870    |   32|   0|   32|          0|
    |trunc_ln37_12_reg_875    |   32|   0|   32|          0|
    |trunc_ln37_13_reg_880    |   32|   0|   32|          0|
    |trunc_ln37_14_reg_885    |   32|   0|   32|          0|
    |trunc_ln37_1_reg_815     |   32|   0|   32|          0|
    |trunc_ln37_2_reg_820     |   32|   0|   32|          0|
    |trunc_ln37_3_reg_825     |   32|   0|   32|          0|
    |trunc_ln37_4_reg_830     |   32|   0|   32|          0|
    |trunc_ln37_5_reg_835     |   32|   0|   32|          0|
    |trunc_ln37_6_reg_840     |   32|   0|   32|          0|
    |trunc_ln37_7_reg_845     |   32|   0|   32|          0|
    |trunc_ln37_8_reg_850     |   32|   0|   32|          0|
    |trunc_ln37_9_reg_855     |   32|   0|   32|          0|
    |trunc_ln37_reg_810       |   32|   0|   32|          0|
    |trunc_ln37_s_reg_860     |   32|   0|   32|          0|
    |trunc_ln_reg_768         |   58|   0|   58|          0|
    |zext_ln22_reg_778        |   17|   0|   32|         15|
    |icmp_ln22_1_reg_801      |   64|  32|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1644|  32| 1608|         27|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    calc_0    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    calc_0    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    calc_0    | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

