 ==  Bambu executed with: /tmp/.mount_bambu-qnnH34/usr/bin/bambu --use-raw --top-fname=test --compiler=I386_CLANG12 -lm test.ll 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Target technology = FPGA
Function call to compare_float_5_7_fixp inlined in manual_cos_6_fixp
Function call to compare_float_3_9_fixp inlined in manual_cos_6_fixp
Function call to compare_float_4_8_fixp inlined in manual_cos_6_fixp
Function call to compare_float_2_10_fixp inlined in manual_cos_6_fixp
Function call to __int32_to_float64e11m52b_1023nih inlined in test
Function call to __float_mule11m52b_1023nih inlined in test

  Functions to be synthesized:
    __internal_puts
    test
    manual_sin_1_fixp
    manual_cos_6_fixp
    __float_mule8m23b_127nih
    __float32_to_uint32_round_to_zeroe8m23b_127nih


  Memory allocation information:
Warning: This function uses unknown addresses: test
    BRAM bitsize: 64
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 7
    Code has LOADs or STOREs with unaligned accesses
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 7520
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.00 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.00 seconds


  Module allocation information for function __internal_puts:
    Number of complex operations: 4
    Number of complex operations: 4
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of control steps: 7
    Minimum slack: 5.2049999990000027
    Estimated max frequency (MHz): 208.55057347058394
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of states: 5
    Minimum number of cycles: 2
    Maximum number of cycles 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 3
    Minimum slack: 0.80239998200000184
    Estimated max frequency (MHz): 108.72401474764808
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of states: 2
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __internal_puts:
    Number of control steps: 9
    Minimum slack: 4.4674999979999983
    Estimated max frequency (MHz): 180.75011290347933
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __internal_puts:
    Number of states: 9
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Bound operations:27/27
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:65/76
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __internal_puts:
    Bound operations:32/36
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __internal_puts:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Module binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of modules instantiated: 27
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 251
    Estimated area of MUX21: 0
    Total estimated area: 251
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_to_uint32_round_to_zeroe8m23b_127nih: 71
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 76
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 724
    Estimated area of MUX21: 0
    Total estimated area: 724
    Estimated number of DSPs: 2
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 0
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __internal_puts:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __internal_puts:
    Number of modules instantiated: 34
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 299
    Estimated area of MUX21: 69
    Total estimated area: 368
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_puts:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __internal_puts:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __internal_puts: 48

  Module allocation information for function manual_cos_6_fixp:
    Number of complex operations: 54
    Number of complex operations: 54
  Time to perform module allocation: 0.22 seconds


  Scheduling Information of function manual_cos_6_fixp:
    Number of control steps: 37
    Minimum slack: 0.013399992000082905
    Estimated max frequency (MHz): 100.13417972071926
  Time to perform scheduling: 0.10 seconds


  State Transition Graph Information of function manual_cos_6_fixp:
    Number of states: 35
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Easy binding information for function manual_cos_6_fixp:
    Bound operations:212/775
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function manual_cos_6_fixp:
    Number of storage values inserted: 172
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.01 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function manual_cos_6_fixp:
    Register allocation algorithm obtains a sub-optimal result: 170 registers(LB:33)
  Time to perform register binding: 0.03 seconds

  Clique covering computation completed in 0.03 seconds

  Module binding information for function manual_cos_6_fixp:
    Number of modules instantiated: 775
    Number of performance conflicts: 1454
    Estimated resources area (no Muxes and address logic): 6065
    Estimated area of MUX21: 0
    Total estimated area: 6065
    Estimated number of DSPs: 162
  Time to perform module binding: 0.07 seconds


  Register binding information for function manual_cos_6_fixp:
    Register allocation algorithm obtains a sub-optimal result: 170 registers(LB:33)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function manual_cos_6_fixp:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function manual_cos_6_fixp: 4904

  Module allocation information for function manual_sin_1_fixp:
    Number of complex operations: 2
    Number of complex operations: 2
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function manual_sin_1_fixp:
    Number of control steps: 6
    Minimum slack: 1.1102230246251565e-15
    Estimated max frequency (MHz): 100.00000000000001
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function manual_sin_1_fixp:
    Number of states: 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function manual_sin_1_fixp:
    Bound operations:9/11
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function manual_sin_1_fixp:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function manual_sin_1_fixp:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function manual_sin_1_fixp:
    Number of modules instantiated: 11
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 2038
    Estimated area of MUX21: 0
    Total estimated area: 2038
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function manual_sin_1_fixp:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function manual_sin_1_fixp: 64

  Module allocation information for function test:
    Number of complex operations: 30
    Number of complex operations: 30
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function test:
    Number of control steps: 31
    Minimum slack: 8.2156503822261584e-15
    Estimated max frequency (MHz): 100.00000000000009
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function test:
    Number of states: 35
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function test:
    Bound operations:230/343
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function test:
    Number of storage values inserted: 84
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 78 registers(LB:29)
  Time to perform register binding: 0.01 seconds


  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 78 registers(LB:29)
  Time to perform register binding: 0.01 seconds

  Clique covering computation completed in 0.02 seconds

  Module binding information for function test:
    Number of modules instantiated: 333
    Number of performance conflicts: 27
    Estimated resources area (no Muxes and address logic): 19021
    Estimated area of MUX21: 274
    Total estimated area: 19295
    Estimated number of DSPs: 18
  Time to perform module binding: 0.02 seconds


  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 78 registers(LB:29)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function test:
    Number of allocated multiplexers (2-to-1 equivalent): 18
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function test: 1656
[0m