// Seed: 2701028670
module module_0;
  wire id_2;
  assign module_3.id_1   = 0;
  assign module_2.type_0 = 0;
  assign module_1.id_3   = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_3 = 1;
    id_1 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wand id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_2 = id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri0 id_0,
    output supply1 id_1
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
