# vsim UART_RX_tb 
# Start time: 19:04:16 on Oct 05,2022
# Loading work.UART_RX_tb
# Loading work.UART_RX
# Loading work.FSM
# Loading work.Edge_Bit_Counter
# Loading work.Data_Sampling
# Loading work.Parity_Check
# Loading work.Start_Check
# Loading work.Stop_Check
# Loading work.Deserializer
add wave -position insertpoint sim:/UART_RX_tb/*
add wave -position insertpoint  \
sim:/UART_RX_tb/RX1/Counter1/edge_cnt
add wave -position insertpoint  \
sim:/UART_RX_tb/RX1/Counter1/bit_cnt
run -all
# data valid signal is LOW : fail
# P_DATA is 00001111 : success
# ** Note: $stop    : ./UART_RX_tb.v(141)
#    Time: 1127500 ps  Iteration: 0  Instance: /UART_RX_tb
# Break in Module UART_RX_tb at ./UART_RX_tb.v line 141
# End time: 19:05:24 on Oct 05,2022, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
