Analysis & Synthesis report for top
Fri Jun 17 16:22:19 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|rwsdram:rwsdram0|write_state
 11. State Machine - |top|svgactrl:svgactrl0|r.state
 12. State Machine - |top|sdctrl:sdctrl_inst|r.istate
 13. State Machine - |top|sdctrl:sdctrl_inst|r.cmstate
 14. State Machine - |top|sdctrl:sdctrl_inst|r.sdstate
 15. State Machine - |top|sdctrl:sdctrl_inst|r.mstate
 16. State Machine - |top|spear:spear_unit|r.old_memaccess
 17. State Machine - |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.St
 18. State Machine - |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|Rec_State
 19. State Machine - |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Trans_State
 20. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.alusrc2
 21. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.alusrc1
 22. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.carry
 23. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.aluctrl
 24. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.jmpctrl
 25. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.stactrl
 26. State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.memaccess
 27. Registers Protected by Synthesis
 28. Logic Cells Representing Combinational Loops
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated
 36. Source assignments for sdctrl:sdctrl_inst
 37. Source assignments for svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated
 38. Source assignments for svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated
 39. Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0|altsyncram_k1j1:auto_generated
 40. Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1|altsyncram_k1j1:auto_generated
 41. Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2|altsyncram_k1j1:auto_generated
 42. Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated
 43. Source assignments for spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4|altsyncram_1si1:auto_generated
 44. Source assignments for dp_ram:dp_ram0|altsyncram:ram_rtl_5|altsyncram_ssk1:auto_generated
 45. Parameter Settings for User Entity Instance: altera_pll:altera_pll_inst|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: spear:spear_unit
 47. Parameter Settings for User Entity Instance: spear:spear_unit|spear_core:core_unit
 48. Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit
 49. Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram1
 50. Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram2
 51. Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit
 52. Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0
 53. Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1
 54. Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2
 55. Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3
 56. Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit
 57. Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst
 58. Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component
 59. Parameter Settings for User Entity Instance: spear:spear_unit|spear_vectab:vect_unit
 60. Parameter Settings for User Entity Instance: spear:spear_unit|spear_sysc:sysc_unit
 61. Parameter Settings for User Entity Instance: spear:spear_unit|spear_iram:\use_prog_gen:iram_unit
 62. Parameter Settings for User Entity Instance: spear:spear_unit|spear_prog:\use_prog_gen:prog_unit
 63. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit
 64. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit
 65. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram0
 66. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram1
 67. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram2
 68. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram3
 69. Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA:\ena_amba:amba_unit
 70. Parameter Settings for User Entity Instance: ahbctrl:ahb0
 71. Parameter Settings for User Entity Instance: apbctrl:apb_bridge
 72. Parameter Settings for User Entity Instance: sdctrl:sdctrl_inst
 73. Parameter Settings for User Entity Instance: iopadvv:sd_pad
 74. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:31:x0
 75. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:30:x0
 76. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:29:x0
 77. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:28:x0
 78. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:27:x0
 79. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:26:x0
 80. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:25:x0
 81. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:24:x0
 82. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:23:x0
 83. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:22:x0
 84. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:21:x0
 85. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:20:x0
 86. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:19:x0
 87. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:18:x0
 88. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:17:x0
 89. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:16:x0
 90. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:15:x0
 91. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:14:x0
 92. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:13:x0
 93. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:12:x0
 94. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:11:x0
 95. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:10:x0
 96. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:9:x0
 97. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:8:x0
 98. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:7:x0
 99. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:6:x0
100. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:5:x0
101. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:4:x0
102. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:3:x0
103. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:2:x0
104. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:1:x0
105. Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:0:x0
106. Parameter Settings for User Entity Instance: svgactrl:svgactrl0
107. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0
108. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0
109. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0
110. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram
111. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0
112. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0
113. Parameter Settings for User Entity Instance: svgactrl:svgactrl0|ahbmst:ahb_master
114. Parameter Settings for User Entity Instance: rwsdram:rwsdram0
115. Parameter Settings for User Entity Instance: rwsdram:rwsdram0|ahbmst:ahb_master
116. Parameter Settings for User Entity Instance: dp_ram:dp_ram0
117. Parameter Settings for User Entity Instance: ext_Dis7Seg:dis7seg_unit
118. Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0
119. Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1
120. Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2
121. Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3
122. Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4
123. Parameter Settings for Inferred Entity Instance: dp_ram:dp_ram0|altsyncram:ram_rtl_5
124. altpll Parameter Settings by Entity Instance
125. altsyncram Parameter Settings by Entity Instance
126. Port Connectivity Checks: "ext_counter:counter_unit"
127. Port Connectivity Checks: "ext_Dis7Seg:dis7seg_unit"
128. Port Connectivity Checks: "dp_ram:dp_ram0"
129. Port Connectivity Checks: "rwsdram:rwsdram0|ahbmst:ahb_master"
130. Port Connectivity Checks: "rwsdram:rwsdram0"
131. Port Connectivity Checks: "svgactrl:svgactrl0|ahbmst:ahb_master"
132. Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"
133. Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"
134. Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:ram0"
135. Port Connectivity Checks: "svgactrl:svgactrl0"
136. Port Connectivity Checks: "sdctrl:sdctrl_inst"
137. Port Connectivity Checks: "apbctrl:apb_bridge"
138. Port Connectivity Checks: "ahbctrl:ahb0"
139. Port Connectivity Checks: "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0"
140. Port Connectivity Checks: "spear:spear_unit|spear_core:core_unit"
141. Port Connectivity Checks: "spear:spear_unit"
142. Port Connectivity Checks: "altera_pll:altera_pll_inst"
143. Elapsed Time Per Partition
144. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 17 16:22:17 2011          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 17,409                                         ;
;     Total combinational functions  ; 12,901                                         ;
;     Dedicated logic registers      ; 6,605                                          ;
; Total registers                    ; 6605                                           ;
; Total pins                         ; 164                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 35,739,648                                     ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; ../../../VHDL/amba_modules/gaisler/misc/ahbmst.vhd                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/ahbmst.vhd                              ;
; ../../../VHDL/amba_modules/gaisler/misc/svgactrl.vhd                                        ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/svgactrl.vhd                            ;
; ../../../VHDL/common/spear_amba_pkg.vhd                                                     ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/common/spear_amba_pkg.vhd                                         ;
; ../../../VHDL/common/spear_pkg.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/common/spear_pkg.vhd                                              ;
; ../../../VHDL/spear2_core/spear_core_pkg.vhd                                                ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/spear_core_pkg.vhd                                    ;
; ../../../VHDL/spear2_core/altera/boot_rom.vhd                                               ; yes             ; User Wizard-Generated File                            ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/altera/boot_rom.vhd                                   ;
; ../../../VHDL/spear2_core/vectab.vhd                                                        ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/vectab.vhd                                            ;
; ../../../VHDL/spear2_core/byteram.vhd                                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/byteram.vhd                                           ;
; ../../../VHDL/spear2_core/core.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/core.vhd                                              ;
; ../../../VHDL/spear2_core/dram.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/dram.vhd                                              ;
; ../../../VHDL/spear2_core/iram.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/iram.vhd                                              ;
; ../../../VHDL/spear2_core/prog.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/prog.vhd                                              ;
; ../../../VHDL/spear2_core/regf.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/regf.vhd                                              ;
; ../../../VHDL/spear2_core/regfram.vhd                                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/regfram.vhd                                           ;
; ../../../VHDL/spear2_core/spear.vhd                                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/spear.vhd                                             ;
; ../../../VHDL/spear2_core/sysc.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/sysc.vhd                                              ;
; ../../../VHDL/spear2_core/brom.vhd                                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/brom.vhd                                              ;
; ../../../VHDL/spear2_core/rs232.vhd                                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/rs232.vhd                                             ;
; ../../../VHDL/spear2_core/AMBA_AHBMasterStatemachine.vhd                                    ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_AHBMasterStatemachine.vhd                        ;
; ../../../VHDL/spear2_core/AMBA_sharedmem_byteram.vhd                                        ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_sharedmem_byteram.vhd                            ;
; ../../../VHDL/spear2_core/AMBA_sharedmem_dram.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_sharedmem_dram.vhd                               ;
; ../../../VHDL/spear2_core/ext_AMBA_sharedmem.vhd                                            ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/ext_AMBA_sharedmem.vhd                                ;
; ../../../VHDL/spear2_core/ext_AMBA.vhd                                                      ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/ext_AMBA.vhd                                          ;
; ../../../VHDL/ext_modules/ext_dp_ram/ext_dp_ram.vhd                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_dp_ram/ext_dp_ram.vhd                             ;
; ../../../VHDL/ext_modules/ext_dp_ram/pkg_dp_ram.vhd                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_dp_ram/pkg_dp_ram.vhd                             ;
; ../../../VHDL/ext_modules/ext_rwsdram/rwsdram.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_rwsdram/rwsdram.vhd                               ;
; ../../../VHDL/ext_modules/ext_rwsdram/pkg_rwsdram.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_rwsdram/pkg_rwsdram.vhd                           ;
; ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd                           ;
; ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd                                   ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd                       ;
; ../../../VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd                           ;
; ../../../VHDL/ext_modules/ext_counter/pkg_counter.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/pkg_counter.vhd                           ;
; ../../../VHDL/ext_modules/ext_counter/ext_counter_ent.vhd                                   ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/ext_counter_ent.vhd                       ;
; ../../../VHDL/ext_modules/ext_counter/ext_counter.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/ext_counter.vhd                           ;
; ../../../VHDL/amba_modules/grlib/stdlib/stdlib.vhd                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/stdlib/stdlib.vhd                              ;
; ../../../VHDL/amba_modules/grlib/stdlib/version.vhd                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/stdlib/version.vhd                             ;
; ../../../VHDL/amba_modules/grlib/amba/amba.vhd                                              ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/amba.vhd                                  ;
; ../../../VHDL/amba_modules/grlib/amba/devices.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/devices.vhd                               ;
; ../../../VHDL/amba_modules/grlib/amba/apbctrl.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/apbctrl.vhd                               ;
; ../../../VHDL/amba_modules/grlib/amba/ahbctrl.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/ahbctrl.vhd                               ;
; ../../../VHDL/amba_modules/techmap/gencomp/gencomp.vhd                                      ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/gencomp/gencomp.vhd                          ;
; ../../../VHDL/amba_modules/techmap/maps/allpads.vhd                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/allpads.vhd                             ;
; ../../../VHDL/amba_modules/techmap/maps/iopad.vhd                                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/iopad.vhd                               ;
; ../../../VHDL/amba_modules/gaisler/misc/misc.vhd                                            ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/misc.vhd                                ;
; ../../../VHDL/amba_modules/techmap/maps/syncram_2p.vhd                                      ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/syncram_2p.vhd                          ;
; ../../../VHDL/amba_modules/techmap/maps/allmem.vhd                                          ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/allmem.vhd                              ;
; ../../../VHDL/amba_modules/techmap/altera_mf/memory_altera_mf.vhd                           ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/altera_mf/memory_altera_mf.vhd               ;
; ../../../VHDL/amba_modules/gaisler/memctrl/sdctrl.vhd                                       ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/memctrl/sdctrl.vhd                           ;
; ../../../VHDL/amba_modules/gaisler/memctrl/memctrl.vhd                                      ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/memctrl/memctrl.vhd                          ;
; ../VHDL/altera_pll.vhd                                                                      ; yes             ; User Wizard-Generated File                            ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd                                ;
; ../VHDL/top_pkg.vhd                                                                         ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/top_pkg.vhd                                   ;
; ../VHDL/top.vhd                                                                             ; yes             ; User VHDL File                                        ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd                                       ;
; altpll.tdf                                                                                  ; yes             ; Megafunction                                          ; /opt/altera-quartus-10.1sp1/quartus/libraries/megafunctions/altpll.tdf                                       ;
; db/altpll_e5j2.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_e5j2.tdf                         ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                          ; /opt/altera-quartus-10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; db/altsyncram_p6b1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_p6b1.tdf                     ;
; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/bootloader/spear32-bootloader.hex ; yes             ; Auto-Found Memory Initialization File                 ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/bootloader/spear32-bootloader.hex                  ;
; db/altsyncram_3br.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_3br.tdf                      ;
; db/altsyncram_j8r.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_j8r.tdf                      ;
; db/altsyncram_k1j1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_k1j1.tdf                     ;
; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ;
; db/decode_msa.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/decode_msa.tdf                          ;
; db/mux_6nb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/mux_6nb.tdf                             ;
; db/altsyncram_1si1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_1si1.tdf                     ;
; db/top.ram0_spear_iram_6fafe7ab.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/top.ram0_spear_iram_6fafe7ab.hdl.mif    ;
; db/decode_rsa.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/decode_rsa.tdf                          ;
; db/mux_qob.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/mux_qob.tdf                             ;
; db/altsyncram_ssk1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altsyncram_ssk1.tdf                     ;
; db/top.ram0_dp_ram_64a672b5.hdl.mif                                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/top.ram0_dp_ram_64a672b5.hdl.mif        ;
; db/decode_20b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/decode_20b.tdf                          ;
; db/mux_vrb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/quartus/db/mux_vrb.tdf                             ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 17,409                                                                               ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 12901                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 10575                                                                                ;
;     -- 3 input functions                    ; 1479                                                                                 ;
;     -- <=2 input functions                  ; 847                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 12182                                                                                ;
;     -- arithmetic mode                      ; 719                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 6605                                                                                 ;
;     -- Dedicated logic registers            ; 6605                                                                                 ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 164                                                                                  ;
; Total memory bits                           ; 35739648                                                                             ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; altera_pll:altera_pll_inst|altpll:altpll_component|altpll_e5j2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 11032                                                                                ;
; Total fan-out                               ; 137603                                                                               ;
; Average fan-out                             ; 5.66                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                        ; 12901 (6)         ; 6605 (1)     ; 35739648    ; 0            ; 0       ; 0         ; 164  ; 0            ; |top                                                                                                                                                              ;              ;
;    |ahbctrl:ahb0|                                           ; 289 (289)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ahbctrl:ahb0                                                                                                                                                 ;              ;
;    |altera_pll:altera_pll_inst|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altera_pll:altera_pll_inst                                                                                                                                   ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altera_pll:altera_pll_inst|altpll:altpll_component                                                                                                           ;              ;
;          |altpll_e5j2:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altera_pll:altera_pll_inst|altpll:altpll_component|altpll_e5j2:auto_generated                                                                                ;              ;
;    |apbctrl:apb_bridge|                                     ; 148 (148)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|apbctrl:apb_bridge                                                                                                                                           ;              ;
;    |dp_ram:dp_ram0|                                         ; 3330 (0)          ; 7 (0)        ; 33554432    ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp_ram:dp_ram0                                                                                                                                               ;              ;
;       |altsyncram:ram_rtl_5|                                ; 3330 (0)          ; 7 (0)        ; 33554432    ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp_ram:dp_ram0|altsyncram:ram_rtl_5                                                                                                                          ;              ;
;          |altsyncram_ssk1:auto_generated|                   ; 3330 (0)          ; 7 (7)        ; 33554432    ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp_ram:dp_ram0|altsyncram:ram_rtl_5|altsyncram_ssk1:auto_generated                                                                                           ;              ;
;             |mux_vrb:mux3|                                  ; 3330 (3330)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp_ram:dp_ram0|altsyncram:ram_rtl_5|altsyncram_ssk1:auto_generated|mux_vrb:mux3                                                                              ;              ;
;    |ext_Dis7Seg:dis7seg_unit|                               ; 143 (143)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ext_Dis7Seg:dis7seg_unit                                                                                                                                     ;              ;
;    |ext_counter:counter_unit|                               ; 140 (140)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ext_counter:counter_unit                                                                                                                                     ;              ;
;    |rwsdram:rwsdram0|                                       ; 182 (180)         ; 116 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rwsdram:rwsdram0                                                                                                                                             ;              ;
;       |ahbmst:ahb_master|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rwsdram:rwsdram0|ahbmst:ahb_master                                                                                                                           ;              ;
;    |sdctrl:sdctrl_inst|                                     ; 367 (367)         ; 237 (237)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdctrl:sdctrl_inst                                                                                                                                           ;              ;
;    |spear:spear_unit|                                       ; 7561 (536)        ; 5470 (38)    ; 2162688     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit                                                                                                                                             ;              ;
;       |ext_AMBA:\ena_amba:amba_unit|                        ; 862 (605)         ; 441 (371)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit                                                                                                                ;              ;
;          |AMBA_AHBMasterStatemachine:ASM_0|                 ; 257 (257)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0                                                                               ;              ;
;       |ext_AMBA_sharedmem:\ena_amba:ambadram_unit|          ; 1680 (55)         ; 2080 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit                                                                                                  ;              ;
;          |AMBA_sharedmem_dram:dram_unit|                    ; 1625 (9)          ; 2080 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit                                                                    ;              ;
;             |AMBA_sharedmem_byteram:\ramcfg:ram2|           ; 400 (400)         ; 520 (520)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram2                                ;              ;
;             |AMBA_sharedmem_byteram:\ramcfg:ram3|           ; 400 (400)         ; 520 (520)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram3                                ;              ;
;             |AMBA_sharedmem_byteram:ram0|                   ; 400 (400)         ; 520 (520)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram0                                        ;              ;
;             |AMBA_sharedmem_byteram:ram1|                   ; 416 (416)         ; 520 (520)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram1                                        ;              ;
;       |ext_miniUART:ext_miniUART_unit|                      ; 314 (102)         ; 212 (76)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit                                                                                                              ;              ;
;          |miniUART_BRG:miniUART_BRG_unit|                   ; 62 (62)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit                                                                               ;              ;
;          |miniUART_busdriver:miniUART_busdriver_unit|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_busdriver:miniUART_busdriver_unit                                                                   ;              ;
;          |miniUART_control:miniUART_control_unit|           ; 23 (23)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit                                                                       ;              ;
;          |miniUART_receiver:miniUART_receiver_unit|         ; 77 (77)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit                                                                     ;              ;
;          |miniUART_transmitter:miniUART_transmitter_unit|   ; 44 (44)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit                                                               ;              ;
;       |spear_brom:brom_unit|                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_brom:brom_unit                                                                                                                        ;              ;
;          |altera_boot_rom:\altera_gen:boot_rom_inst|        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst                                                                              ;              ;
;             |altsyncram:\use_brom_hex:altsyncram_component| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component                                ;              ;
;                |altsyncram_p6b1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated ;              ;
;       |spear_core:core_unit|                                ; 2008 (2008)       ; 272 (272)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_core:core_unit                                                                                                                        ;              ;
;       |spear_dram:dram_unit|                                ; 27 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit                                                                                                                        ;              ;
;          |spear_byteram:ram0|                               ; 13 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0                                                                                                     ;              ;
;             |altsyncram:ram_rtl_3|                          ; 13 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3                                                                                ;              ;
;                |altsyncram_k1j1:auto_generated|             ; 13 (0)            ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated                                                 ;              ;
;                   |decode_msa:decode2|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated|decode_msa:decode2                              ;              ;
;                   |mux_6nb:mux3|                            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated|mux_6nb:mux3                                    ;              ;
;          |spear_byteram:ram1|                               ; 6 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1                                                                                                     ;              ;
;             |altsyncram:ram_rtl_2|                          ; 6 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2                                                                                ;              ;
;                |altsyncram_k1j1:auto_generated|             ; 6 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2|altsyncram_k1j1:auto_generated                                                 ;              ;
;                   |decode_msa:decode2|                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2|altsyncram_k1j1:auto_generated|decode_msa:decode2                              ;              ;
;          |spear_byteram:ram2|                               ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2                                                                                                     ;              ;
;             |altsyncram:ram_rtl_1|                          ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1                                                                                ;              ;
;                |altsyncram_k1j1:auto_generated|             ; 4 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1|altsyncram_k1j1:auto_generated                                                 ;              ;
;                   |decode_msa:decode2|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1|altsyncram_k1j1:auto_generated|decode_msa:decode2                              ;              ;
;          |spear_byteram:ram3|                               ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3                                                                                                     ;              ;
;             |altsyncram:ram_rtl_0|                          ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0                                                                                ;              ;
;                |altsyncram_k1j1:auto_generated|             ; 4 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0|altsyncram_k1j1:auto_generated                                                 ;              ;
;                   |decode_msa:decode2|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0|altsyncram_k1j1:auto_generated|decode_msa:decode2                              ;              ;
;       |spear_iram:\use_prog_gen:iram_unit|                  ; 12 (0)            ; 3 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_iram:\use_prog_gen:iram_unit                                                                                                          ;              ;
;          |altsyncram:ram_rtl_4|                             ; 12 (0)            ; 3 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4                                                                                     ;              ;
;             |altsyncram_1si1:auto_generated|                ; 12 (0)            ; 3 (3)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4|altsyncram_1si1:auto_generated                                                      ;              ;
;                |decode_rsa:decode2|                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4|altsyncram_1si1:auto_generated|decode_rsa:decode2                                   ;              ;
;       |spear_prog:\use_prog_gen:prog_unit|                  ; 153 (153)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_prog:\use_prog_gen:prog_unit                                                                                                          ;              ;
;       |spear_regf:regf_unit|                                ; 672 (0)           ; 1088 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_regf:regf_unit                                                                                                                        ;              ;
;          |spear_regfram:ram1|                               ; 320 (320)         ; 544 (544)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram1                                                                                                     ;              ;
;          |spear_regfram:ram2|                               ; 352 (352)         ; 544 (544)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram2                                                                                                     ;              ;
;       |spear_sysc:sysc_unit|                                ; 557 (557)         ; 205 (205)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_sysc:sysc_unit                                                                                                                        ;              ;
;       |spear_vectab:vect_unit|                              ; 740 (740)         ; 1056 (1056)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spear:spear_unit|spear_vectab:vect_unit                                                                                                                      ;              ;
;    |svgactrl:svgactrl0|                                     ; 735 (723)         ; 418 (416)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0                                                                                                                                           ;              ;
;       |ahbmst:ahb_master|                                   ; 12 (12)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|ahbmst:ahb_master                                                                                                                         ;              ;
;       |syncram_2p:clutram|                                  ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:clutram                                                                                                                        ;              ;
;          |altera_syncram_dp:\alt:x0|                        ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0                                                                                              ;              ;
;             |altsyncram:u0|                                 ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                ;              ;
;                |altsyncram_j8r:auto_generated|              ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated                                                  ;              ;
;       |syncram_2p:ram0|                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:ram0                                                                                                                           ;              ;
;          |altera_syncram_dp:\alt:x0|                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0                                                                                                 ;              ;
;             |altsyncram:u0|                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                   ;              ;
;                |altsyncram_3br:auto_generated|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated                                                     ;              ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+--------------------------------------------+
; Name                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size     ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+--------------------------------------------+
; dp_ram:dp_ram0|altsyncram:ram_rtl_5|altsyncram_ssk1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 1048576      ; 32           ; 1048576      ; 32           ; 33554432 ; db/top.ram0_dp_ram_64a672b5.hdl.mif        ;
; spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536    ; ../bootloader/spear32-bootloader.hex       ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144   ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2|altsyncram_k1j1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144   ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1|altsyncram_k1j1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144   ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0|altsyncram_k1j1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144   ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4|altsyncram_1si1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576  ; db/top.ram0_spear_iram_6fafe7ab.hdl.mif    ;
; svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144     ; None                                       ;
; svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated|ALTSYNCRAM                                                     ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768    ; None                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 10.1    ; N/A          ; N/A          ; |top|altera_pll:altera_pll_inst                                                      ; /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst ; /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/altera/boot_rom.vhd    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|rwsdram:rwsdram0|write_state                                                                                      ;
+----------------------------+----------------------------+---------------------------+-------------------------+------------------------+
; Name                       ; write_state.DATA_OUT_STATE ; write_state.ADR_ASS_STATE ; write_state.READY_STATE ; write_state.INIT_STATE ;
+----------------------------+----------------------------+---------------------------+-------------------------+------------------------+
; write_state.INIT_STATE     ; 0                          ; 0                         ; 0                       ; 0                      ;
; write_state.READY_STATE    ; 0                          ; 0                         ; 1                       ; 1                      ;
; write_state.ADR_ASS_STATE  ; 0                          ; 1                         ; 0                       ; 1                      ;
; write_state.DATA_OUT_STATE ; 1                          ; 0                         ; 0                       ; 1                      ;
+----------------------------+----------------------------+---------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |top|svgactrl:svgactrl0|r.state                             ;
+---------------------+---------------+---------------------+-----------------+
; Name                ; r.state.reset ; r.state.not_running ; r.state.running ;
+---------------------+---------------+---------------------+-----------------+
; r.state.running     ; 0             ; 0                   ; 0               ;
; r.state.not_running ; 0             ; 1                   ; 1               ;
; r.state.reset       ; 1             ; 0                   ; 1               ;
+---------------------+---------------+---------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdctrl:sdctrl_inst|r.istate                                                                   ;
+-----------------+-----------------+----------------+----------------+--------------+--------------+----------------+
; Name            ; r.istate.finish ; r.istate.emode ; r.istate.lmode ; r.istate.ref ; r.istate.pre ; r.istate.iidle ;
+-----------------+-----------------+----------------+----------------+--------------+--------------+----------------+
; r.istate.iidle  ; 0               ; 0              ; 0              ; 0            ; 0            ; 0              ;
; r.istate.pre    ; 0               ; 0              ; 0              ; 0            ; 1            ; 1              ;
; r.istate.ref    ; 0               ; 0              ; 0              ; 1            ; 0            ; 1              ;
; r.istate.lmode  ; 0               ; 0              ; 1              ; 0            ; 0            ; 1              ;
; r.istate.emode  ; 0               ; 1              ; 0              ; 0            ; 0            ; 1              ;
; r.istate.finish ; 1               ; 0              ; 0              ; 0            ; 0            ; 1              ;
+-----------------+-----------------+----------------+----------------+--------------+--------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|sdctrl:sdctrl_inst|r.cmstate                          ;
+-------------------+-------------------+------------------+-----------------+
; Name              ; r.cmstate.leadout ; r.cmstate.active ; r.cmstate.midle ;
+-------------------+-------------------+------------------+-----------------+
; r.cmstate.midle   ; 0                 ; 0                ; 0               ;
; r.cmstate.active  ; 0                 ; 1                ; 1               ;
; r.cmstate.leadout ; 1                 ; 0                ; 1               ;
+-------------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdctrl:sdctrl_inst|r.sdstate                                                                                                                                                                                                                                                                                                    ;
+-----------------+---------------+--------------+----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+----------------+----------------+
; Name            ; r.sdstate.dpd ; r.sdstate.pd ; r.sdstate.sref ; r.sdstate.sidle ; r.sdstate.wr5 ; r.sdstate.wr4 ; r.sdstate.wr3 ; r.sdstate.wr2 ; r.sdstate.wr1 ; r.sdstate.rd8 ; r.sdstate.rd7 ; r.sdstate.rd6 ; r.sdstate.rd5 ; r.sdstate.rd4 ; r.sdstate.rd3 ; r.sdstate.rd2 ; r.sdstate.rd1 ; r.sdstate.act3 ; r.sdstate.act2 ; r.sdstate.act1 ;
+-----------------+---------------+--------------+----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+----------------+----------------+
; r.sdstate.act1  ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 0              ;
; r.sdstate.act2  ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 1              ; 1              ;
; r.sdstate.act3  ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1              ; 0              ; 1              ;
; r.sdstate.rd1   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ; 0              ; 1              ;
; r.sdstate.rd2   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd3   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd4   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd5   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd6   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd7   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd8   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr1   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr2   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr3   ; 0             ; 0            ; 0              ; 0               ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr4   ; 0             ; 0            ; 0              ; 0               ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr5   ; 0             ; 0            ; 0              ; 0               ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.sidle ; 0             ; 0            ; 0              ; 1               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.sref  ; 0             ; 0            ; 1              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.pd    ; 0             ; 1            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.dpd   ; 1             ; 0            ; 0              ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0              ; 1              ;
+-----------------+---------------+--------------+----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |top|sdctrl:sdctrl_inst|r.mstate                       ;
+------------------+------------------+-----------------+----------------+
; Name             ; r.mstate.leadout ; r.mstate.active ; r.mstate.midle ;
+------------------+------------------+-----------------+----------------+
; r.mstate.midle   ; 0                ; 0               ; 0              ;
; r.mstate.active  ; 0                ; 1               ; 1              ;
; r.mstate.leadout ; 1                ; 0               ; 1              ;
+------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|r.old_memaccess                                                                                 ;
+-----------------------------+------------------------+-------------------------+------------------------+-----------------------------+
; Name                        ; r.old_memaccess.WORD_A ; r.old_memaccess.HWORD_A ; r.old_memaccess.BYTE_A ; r.old_memaccess.MEM_DISABLE ;
+-----------------------------+------------------------+-------------------------+------------------------+-----------------------------+
; r.old_memaccess.MEM_DISABLE ; 0                      ; 0                       ; 0                      ; 0                           ;
; r.old_memaccess.BYTE_A      ; 0                      ; 0                       ; 1                      ; 1                           ;
; r.old_memaccess.HWORD_A     ; 0                      ; 1                       ; 0                      ; 1                           ;
; r.old_memaccess.WORD_A      ; 1                      ; 0                       ; 0                      ; 1                           ;
+-----------------------------+------------------------+-------------------------+------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.St           ;
+--------------------+-----------------+------------------+-------------+-----------+--------------------+-----------+
; Name               ; r.St.ACTIVE_END ; r.St.ACTIVE_NEXT ; r.St.ACTIVE ; r.St.HOLD ; r.St.DEFAULTMASTER ; r.St.IDLE ;
+--------------------+-----------------+------------------+-------------+-----------+--------------------+-----------+
; r.St.IDLE          ; 0               ; 0                ; 0           ; 0         ; 0                  ; 0         ;
; r.St.DEFAULTMASTER ; 0               ; 0                ; 0           ; 0         ; 1                  ; 1         ;
; r.St.HOLD          ; 0               ; 0                ; 0           ; 1         ; 0                  ; 1         ;
; r.St.ACTIVE        ; 0               ; 0                ; 1           ; 0         ; 0                  ; 1         ;
; r.St.ACTIVE_NEXT   ; 0               ; 1                ; 0           ; 0         ; 0                  ; 1         ;
; r.St.ACTIVE_END    ; 1               ; 0                ; 0           ; 0         ; 0                  ; 1         ;
+--------------------+-----------------+------------------+-------------+-----------+--------------------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|Rec_State ;
+-------------------------------+---------------------+-------------------------------+-----------------------------------+
; Name                          ; Rec_State.RECEIVE_S ; Rec_State.STARTBITDETECTION_S ; Rec_State.DISABLE_S               ;
+-------------------------------+---------------------+-------------------------------+-----------------------------------+
; Rec_State.DISABLE_S           ; 0                   ; 0                             ; 0                                 ;
; Rec_State.STARTBITDETECTION_S ; 0                   ; 1                             ; 1                                 ;
; Rec_State.RECEIVE_S           ; 1                   ; 0                             ; 1                                 ;
+-------------------------------+---------------------+-------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Trans_State ;
+----------------------+--------------------+----------------------+--------------------+-----------------------------------------+
; Name                 ; Trans_State.STOP_S ; Trans_State.PARITY_S ; Trans_State.DATA_S ; Trans_State.START_S                     ;
+----------------------+--------------------+----------------------+--------------------+-----------------------------------------+
; Trans_State.START_S  ; 0                  ; 0                    ; 0                  ; 0                                       ;
; Trans_State.DATA_S   ; 0                  ; 0                    ; 1                  ; 1                                       ;
; Trans_State.PARITY_S ; 0                  ; 1                    ; 0                  ; 1                                       ;
; Trans_State.STOP_S   ; 1                  ; 0                    ; 0                  ; 1                                       ;
+----------------------+--------------------+----------------------+--------------------+-----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.alusrc2                                       ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; r.d.alusrc2.DEC_SRC ; r.d.alusrc2.WB_SRC ; r.d.alusrc2.EXE_SRC ; r.d.alusrc2.REGF_SRC ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; r.d.alusrc2.REGF_SRC ; 0                   ; 0                  ; 0                   ; 0                    ;
; r.d.alusrc2.EXE_SRC  ; 0                   ; 0                  ; 1                   ; 1                    ;
; r.d.alusrc2.WB_SRC   ; 0                   ; 1                  ; 0                   ; 1                    ;
; r.d.alusrc2.DEC_SRC  ; 1                   ; 0                  ; 0                   ; 1                    ;
+----------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.alusrc1                                       ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; r.d.alusrc1.DEC_SRC ; r.d.alusrc1.WB_SRC ; r.d.alusrc1.EXE_SRC ; r.d.alusrc1.REGF_SRC ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; r.d.alusrc1.REGF_SRC ; 0                   ; 0                  ; 0                   ; 0                    ;
; r.d.alusrc1.EXE_SRC  ; 0                   ; 0                  ; 1                   ; 1                    ;
; r.d.alusrc1.WB_SRC   ; 0                   ; 1                  ; 0                   ; 1                    ;
; r.d.alusrc1.DEC_SRC  ; 1                   ; 0                  ; 0                   ; 1                    ;
+----------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.carry                                                                     ;
+-----------------------------+----------------------------+-----------------------------+----------------------------+---------------------------+
; Name                        ; r.d.decfix.carry.CARRY_ONE ; r.d.decfix.carry.CARRY_ZERO ; r.d.decfix.carry.CARRY_NOT ; r.d.decfix.carry.CARRY_IN ;
+-----------------------------+----------------------------+-----------------------------+----------------------------+---------------------------+
; r.d.decfix.carry.CARRY_IN   ; 0                          ; 0                           ; 0                          ; 0                         ;
; r.d.decfix.carry.CARRY_NOT  ; 0                          ; 0                           ; 1                          ; 1                         ;
; r.d.decfix.carry.CARRY_ZERO ; 0                          ; 1                           ; 0                          ; 1                         ;
; r.d.decfix.carry.CARRY_ONE  ; 1                          ; 0                           ; 0                          ; 1                         ;
+-----------------------------+----------------------------+-----------------------------+----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.aluctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------------+---------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------------+---------------------------+-------------------------+
; Name                       ; r.d.dec.aluctrl.ALU_BYPEXC ; r.d.dec.aluctrl.ALU_BYPR2 ; r.d.dec.aluctrl.ALU_BYPR1 ; r.d.dec.aluctrl.ALU_RRC ; r.d.dec.aluctrl.ALU_SRA ; r.d.dec.aluctrl.ALU_SR ; r.d.dec.aluctrl.ALU_SL ; r.d.dec.aluctrl.ALU_NEG ; r.d.dec.aluctrl.ALU_NOT ; r.d.dec.aluctrl.ALU_CMPLT ; r.d.dec.aluctrl.ALU_CMPGT ; r.d.dec.aluctrl.ALU_CMPULT ; r.d.dec.aluctrl.ALU_CMPUGT ; r.d.dec.aluctrl.ALU_CMPEQ ; r.d.dec.aluctrl.ALU_SUB ; r.d.dec.aluctrl.ALU_ADD ; r.d.dec.aluctrl.ALU_EOR ; r.d.dec.aluctrl.ALU_OR ; r.d.dec.aluctrl.ALU_AND ; r.d.dec.aluctrl.ALU_LDHI ; r.d.dec.aluctrl.ALU_LDLIU ; r.d.dec.aluctrl.ALU_NOP ;
+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------------+---------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------------+---------------------------+-------------------------+
; r.d.dec.aluctrl.ALU_NOP    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 0                       ;
; r.d.dec.aluctrl.ALU_LDLIU  ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 1                         ; 1                       ;
; r.d.dec.aluctrl.ALU_LDHI   ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 1                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_AND    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 1                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_OR     ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 1                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_EOR    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 1                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_ADD    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 1                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_SUB    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 1                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_CMPEQ  ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 1                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_CMPUGT ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 1                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_CMPULT ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 1                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_CMPGT  ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 1                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_CMPLT  ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 1                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_NOT    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 1                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_NEG    ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 1                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_SL     ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 1                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_SR     ; 0                          ; 0                         ; 0                         ; 0                       ; 0                       ; 1                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_SRA    ; 0                          ; 0                         ; 0                         ; 0                       ; 1                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_RRC    ; 0                          ; 0                         ; 0                         ; 1                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_BYPR1  ; 0                          ; 0                         ; 1                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_BYPR2  ; 0                          ; 1                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
; r.d.dec.aluctrl.ALU_BYPEXC ; 1                          ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                          ; 0                          ; 0                         ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                        ; 0                         ; 1                       ;
+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------------+---------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------------+---------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.jmpctrl                               ;
+--------------------------+--------------------------+--------------------------+-------------------------+
; Name                     ; r.d.dec.jmpctrl.SAVE_EXC ; r.d.dec.jmpctrl.SAVE_JMP ; r.d.dec.jmpctrl.NO_SAVE ;
+--------------------------+--------------------------+--------------------------+-------------------------+
; r.d.dec.jmpctrl.NO_SAVE  ; 0                        ; 0                        ; 0                       ;
; r.d.dec.jmpctrl.SAVE_JMP ; 0                        ; 1                        ; 1                       ;
; r.d.dec.jmpctrl.SAVE_EXC ; 1                        ; 0                        ; 1                       ;
+--------------------------+--------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.stactrl                                                         ;
+--------------------------+-------------------------+-------------------------+--------------------------+--------------------------+
; Name                     ; r.d.dec.stactrl.REST_SR ; r.d.dec.stactrl.SAVE_SR ; r.d.dec.stactrl.SET_COND ; r.d.dec.stactrl.SET_FLAG ;
+--------------------------+-------------------------+-------------------------+--------------------------+--------------------------+
; r.d.dec.stactrl.SET_FLAG ; 0                       ; 0                       ; 0                        ; 0                        ;
; r.d.dec.stactrl.SET_COND ; 0                       ; 0                       ; 1                        ; 1                        ;
; r.d.dec.stactrl.SAVE_SR  ; 0                       ; 1                       ; 0                        ; 1                        ;
; r.d.dec.stactrl.REST_SR  ; 1                       ; 0                       ; 0                        ; 1                        ;
+--------------------------+-------------------------+-------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spear:spear_unit|spear_core:core_unit|r.d.dec.memaccess                                                                    ;
+-------------------------------+--------------------------+---------------------------+--------------------------+-------------------------------+
; Name                          ; r.d.dec.memaccess.WORD_A ; r.d.dec.memaccess.HWORD_A ; r.d.dec.memaccess.BYTE_A ; r.d.dec.memaccess.MEM_DISABLE ;
+-------------------------------+--------------------------+---------------------------+--------------------------+-------------------------------+
; r.d.dec.memaccess.MEM_DISABLE ; 0                        ; 0                         ; 0                        ; 0                             ;
; r.d.dec.memaccess.BYTE_A      ; 0                        ; 0                         ; 1                        ; 1                             ;
; r.d.dec.memaccess.HWORD_A     ; 0                        ; 1                         ; 0                        ; 1                             ;
; r.d.dec.memaccess.WORD_A      ; 1                        ; 0                         ; 0                        ; 1                             ;
+-------------------------------+--------------------------+---------------------------+--------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                               ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdctrl:sdctrl_inst|rbdrive[0]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[1]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[2]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[3]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[4]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[5]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[6]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[7]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[8]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[9]  ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[10] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[11] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[12] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[13] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[14] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[15] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[16] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[17] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[18] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[19] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[20] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[21] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[22] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[23] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[24] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[25] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[26] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[27] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[28] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[29] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[30] ; yes                                                              ; yes                                        ;
; sdctrl:sdctrl_inst|rbdrive[31] ; yes                                                              ; yes                                        ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ahbctrl:ahb0|msti.hgrant[0]~0                          ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; ext_counter:counter_unit|r.ifacereg[0][6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[0][5]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[0][4]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[0][3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[0][2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][7]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][5]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][4]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[1][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][4]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][5]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[1][7]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][4]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][5]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; rwsdram:rwsdram0|red_led_state[0..7,12..17]                                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.haddr[27..29]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.hresp[1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.mobileen[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|BStA_latched.sBADDR[8..31]                                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][2]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][3]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][4]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][5]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][6]                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.A.HLOCK                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[0][6]                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[0][5]                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[1][7]                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[1][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit|UBRS_i[16]                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][0]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][1]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][2]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][3]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][4]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][5]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][6]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[1][7]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[0..7,12]                                                      ; Lost fanout                                                                                                              ;
; rwsdram:rwsdram0|LED_RED[0..7,12..17]                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.mobileen[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.ds[2..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.tcsr[2..3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.pasr[3..5]                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.pmode[0..1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.txsr[0..3]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[1][3]                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.pmode[2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; ext_counter:counter_unit|r.ifacereg[2][3]                                                                          ; Merged with ext_counter:counter_unit|r.ifacereg[0][1]                                                                    ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[0][1]                                                                          ; Merged with ext_Dis7Seg:dis7seg_unit|r.ifacereg[2][3]                                                                    ;
; sdctrl:sdctrl_inst|r.cfg.pasr[1..2]                                                                                ; Merged with sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                               ;
; sdctrl:sdctrl_inst|r.cfg.tcsr[1]                                                                                   ; Merged with sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                               ;
; sdctrl:sdctrl_inst|r.cfg.ds[0]                                                                                     ; Merged with sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                               ;
; sdctrl:sdctrl_inst|r.cfg.tcsr[0]                                                                                   ; Merged with sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                               ;
; sdctrl:sdctrl_inst|r.cfg.pasr[0]                                                                                   ; Merged with sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                               ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[0][1]                                                     ; Merged with spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.ifacereg[2][3]                                               ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|ParBit_old                ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|ParBit              ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TxD_old             ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TxD           ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TransEna_old        ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TransEna      ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TrComp_old          ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TrComp        ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit|EnaRec_old                  ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit|EnaRec                ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit|StartTrans_old              ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit|StartTrans            ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][4]                                               ; Merged with spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][2]                                         ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][6]                                               ; Merged with spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][2]                                         ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][5]                                               ; Merged with spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][3]                                         ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][4]                                                             ; Merged with spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][2]                                                       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][6]                                                             ; Merged with spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][2]                                                       ;
; rwsdram:rwsdram0|red_led_state[9]                                                                                  ; Merged with rwsdram:rwsdram0|red_led_state[8]                                                                            ;
; rwsdram:rwsdram0|write_address[1]                                                                                  ; Merged with rwsdram:rwsdram0|write_address[0]                                                                            ;
; ahbctrl:ahb0|r.hrdatam[27..28,30..31]                                                                              ; Merged with ahbctrl:ahb0|r.hrdatam[25]                                                                                   ;
; ahbctrl:ahb0|r.hrdatam[29]                                                                                         ; Merged with ahbctrl:ahb0|r.hrdatam[26]                                                                                   ;
; ahbctrl:ahb0|r.hrdatam[1..11,15..16,19..23]                                                                        ; Merged with ahbctrl:ahb0|r.hrdatam[0]                                                                                    ;
; ahbctrl:ahb0|r.hrdatam[17..18]                                                                                     ; Merged with ahbctrl:ahb0|r.hrdatam[12]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[30..31]                                                                                     ; Merged with ahbctrl:ahb0|r.hrdatas[29]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[3,19..23,25..27]                                                                            ; Merged with ahbctrl:ahb0|r.hrdatas[18]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[17]                                                                                         ; Merged with ahbctrl:ahb0|r.hrdatas[16]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[15]                                                                                         ; Merged with ahbctrl:ahb0|r.hrdatas[12]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[14]                                                                                         ; Merged with ahbctrl:ahb0|r.hrdatas[13]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[1]                                                                                          ; Merged with ahbctrl:ahb0|r.hrdatas[11]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[6,8]                                                                                        ; Merged with ahbctrl:ahb0|r.hrdatas[10]                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[7,9]                                                                                        ; Merged with ahbctrl:ahb0|r.hrdatas[4]                                                                                    ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][3]                                               ; Merged with spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][2]                                         ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][3]                                                             ; Merged with spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][2]                                                       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][5]                                                             ; Merged with spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][2]                                                       ;
; rwsdram:rwsdram0|red_led_state[11]                                                                                 ; Merged with rwsdram:rwsdram0|red_led_state[10]                                                                           ;
; rwsdram:rwsdram0|write_address[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; rwsdram:rwsdram0|ahbmst:ahb_master|r.retry                                                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; svgactrl:svgactrl0|ahbmst:ahb_master|r.retry                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.cfg.ds[1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.SMCS.lsWAIT                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[0][2]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[0][2]                                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|BStA_latched.sWAIT                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.lB                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; ahbctrl:ahb0|r.hrdatam[0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; ahbctrl:ahb0|r.hrdatas[18]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; ahbctrl:ahb0|r.hmasterlock                                                                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; ahbctrl:ahb0|r.htrans[0]                                                                                           ; Lost fanout                                                                                                              ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.A.HSIZE[2]                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.sdstate.rd8                                                                                   ; Lost fanout                                                                                                              ;
; sdctrl:sdctrl_inst|r.sdstate.pd                                                                                    ; Lost fanout                                                                                                              ;
; sdctrl:sdctrl_inst|r.mstate.leadout                                                                                ; Lost fanout                                                                                                              ;
; spear:spear_unit|r.old_memaccess.MEM_DISABLE                                                                       ; Lost fanout                                                                                                              ;
; spear:spear_unit|r.old_memaccess.WORD_A                                                                            ; Lost fanout                                                                                                              ;
; spear:spear_unit|spear_core:core_unit|r.d.alusrc2.REGF_SRC                                                         ; Lost fanout                                                                                                              ;
; spear:spear_unit|spear_core:core_unit|r.d.alusrc1.REGF_SRC                                                         ; Lost fanout                                                                                                              ;
; spear:spear_unit|spear_core:core_unit|r.d.decfix.carry.CARRY_ZERO                                                  ; Lost fanout                                                                                                              ;
; spear:spear_unit|spear_core:core_unit|r.d.dec.jmpctrl.SAVE_JMP                                                     ; Lost fanout                                                                                                              ;
; sdctrl:sdctrl_inst|r.sdstate.sref                                                                                  ; Merged with sdctrl:sdctrl_inst|r.sdstate.dpd                                                                             ;
; spear:spear_unit|spear_core:core_unit|r.d.dec.stactrl.SAVE_SR                                                      ; Merged with spear:spear_unit|spear_core:core_unit|r.d.dec.jmpctrl.SAVE_EXC                                               ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|StartRecPulse             ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|Rec_State.RECEIVE_S ;
; sdctrl:sdctrl_inst|r.sdstate.dpd                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.istate.emode                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.hresp[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|spear_core:core_unit|r.d.dec.aluctrl.ALU_NOP                                                      ; Lost fanout                                                                                                              ;
; svgactrl:svgactrl0|r.sync_c[2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; svgactrl:svgactrl0|sync_c.s2[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; svgactrl:svgactrl0|sync_c.s3[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; sdctrl:sdctrl_inst|r.startsd                                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[8..31]               ; Lost fanout                                                                                                              ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Trans_State.START_S ; Merged with spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TransEna      ;
; sdctrl:sdctrl_inst|r.idlecnt[0..3]                                                                                 ; Lost fanout                                                                                                              ;
; sdctrl:sdctrl_inst|r.trfc[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; Total Number of Removed Registers = 261                                                                            ;                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                ;
+------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; sdctrl:sdctrl_inst|r.sdstate.dpd                                                         ; Stuck at GND              ; sdctrl:sdctrl_inst|r.hresp[0], sdctrl:sdctrl_inst|r.startsd,                        ;
;                                                                                          ; due to stuck port data_in ; sdctrl:sdctrl_inst|r.idlecnt[3], sdctrl:sdctrl_inst|r.idlecnt[2],                   ;
;                                                                                          ;                           ; sdctrl:sdctrl_inst|r.idlecnt[1], sdctrl:sdctrl_inst|r.idlecnt[0]                    ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|r.SMCS.lsWAIT                              ; Stuck at GND              ; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|BStA_latched.sWAIT,                   ;
;                                                                                          ; due to stuck port data_in ; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.lB ;
; svgactrl:svgactrl0|r.sync_c[2]                                                           ; Stuck at GND              ; svgactrl:svgactrl0|sync_c.s2[2], svgactrl:svgactrl0|sync_c.s3[2]                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[0]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[0]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[1]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[1]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[2]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[2]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[3]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[3]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[4]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[4]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[5]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[5]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[6]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[6]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[7]                                                        ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[7]                                                         ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[12]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[12]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[13]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[13]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[14]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[14]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[15]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[15]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[16]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[16]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; rwsdram:rwsdram0|red_led_state[17]                                                       ; Stuck at GND              ; rwsdram:rwsdram0|LED_RED[17]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; sdctrl:sdctrl_inst|r.cfg.mobileen[1]                                                     ; Stuck at GND              ; sdctrl:sdctrl_inst|r.trfc[3]                                                        ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
; spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.A.HLOCK ; Stuck at GND              ; ahbctrl:ahb0|r.hmasterlock                                                          ;
;                                                                                          ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6605  ;
; Number of registers using Synchronous Clear  ; 799   ;
; Number of registers using Synchronous Load   ; 110   ;
; Number of registers using Asynchronous Clear ; 322   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5454  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit|counter[0]                 ; 3       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|TxD        ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegA                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegG                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegF                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegE                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegD                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegC                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegB                                                              ; 1       ;
; ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegA                                                              ; 1       ;
; sdctrl:sdctrl_inst|r.sdcsn[0]                                                                             ; 4       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[6]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[10] ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[2]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[14] ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[9]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[5]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[1]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[13] ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[8]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[4]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[0]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[12] ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[7]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[11] ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[3]  ; 1       ;
; spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit|Data_i[15] ; 1       ;
; sdctrl:sdctrl_inst|r.sdcsn[1]                                                                             ; 3       ;
; spear:spear_unit|spear_core:core_unit|r.f.pcnt[29]                                                        ; 4       ;
; spear:spear_unit|spear_core:core_unit|r.f.pcnt[30]                                                        ; 4       ;
; spear:spear_unit|spear_core:core_unit|r.f.pcnt[31]                                                        ; 4       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][0]                                                    ; 17      ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][0]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][1]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][2]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][3]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][4]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][5]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][4]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][5]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][6]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][7]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][1]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][2]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[6][3]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][6]                                                    ; 3       ;
; spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[7][7]                                                    ; 3       ;
; spear:spear_unit|spear_core:core_unit|r.f.pcnt[3]                                                         ; 3       ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[4][3]                                                                 ; 2       ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[5][3]                                                                 ; 2       ;
; spear:spear_unit|spear_core:core_unit|r.f.pcnt[0]                                                         ; 3       ;
; ext_Dis7Seg:dis7seg_unit|r.ifacereg[4][0]                                                                 ; 2       ;
; Total number of inverted registers = 196*                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                    ; Type ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[0] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[1] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[2] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[3] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[4] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[5] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[6] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|rdata[7] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[0] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[1] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[2] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[3] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[4] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[5] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[6] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|rdata[7] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[0] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[1] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[2] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[3] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[4] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[5] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[6] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|rdata[7] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[0] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[1] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[2] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[3] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[4] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[5] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[6] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|rdata[7] ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24 ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[0]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[1]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[2]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[3]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[4]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[5]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[6]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[7]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[8]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[9]   ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[10]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[11]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[12]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[13]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[14]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|data_int[15]  ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33      ; RAM  ;
; dp_ram:dp_ram0|data_out2[0]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[1]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[2]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[3]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[4]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[5]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[6]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[7]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[8]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[9]                                       ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[10]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[11]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[12]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[13]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[14]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[15]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[16]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[17]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[18]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[19]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[20]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[21]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[22]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[23]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[24]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[25]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[26]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[27]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[28]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[29]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[30]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
; dp_ram:dp_ram0|data_out2[31]                                      ; dp_ram:dp_ram0|ram~53                                           ; RAM  ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|rwsdram:rwsdram0|write_data[8]                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|ahbctrl:ahb0|r.hmaster[0]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.haddr[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit|overflow[5]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit|overflow[0]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|r.vpolarity                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.datain_clut[12]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|r.sync_w[1]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ahbctrl:ahb0|r.hrdatas[24]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|r.adress[0]                                                                             ;
; 3:1                ; 120 bits  ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |top|spear:spear_unit|r.extdata[14]                                                                             ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|r.ifacereg[7][5]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|apbctrl:apb_bridge|r.pwdata[22]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.pcnt[28]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[7][0]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[6][3]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[5][3]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[4][1]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[3][3]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[2][2]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[1][2]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_data[0][1]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|r.reset                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.int_reg[2][17]                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.int_reg[1][15]                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.int_reg[3][15]                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.int_reg[5][10]                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.int_reg[4][6]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|ext_counter:counter_unit|r.counter[26]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|ext_counter:counter_unit|r.prescaler[1]                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|spear:spear_unit|spear_sysc:sysc_unit|r.ifacereg[1][5]                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|t.hcounter[0]                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|t.vcounter[10]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ahbctrl:ahb0|r.hrdatas[16]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|ExtReg[1][6]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.trfc[0]                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sdctrl:sdctrl_inst|r.cfg.trp                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|rwsdram:rwsdram0|write_address[30]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.dec.trap                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.refresh[9]                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.adress[23]                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.level[2]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|t.read_pointer[8]                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|r.write_pointer[4]                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.sref_tmpcom[1]                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|t.data_out[1]                                                                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[23]                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|r.status[1]                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.icnt[2]                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |top|svgactrl:svgactrl0|t.data_out[23]                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |top|ahbctrl:ahb0|r.hrdatas[12]                                                                                 ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.e.result[0]                                                        ;
; 12:1               ; 11 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[19]                                                                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[17]                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[7]                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[11]                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[0]                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[14]                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|apbctrl:apb_bridge|r.prdata[5]                                                                             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |top|svgactrl:svgactrl0|t.sync[2]                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.CountBurstDown[2]       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.address[13]                                                                           ;
; 14:1               ; 17 bits   ; 153 LEs       ; 119 LEs              ; 34 LEs                 ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.imm[31]                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; Yes        ; |top|sdctrl:sdctrl_inst|r.dqm[0]                                                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.imm[14]                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.imm[12]                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sdctrl:sdctrl_inst|r.cfg.command[2]                                                                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.imm[3]                                                    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 27 LEs               ; 6 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.d.decfix.imm[10]                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|sdctrl:sdctrl_inst|r.idlecnt[0]                                                                            ;
; 25:1               ; 3 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top|sdctrl:sdctrl_inst|r.address[5]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.f.pcnt[0]                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|spear:spear_unit|spear_core:core_unit|r.f.pcnt[24]                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[7].SegA                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[6].SegB                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[5].SegA                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[4].SegA                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[3].SegD                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[2].SegA                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[1].SegG                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ext_Dis7Seg:dis7seg_unit|r.digit_out[0].SegB                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |top|sdctrl:sdctrl_inst|r.sdcsn[0]                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top|ahbctrl:ahb0|Mux1                                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Mux221                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit|rp                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Mux131                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|ahbctrl:ahb0|Mux191                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |top|svgactrl:svgactrl0|datain_fifo[30]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|svgactrl:svgactrl0|Mux233                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|drami_addr[6]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|drami_byte_en[2]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r_next.d.condop1                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|v                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|coreo_extaddr[1]                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|svgactrl:svgactrl0|write_pointer_fifo[7]                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r_next.w.result[9]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector34                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector20                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|spear:spear_unit|Selector27                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|Selector2                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |top|sdctrl:sdctrl_inst|v                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|Selector71                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top|ahbctrl:ahb0|Mux26                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[16]                                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r_next.w.result[0]                                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|\Statemachine:v.A.HBURST[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|\comb:v.SMCS.lsBADDR[0]                                      ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|\comb:v.SMCS.lsHADDR[22]                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |top|svgactrl:svgactrl0|read_pointer_fifo[2]                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r_next.w.result[16]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[19]                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |top|ahbctrl:ahb0|msti.hrdata[27]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[20]                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|Selector98                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|ahbctrl:ahb0|\comb:nhmaster[1]                                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; No         ; |top|spear:spear_unit|spear_sysc:sysc_unit|exto.data[3]                                                         ;
; 10:1               ; 24 bits   ; 144 LEs       ; 120 LEs              ; 24 LEs                 ; No         ; |top|spear:spear_unit|spear_sysc:sysc_unit|exto.data[27]                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |top|spear:spear_unit|spear_sysc:sysc_unit|exto.data[7]                                                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|exto.data[6]                                               ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|exto.data[28]                                              ;
; 10:1               ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|exto.data[3]                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|ext_Dis7Seg:dis7seg_unit|exto.data[19]                                                                     ;
; 10:1               ; 17 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; No         ; |top|ext_Dis7Seg:dis7seg_unit|exto.data[26]                                                                     ;
; 10:1               ; 13 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; No         ; |top|ext_counter:counter_unit|exto.data[2]                                                                      ;
; 10:1               ; 17 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; No         ; |top|ext_counter:counter_unit|exto.data[22]                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |top|rwsdram:rwsdram0|Selector2                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[18]                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[5]                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |top|ahbctrl:ahb0|msti.hrdata[24]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top|svgactrl:svgactrl0|read_pointer_clut[7]                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|ext_counter:counter_unit|exto.data[19]                                                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |top|svgactrl:svgactrl0|\control_proc:v.state.not_running                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|Selector39                  ;
; 7:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|Selector15                  ;
; 34:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|StartRecPulse_i   ;
; 19:1               ; 13 bits   ; 156 LEs       ; 65 LEs               ; 91 LEs                 ; No         ; |top|spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|exto.data[6]                                           ;
; 19:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; No         ; |top|spear:spear_unit|spear_prog:\use_prog_gen:prog_unit|exto.data[1]                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|sdctrl:sdctrl_inst|\ctrl:v.mstate.leadout                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|rwsdram:rwsdram0|write_state                                                                               ;
; 20:1               ; 5 bits    ; 65 LEs        ; 30 LEs               ; 35 LEs                 ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|Selector110                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top|spear:spear_unit|spear_core:core_unit|r                                                                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|exto.data[3]                                                 ;
; 11:1               ; 27 bits   ; 189 LEs       ; 162 LEs              ; 27 LEs                 ; No         ; |top|spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|exto.data[10]                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top|sdctrl:sdctrl_inst|\ctrl:v.istate.emode                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |top|sdctrl:sdctrl_inst|\ctrl:v.istate.ref                                                                      ;
; 15:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; No         ; |top|sdctrl:sdctrl_inst|\ctrl:v.sdstate.wr2                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |top|sdctrl:sdctrl_inst|\ctrl:v.sdstate.wr1                                                                     ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector77                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector81                                                           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector70                                                           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector90                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector67                                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|spear:spear_unit|spear_core:core_unit|Selector93                                                           ;
; 52:1               ; 5 bits    ; 170 LEs       ; 10 LEs               ; 160 LEs                ; No         ; |top|spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit|next_Bitcounter   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for sdctrl:sdctrl_inst      ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[31] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[30] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[29] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[28] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[27] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[26] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[25] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[24] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[23] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[22] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[21] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[20] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[19] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[18] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[17] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[16] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[15] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[14] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[13] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[12] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[11] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[10] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[1]  ;
+-------------------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0|altsyncram_k1j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1|altsyncram_k1j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2|altsyncram_k1j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3|altsyncram_k1j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4|altsyncram_1si1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for dp_ram:dp_ram0|altsyncram:ram_rtl_5|altsyncram_ssk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_pll:altera_pll_inst|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------+
; Parameter Name                ; Value             ; Type                                        ;
+-------------------------------+-------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 33333329          ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 50000000          ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                     ;
; M                             ; 0                 ; Untyped                                     ;
; N                             ; 1                 ; Untyped                                     ;
; M2                            ; 1                 ; Untyped                                     ;
; N2                            ; 1                 ; Untyped                                     ;
; SS                            ; 1                 ; Untyped                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                     ;
; C0_LOW                        ; 0                 ; Untyped                                     ;
; C1_LOW                        ; 0                 ; Untyped                                     ;
; C2_LOW                        ; 0                 ; Untyped                                     ;
; C3_LOW                        ; 0                 ; Untyped                                     ;
; C4_LOW                        ; 0                 ; Untyped                                     ;
; C5_LOW                        ; 0                 ; Untyped                                     ;
; C6_LOW                        ; 0                 ; Untyped                                     ;
; C7_LOW                        ; 0                 ; Untyped                                     ;
; C8_LOW                        ; 0                 ; Untyped                                     ;
; C9_LOW                        ; 0                 ; Untyped                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                     ;
; C0_PH                         ; 0                 ; Untyped                                     ;
; C1_PH                         ; 0                 ; Untyped                                     ;
; C2_PH                         ; 0                 ; Untyped                                     ;
; C3_PH                         ; 0                 ; Untyped                                     ;
; C4_PH                         ; 0                 ; Untyped                                     ;
; C5_PH                         ; 0                 ; Untyped                                     ;
; C6_PH                         ; 0                 ; Untyped                                     ;
; C7_PH                         ; 0                 ; Untyped                                     ;
; C8_PH                         ; 0                 ; Untyped                                     ;
; C9_PH                         ; 0                 ; Untyped                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                     ;
; L0_LOW                        ; 1                 ; Untyped                                     ;
; L1_LOW                        ; 1                 ; Untyped                                     ;
; G0_LOW                        ; 1                 ; Untyped                                     ;
; G1_LOW                        ; 1                 ; Untyped                                     ;
; G2_LOW                        ; 1                 ; Untyped                                     ;
; G3_LOW                        ; 1                 ; Untyped                                     ;
; E0_LOW                        ; 1                 ; Untyped                                     ;
; E1_LOW                        ; 1                 ; Untyped                                     ;
; E2_LOW                        ; 1                 ; Untyped                                     ;
; E3_LOW                        ; 1                 ; Untyped                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                     ;
; L0_PH                         ; 0                 ; Untyped                                     ;
; L1_PH                         ; 0                 ; Untyped                                     ;
; G0_PH                         ; 0                 ; Untyped                                     ;
; G1_PH                         ; 0                 ; Untyped                                     ;
; G2_PH                         ; 0                 ; Untyped                                     ;
; G3_PH                         ; 0                 ; Untyped                                     ;
; E0_PH                         ; 0                 ; Untyped                                     ;
; E1_PH                         ; 0                 ; Untyped                                     ;
; E2_PH                         ; 0                 ; Untyped                                     ;
; E3_PH                         ; 0                 ; Untyped                                     ;
; M_PH                          ; 0                 ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; CBXI_PARAMETER                ; altpll_e5j2       ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                              ;
+-------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit                                         ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_core:core_unit                    ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit                    ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram1 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram2 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit                    ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3 ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit                    ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst ;
+----------------+-----------------------------------------------------------------------+-------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                ;
+----------------+-----------------------------------------------------------------------+-------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                        ;
+----------------+-----------------------------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                           ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                                        ;
; WIDTH_A                            ; 16                                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 12                                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 4096                                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; INIT_FILE                          ; ../bootloader/spear32-bootloader.hex ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p6b1                      ; Untyped                                                                                        ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_vectab:vect_unit                  ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_sysc:sysc_unit                    ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_iram:\use_prog_gen:iram_unit      ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|spear_prog:\use_prog_gen:prog_unit      ;
+----------------+-----------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                 ; Type         ;
+----------------+-----------------------------------------------------------------------+--------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record ;
+----------------+-----------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit ;
+----------------+-----------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                 ; Type            ;
+----------------+-----------------------------------------------------------------------+-----------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record    ;
+----------------+-----------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                          ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                                  ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram0 ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                                                      ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                                                              ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram1 ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                                                      ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                                                              ;
+----------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram2 ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                                                              ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                                                                      ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram3 ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                 ; Type                                                                              ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record                                                                      ;
+----------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spear:spear_unit|ext_AMBA:\ena_amba:amba_unit               ;
+----------------+-----------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                 ; Type            ;
+----------------+-----------------------------------------------------------------------+-----------------+
; conf           ; A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29") ; Array/Record    ;
; dramoffset     ; 000000000000000000000000                                              ; Unsigned Binary ;
+----------------+-----------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbctrl:ahb0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; defmast        ; 0     ; Signed Integer                   ;
; split          ; 0     ; Signed Integer                   ;
; rrobin         ; 0     ; Signed Integer                   ;
; timeout        ; 0     ; Signed Integer                   ;
; ioaddr         ; 4095  ; Signed Integer                   ;
; iomask         ; 4095  ; Signed Integer                   ;
; cfgaddr        ; 4080  ; Signed Integer                   ;
; cfgmask        ; 4080  ; Signed Integer                   ;
; nahbm          ; 3     ; Signed Integer                   ;
; nahbs          ; 2     ; Signed Integer                   ;
; ioen           ; 1     ; Signed Integer                   ;
; disirq         ; 0     ; Signed Integer                   ;
; fixbrst        ; 1     ; Signed Integer                   ;
; debug          ; 2     ; Signed Integer                   ;
; fpnpen         ; 0     ; Signed Integer                   ;
; icheck         ; 1     ; Signed Integer                   ;
; devid          ; 0     ; Signed Integer                   ;
; enbusmon       ; 0     ; Signed Integer                   ;
; assertwarn     ; 0     ; Signed Integer                   ;
; asserterr      ; 0     ; Signed Integer                   ;
; hmstdisable    ; 0     ; Signed Integer                   ;
; hslvdisable    ; 0     ; Signed Integer                   ;
; arbdisable     ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: apbctrl:apb_bridge ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; hindex         ; 0     ; Signed Integer                         ;
; haddr          ; 3840  ; Signed Integer                         ;
; hmask          ; 4095  ; Signed Integer                         ;
; nslaves        ; 1     ; Signed Integer                         ;
; debug          ; 2     ; Signed Integer                         ;
; icheck         ; 1     ; Signed Integer                         ;
; enbusmon       ; 0     ; Signed Integer                         ;
; asserterr      ; 0     ; Signed Integer                         ;
; assertwarn     ; 0     ; Signed Integer                         ;
; pslvdisable    ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdctrl:sdctrl_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; hindex         ; 1     ; Signed Integer                         ;
; haddr          ; 3584  ; Signed Integer                         ;
; hmask          ; 3968  ; Signed Integer                         ;
; ioaddr         ; 0     ; Signed Integer                         ;
; iomask         ; 4095  ; Signed Integer                         ;
; wprot          ; 0     ; Signed Integer                         ;
; invclk         ; 0     ; Signed Integer                         ;
; fast           ; 0     ; Signed Integer                         ;
; pwron          ; 0     ; Signed Integer                         ;
; sdbits         ; 32    ; Signed Integer                         ;
; oepol          ; 0     ; Signed Integer                         ;
; pageburst      ; 0     ; Signed Integer                         ;
; mobile         ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tech           ; 0     ; Signed Integer                     ;
; level          ; 0     ; Signed Integer                     ;
; slew           ; 0     ; Signed Integer                     ;
; voltage        ; 3     ; Signed Integer                     ;
; strength       ; 12    ; Signed Integer                     ;
; width          ; 32    ; Signed Integer                     ;
; oepol          ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:31:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:30:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:29:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:28:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:27:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:26:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:25:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:24:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:23:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:22:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:21:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:20:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:19:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:18:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:17:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:16:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:15:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:14:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:13:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:12:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:11:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:10:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 0     ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:9:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:8:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:7:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:6:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:5:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:4:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:3:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:2:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:1:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:sd_pad|iopad:\v:0:x0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 0     ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
; oepol          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; length         ; 384   ; Signed Integer                         ;
; part           ; 128   ; Signed Integer                         ;
; memtech        ; 7     ; Signed Integer                         ;
; pindex         ; 0     ; Signed Integer                         ;
; paddr          ; 1     ; Signed Integer                         ;
; pmask          ; 4095  ; Signed Integer                         ;
; hindex         ; 1     ; Signed Integer                         ;
; hirq           ; 0     ; Signed Integer                         ;
; clk0           ; 40000 ; Signed Integer                         ;
; clk1           ; 20000 ; Signed Integer                         ;
; clk2           ; 15385 ; Signed Integer                         ;
; clk3           ; 0     ; Signed Integer                         ;
; burstlen       ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; tech           ; 7     ; Signed Integer                                         ;
; abits          ; 10    ; Signed Integer                                         ;
; dbits          ; 32    ; Signed Integer                                         ;
; sepclk         ; 1     ; Signed Integer                                         ;
; wrfst          ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3br       ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; tech           ; 7     ; Signed Integer                                            ;
; abits          ; 8     ; Signed Integer                                            ;
; dbits          ; 24    ; Signed Integer                                            ;
; sepclk         ; 1     ; Signed Integer                                            ;
; wrfst          ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                      ;
; dbits          ; 24    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_j8r       ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:svgactrl0|ahbmst:ahb_master ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; hindex         ; 1     ; Signed Integer                                           ;
; hirq           ; 0     ; Signed Integer                                           ;
; venid          ; 1     ; Signed Integer                                           ;
; devid          ; 99    ; Signed Integer                                           ;
; version        ; 0     ; Signed Integer                                           ;
; chprot         ; 3     ; Signed Integer                                           ;
; incaddr        ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rwsdram:rwsdram0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; hindex         ; 2     ; Signed Integer                       ;
; hirq           ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rwsdram:rwsdram0|ahbmst:ahb_master ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; hindex         ; 2     ; Signed Integer                                         ;
; hirq           ; 0     ; Signed Integer                                         ;
; venid          ; 218   ; Signed Integer                                         ;
; devid          ; 101   ; Signed Integer                                         ;
; version        ; 0     ; Signed Integer                                         ;
; chprot         ; 3     ; Signed Integer                                         ;
; incaddr        ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp_ram:dp_ram0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; addr_width     ; 20    ; Signed Integer                     ;
; data_width     ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ext_Dis7Seg:dis7seg_unit ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; digit_count    ; 8     ; Signed Integer                               ;
; multiplexed    ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                         ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                      ;
; WIDTH_A                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_A                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_A                         ; 32768                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WIDTH_B                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_B                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 32768                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k1j1                            ; Untyped                                      ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1 ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                         ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                      ;
; WIDTH_A                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_A                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_A                         ; 32768                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WIDTH_B                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_B                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 32768                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k1j1                            ; Untyped                                      ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2 ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                         ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                      ;
; WIDTH_A                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_A                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_A                         ; 32768                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WIDTH_B                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_B                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 32768                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k1j1                            ; Untyped                                      ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3 ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                         ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                      ;
; WIDTH_A                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_A                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_A                         ; 32768                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                      ;
; WIDTH_B                            ; 8                                          ; Untyped                                      ;
; WIDTHAD_B                          ; 15                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 32768                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                      ;
; INIT_FILE                          ; db/top.ram0_spear_byteram_c9a0abc5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k1j1                            ; Untyped                                      ;
+------------------------------------+--------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 16                                      ; Untyped                                    ;
; NUMWORDS_A                         ; 65536                                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_B                          ; 16                                      ; Untyped                                    ;
; NUMWORDS_B                         ; 65536                                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/top.ram0_spear_iram_6fafe7ab.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_1si1                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dp_ram:dp_ram0|altsyncram:ram_rtl_5      ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 32                                  ; Untyped        ;
; WIDTHAD_A                          ; 20                                  ; Untyped        ;
; NUMWORDS_A                         ; 1048576                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 32                                  ; Untyped        ;
; WIDTHAD_B                          ; 20                                  ; Untyped        ;
; NUMWORDS_B                         ; 1048576                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/top.ram0_dp_ram_64a672b5.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ssk1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; altera_pll:altera_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                             ;
; Entity Instance                           ; spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 24                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|altsyncram:ram_rtl_1                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|altsyncram:ram_rtl_2                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|altsyncram:ram_rtl_3                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; dp_ram:dp_ram0|altsyncram:ram_rtl_5                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1048576                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1048576                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_counter:counter_unit"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; exto.intreq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_Dis7Seg:dis7seg_unit"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; exto.intreq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; disena      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pin_select  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dp_ram:dp_ram0"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rwsdram:rwsdram0|ahbmst:ahb_master"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dmai.burst   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.busy    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.irq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.size[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dmai.size[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmao.start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.active  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.retry   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.mexc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.haddr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rwsdram:rwsdram0"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; exto.intreq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:svgactrl0|ahbmst:ahb_master"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dmai.wdata   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.burst   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dmai.write   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.busy    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.irq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.size[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dmai.size[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmao.start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.retry   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.mexc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:svgactrl0|syncram_2p:ram0" ;
+-------------+-------+----------+-------------------------------+
; Port        ; Type  ; Severity ; Details                       ;
+-------------+-------+----------+-------------------------------+
; raddress[9] ; Input ; Info     ; Stuck at GND                  ;
; waddress[9] ; Input ; Info     ; Stuck at GND                  ;
+-------------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:svgactrl0"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; vgao.comp_sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdctrl:sdctrl_inst"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; sdi.wprot         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi.data[127..32] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi.cb            ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdo.sdcke[1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.sdcsn[1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.dqm[15..4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.bdrive        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.qdrive        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.data[127..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.cb            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.ce            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.ba            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.sdck          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.moben         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.cal_en        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.cal_inc       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.cal_pll       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.cal_rst       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.odt           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.conf          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.oct           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo.dqs_gate      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "apbctrl:apb_bridge" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; apbo[1..15] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ahbctrl:ahb0"                     ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; msto[15..3]                ; Input ; Info     ; Stuck at GND ;
; msto[0].hirq               ; Input ; Info     ; Stuck at GND ;
; msto[0].hconfig[1..7]      ; Input ; Info     ; Stuck at GND ;
; msto[0].hconfig[0][31..24] ; Input ; Info     ; Stuck at VCC ;
; msto[0].hconfig[0][23..0]  ; Input ; Info     ; Stuck at GND ;
; msto[0].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[15].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[15].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[15].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[15].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[15].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[15].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[15].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[15].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[14].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[14].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[14].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[14].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[14].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[14].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[14].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[14].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[13].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[13].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[13].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[13].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[13].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[13].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[13].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[13].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[12].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[12].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[12].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[12].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[12].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[12].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[12].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[12].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[11].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[11].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[11].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[11].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[11].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[11].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[11].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[11].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[10].hready            ; Input ; Info     ; Stuck at VCC ;
; slvo[10].hresp             ; Input ; Info     ; Stuck at GND ;
; slvo[10].hrdata            ; Input ; Info     ; Stuck at GND ;
; slvo[10].hsplit            ; Input ; Info     ; Stuck at GND ;
; slvo[10].hcache            ; Input ; Info     ; Stuck at GND ;
; slvo[10].hirq              ; Input ; Info     ; Stuck at GND ;
; slvo[10].hconfig           ; Input ; Info     ; Stuck at GND ;
; slvo[10].hindex            ; Input ; Info     ; Stuck at GND ;
; slvo[9].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[9].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[9].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[9].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[9].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[9].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[9].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[9].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[8].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[8].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[8].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[8].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[8].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[8].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[8].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[8].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[7].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[7].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[7].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[7].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[7].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[7].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[7].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[7].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[6].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[6].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[6].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[6].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[6].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[6].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[6].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[6].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[5].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[5].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[5].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[5].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[5].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[5].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[5].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[5].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[4].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[4].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[4].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[4].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[4].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[4].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[4].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[4].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[3].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[3].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[3].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[3].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[3].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[3].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[3].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[3].hindex             ; Input ; Info     ; Stuck at GND ;
; slvo[2].hready             ; Input ; Info     ; Stuck at VCC ;
; slvo[2].hresp              ; Input ; Info     ; Stuck at GND ;
; slvo[2].hrdata             ; Input ; Info     ; Stuck at GND ;
; slvo[2].hsplit             ; Input ; Info     ; Stuck at GND ;
; slvo[2].hcache             ; Input ; Info     ; Stuck at GND ;
; slvo[2].hirq               ; Input ; Info     ; Stuck at GND ;
; slvo[2].hconfig            ; Input ; Info     ; Stuck at GND ;
; slvo[2].hindex             ; Input ; Info     ; Stuck at GND ;
; testen                     ; Input ; Info     ; Stuck at GND ;
; testrst                    ; Input ; Info     ; Stuck at VCC ;
; scanen                     ; Input ; Info     ; Stuck at GND ;
; testoen                    ; Input ; Info     ; Stuck at VCC ;
+----------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0"                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; bats.sMADDR[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bats.sMADDR[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bats.sMWRITE       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "spear:spear_unit|spear_core:core_unit" ;
+-----------------------+-------+----------+------------------------+
; Port                  ; Type  ; Severity ; Details                ;
+-----------------------+-------+----------+------------------------+
; corei_interruptin[12] ; Input ; Info     ; Stuck at GND           ;
+-----------------------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spear:spear_unit"                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; speari.hold        ; Input  ; Info     ; Stuck at GND                                                                        ;
; speari.interruptin ; Input  ; Info     ; Stuck at GND                                                                        ;
; spearo.cpu_halt    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_pll:altera_pll_inst"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:06:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 17 16:13:55 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/ahbmst.vhd
    Info: Found design unit 1: ahbmst-rtl
    Info: Found entity 1: ahbmst
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/svgactrl.vhd
    Info: Found design unit 1: svgactrl-rtl
    Info: Found entity 1: svgactrl
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/common/spear_amba_pkg.vhd
    Info: Found design unit 1: spear_amba_pkg
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/common/spear_pkg.vhd
    Info: Found design unit 1: spear_pkg
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/spear_core_pkg.vhd
    Info: Found design unit 1: spear_core_pkg
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/altera/boot_rom.vhd
    Info: Found design unit 1: altera_boot_rom-SYN
    Info: Found entity 1: altera_boot_rom
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/vectab.vhd
    Info: Found design unit 1: spear_vectab-behaviour
    Info: Found entity 1: spear_vectab
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/byteram.vhd
    Info: Found design unit 1: spear_byteram-behaviour
    Info: Found entity 1: spear_byteram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/core.vhd
    Info: Found design unit 1: spear_core-behaviour
    Info: Found entity 1: spear_core
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/dram.vhd
    Info: Found design unit 1: spear_dram-behaviour
    Info: Found entity 1: spear_dram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/iram.vhd
    Info: Found design unit 1: spear_iram-behaviour
    Info: Found entity 1: spear_iram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/prog.vhd
    Info: Found design unit 1: spear_prog-behaviour
    Info: Found entity 1: spear_prog
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/regf.vhd
    Info: Found design unit 1: spear_regf-behaviour
    Info: Found entity 1: spear_regf
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/regfram.vhd
    Info: Found design unit 1: spear_regfram-behaviour
    Info: Found entity 1: spear_regfram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/spear.vhd
    Info: Found design unit 1: spear-behaviour
    Info: Found entity 1: spear
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/sysc.vhd
    Info: Found design unit 1: spear_sysc-behaviour
    Info: Found entity 1: spear_sysc
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/brom.vhd
    Info: Found design unit 1: spear_brom-behaviour
    Info: Found entity 1: spear_brom
Info: Found 12 design units, including 6 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/rs232.vhd
    Info: Found design unit 1: ext_miniUART-behaviour
    Info: Found design unit 2: miniUART_BRG-behaviour
    Info: Found design unit 3: miniUART_busdriver-behaviour
    Info: Found design unit 4: miniUART_control-behaviour
    Info: Found design unit 5: miniUART_receiver-behaviour
    Info: Found design unit 6: miniUART_transmitter-behaviour
    Info: Found entity 1: ext_miniUART
    Info: Found entity 2: miniUART_BRG
    Info: Found entity 3: miniUART_busdriver
    Info: Found entity 4: miniUART_control
    Info: Found entity 5: miniUART_receiver
    Info: Found entity 6: miniUART_transmitter
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/bpt.vhd
    Info: Found design unit 1: ext_breakpoint-behaviour
    Info: Found entity 1: ext_breakpoint
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/wpt.vhd
    Info: Found design unit 1: ext_watchpoint-behaviour
    Info: Found entity 1: ext_watchpoint
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_AHBMasterStatemachine.vhd
    Info: Found design unit 1: AMBA_AHBMasterStatemachine-Behavioral
    Info: Found entity 1: AMBA_AHBMasterStatemachine
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_sharedmem_byteram.vhd
    Info: Found design unit 1: AMBA_sharedmem_byteram-behaviour
    Info: Found entity 1: AMBA_sharedmem_byteram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/AMBA_sharedmem_dram.vhd
    Info: Found design unit 1: AMBA_sharedmem_dram-behaviour
    Info: Found entity 1: AMBA_sharedmem_dram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/ext_AMBA_sharedmem.vhd
    Info: Found design unit 1: ext_AMBA_sharedmem-behaviour
    Info: Found entity 1: ext_AMBA_sharedmem
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/spear2_core/ext_AMBA.vhd
    Info: Found design unit 1: ext_AMBA-behaviour
    Info: Found entity 1: ext_AMBA
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_dp_ram/ext_dp_ram.vhd
    Info: Found design unit 1: dp_ram-beh
    Info: Found entity 1: dp_ram
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_dp_ram/pkg_dp_ram.vhd
    Info: Found design unit 1: pkg_dp_ram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_rwsdram/rwsdram.vhd
    Info: Found design unit 1: rwsdram-rtl
    Info: Found entity 1: rwsdram
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_rwsdram/pkg_rwsdram.vhd
    Info: Found design unit 1: pkg_rwsdram
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd
    Info: Found design unit 1: ext_Dis7Seg-behaviour
Info: Found 1 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd
    Info: Found entity 1: ext_Dis7Seg
Info: Found 2 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd
    Info: Found design unit 1: pkg_dis7seg
    Info: Found design unit 2: pkg_dis7seg-body
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/pkg_counter.vhd
    Info: Found design unit 1: pkg_counter
Info: Found 1 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/ext_counter_ent.vhd
    Info: Found entity 1: ext_counter
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/ext_modules/ext_counter/ext_counter.vhd
    Info: Found design unit 1: ext_counter-behaviour
Info: Found 2 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/stdlib/stdlib.vhd
    Info: Found design unit 1: stdlib
    Info: Found design unit 2: stdlib-body
Info: Found 2 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/stdlib/stdio.vhd
    Info: Found design unit 1: StdIO
    Info: Found design unit 2: StdIO-body
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/stdlib/version.vhd
    Info: Found design unit 1: version
Info: Found 2 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/amba.vhd
    Info: Found design unit 1: amba
    Info: Found design unit 2: amba-body
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/defmst.vhd
    Info: Found design unit 1: ahbdefmst-rtl
    Info: Found entity 1: ahbdefmst
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/devices.vhd
    Info: Found design unit 1: devices
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/apbctrl.vhd
    Info: Found design unit 1: apbctrl-rtl
    Info: Found entity 1: apbctrl
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/grlib/amba/ahbctrl.vhd
    Info: Found design unit 1: ahbctrl-rtl
    Info: Found entity 1: ahbctrl
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/gencomp/gencomp.vhd
    Info: Found design unit 1: gencomp
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/allpads.vhd
    Info: Found design unit 1: allpads
Info: Found 4 design units, including 2 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/inpad.vhd
    Info: Found design unit 1: inpad-rtl
    Info: Found design unit 2: inpadv-rtl
    Info: Found entity 1: inpad
    Info: Found entity 2: inpadv
Info: Found 6 design units, including 3 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/iopad.vhd
    Info: Found design unit 1: iopad-rtl
    Info: Found design unit 2: iopadv-rtl
    Info: Found design unit 3: iopadvv-rtl
    Info: Found entity 1: iopad
    Info: Found entity 2: iopadv
    Info: Found entity 3: iopadvv
Info: Found 2 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/misc.vhd
    Info: Found design unit 1: misc
    Info: Found design unit 2: misc-body
Info: Found 4 design units, including 2 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/outpad.vhd
    Info: Found design unit 1: outpad-rtl
    Info: Found design unit 2: outpadv-rtl
    Info: Found entity 1: outpad
    Info: Found entity 2: outpadv
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/syncram_2p.vhd
    Info: Found design unit 1: syncram_2p-rtl
    Info: Found entity 1: syncram_2p
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/apbvga.vhd
    Info: Found design unit 1: apbvga-rtl
    Info: Found entity 1: apbvga
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/charrom_package.vhd
    Info: Found design unit 1: charrom_package
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/misc/charrom.vhd
    Info: Found design unit 1: charrom-rtl
    Info: Found entity 1: charrom
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/maps/allmem.vhd
    Info: Found design unit 1: allmem
Info: Found 4 design units, including 2 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/techmap/altera_mf/memory_altera_mf.vhd
    Info: Found design unit 1: altera_syncram_dp-behav
    Info: Found design unit 2: altera_syncram-behav
    Info: Found entity 1: altera_syncram_dp
    Info: Found entity 2: altera_syncram
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/memctrl/sdctrl.vhd
    Info: Found design unit 1: sdctrl-rtl
    Info: Found entity 1: sdctrl
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/VHDL/amba_modules/gaisler/memctrl/memctrl.vhd
    Info: Found design unit 1: memctrl
Warning: Entity "altera_pll" obtained from "../VHDL/altera_pll.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd
    Info: Found design unit 1: altera_pll-SYN
    Info: Found entity 1: altera_pll
Info: Found 1 design units, including 0 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/top_pkg.vhd
    Info: Found design unit 1: top_pkg
Info: Found 2 design units, including 1 entities, in source file /homes/c0726725/Desktop/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd
    Info: Found design unit 1: top-behaviour
    Info: Found entity 1: top
Info: Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal "address1_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at top.vhd(81): object "data_out1_sig" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at top.vhd(82): used implicit default value for signal "wr1_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(83): used implicit default value for signal "data_in1_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at top.vhd(108): object "vga_clk_sel" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "apbo[1].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[1].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[1].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[2].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[2].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[2].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[3].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[3].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[3].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[4].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[4].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[4].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[5].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[5].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[5].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[6].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[6].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[6].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[7].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[7].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[7].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[8].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[8].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[8].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[9].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[9].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[9].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[10].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[10].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[10].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[11].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[11].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[11].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[12].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[12].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[12].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[13].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[13].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[13].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[14].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[14].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[14].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[15].prdata" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[15].pirq" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "apbo[15].pconfig" at top.vhd(97)
Warning (10873): Using initial value X (don't care) for net "sdi.data[127..32]" at top.vhd(102)
Warning (10873): Using initial value X (don't care) for net "sdi.wprot" at top.vhd(102)
Warning (10873): Using initial value X (don't care) for net "sdi.cb" at top.vhd(102)
Info: Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_inst"
Info: Elaborating entity "altpll" for hierarchy "altera_pll:altera_pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altera_pll:altera_pll_inst|altpll:altpll_component"
Info: Instantiated megafunction "altera_pll:altera_pll_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "50000000"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "33333329"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_e5j2.tdf
    Info: Found entity 1: altpll_e5j2
Info: Elaborating entity "altpll_e5j2" for hierarchy "altera_pll:altera_pll_inst|altpll:altpll_component|altpll_e5j2:auto_generated"
Info: Elaborating entity "spear" for hierarchy "spear:spear_unit"
Warning (10036): Verilog HDL or VHDL warning at spear.vhd(152): object "breakpointsel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spear.vhd(154): object "watchpointsel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spear.vhd(156): object "s_watchpoint_act" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spear.vhd(163): object "s_debugo_read_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spear.vhd(164): object "s_debugo_hi_addr" assigned a value but never read
Info: Elaborating entity "spear_core" for hierarchy "spear:spear_unit|spear_core:core_unit"
Info: Elaborating entity "spear_regf" for hierarchy "spear:spear_unit|spear_regf:regf_unit"
Info: Elaborating entity "spear_regfram" for hierarchy "spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram1"
Info: Elaborating entity "spear_dram" for hierarchy "spear:spear_unit|spear_dram:dram_unit"
Info: Elaborating entity "spear_byteram" for hierarchy "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0"
Info: Elaborating entity "spear_brom" for hierarchy "spear:spear_unit|spear_brom:brom_unit"
Info: Elaborating entity "altera_boot_rom" for hierarchy "spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst"
Info: Elaborating entity "altsyncram" for hierarchy "spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component"
Info: Elaborated megafunction instantiation "spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component"
Info: Instantiated megafunction "spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../bootloader/spear32-bootloader.hex"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p6b1.tdf
    Info: Found entity 1: altsyncram_p6b1
Info: Elaborating entity "altsyncram_p6b1" for hierarchy "spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated"
Info: Elaborating entity "spear_vectab" for hierarchy "spear:spear_unit|spear_vectab:vect_unit"
Info: Elaborating entity "spear_sysc" for hierarchy "spear:spear_unit|spear_sysc:sysc_unit"
Info: Elaborating entity "spear_iram" for hierarchy "spear:spear_unit|spear_iram:\use_prog_gen:iram_unit"
Info: Elaborating entity "spear_prog" for hierarchy "spear:spear_unit|spear_prog:\use_prog_gen:prog_unit"
Info: Elaborating entity "ext_miniUART" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit"
Info: Elaborating entity "miniUART_control" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit"
Info: Elaborating entity "miniUART_transmitter" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit"
Info: Elaborating entity "miniUART_receiver" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit"
Info: Elaborating entity "miniUART_BRG" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit"
Info: Elaborating entity "miniUART_busdriver" for hierarchy "spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_busdriver:miniUART_busdriver_unit"
Info: Elaborating entity "ext_AMBA_sharedmem" for hierarchy "spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit"
Info: Elaborating entity "AMBA_sharedmem_dram" for hierarchy "spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit"
Info: Elaborating entity "AMBA_sharedmem_byteram" for hierarchy "spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram0"
Info: Elaborating entity "ext_AMBA" for hierarchy "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit"
Warning (10492): VHDL Process Statement warning at ext_AMBA.vhd(122): signal "rstint" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "AMBA_AHBMasterStatemachine" for hierarchy "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0"
Info: Elaborating entity "ahbctrl" for hierarchy "ahbctrl:ahb0"
Warning (10036): Verilog HDL or VHDL warning at ahbctrl.vhd(287): object "rsplitin" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the ahbctrl.vhd(373): index expression is not wide enough to address all of the elements in the array
Info: Elaborating entity "apbctrl" for hierarchy "apbctrl:apb_bridge"
Warning (10036): Verilog HDL or VHDL warning at apbctrl.vhd(95): object "hirq" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "apbi.psel[1..15]" at apbctrl.vhd(52)
Warning (10873): Using initial value X (don't care) for net "apbi.testrst" at apbctrl.vhd(52)
Info: Elaborating entity "sdctrl" for hierarchy "sdctrl:sdctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at sdctrl.vhd(169): object "hsize" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdctrl.vhd(170): object "hwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdctrl.vhd(174): object "bdrive" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "sdo.qdrive" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.data[127..32]" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.cb" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.ce" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.ba" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.sdck" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.moben" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.cal_en" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.cal_inc" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.cal_pll" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.cal_rst" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.odt" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.conf" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.oct" at sdctrl.vhd(57)
Warning (10873): Using initial value X (don't care) for net "sdo.dqs_gate" at sdctrl.vhd(57)
Info: Elaborating entity "iopadvv" for hierarchy "iopadvv:sd_pad"
Info: Elaborating entity "iopad" for hierarchy "iopadvv:sd_pad|iopad:\v:31:x0"
Info: Elaborating entity "svgactrl" for hierarchy "svgactrl:svgactrl0"
Warning (10036): Verilog HDL or VHDL warning at svgactrl.vhd(162): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at svgactrl.vhd(190): object "mem_sel" assigned a value but never read
Info: Elaborating entity "syncram_2p" for hierarchy "svgactrl:svgactrl0|syncram_2p:ram0"
Warning (10036): Verilog HDL or VHDL warning at syncram_2p.vhd(47): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at syncram_2p.vhd(49): object "diagin" assigned a value but never read
Info: Elaborating entity "altera_syncram_dp" for hierarchy "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"
Info: Elaborating entity "altsyncram" for hierarchy "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info: Elaborated megafunction instantiation "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info: Instantiated megafunction "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3br.tdf
    Info: Found entity 1: altsyncram_3br
Info: Elaborating entity "altsyncram_3br" for hierarchy "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated"
Info: Elaborating entity "syncram_2p" for hierarchy "svgactrl:svgactrl0|syncram_2p:clutram"
Warning (10036): Verilog HDL or VHDL warning at syncram_2p.vhd(47): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at syncram_2p.vhd(49): object "diagin" assigned a value but never read
Info: Elaborating entity "altera_syncram_dp" for hierarchy "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"
Info: Elaborating entity "altsyncram" for hierarchy "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info: Elaborated megafunction instantiation "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info: Instantiated megafunction "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_b" = "24"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j8r.tdf
    Info: Found entity 1: altsyncram_j8r
Info: Elaborating entity "altsyncram_j8r" for hierarchy "svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated"
Info: Elaborating entity "ahbmst" for hierarchy "svgactrl:svgactrl0|ahbmst:ahb_master"
Warning (10036): Verilog HDL or VHDL warning at ahbmst.vhd(78): object "hwdata" assigned a value but never read
Info: Elaborating entity "rwsdram" for hierarchy "rwsdram:rwsdram0"
Warning (10873): Using initial value X (don't care) for net "exto.intreq" at rwsdram.vhd(23)
Info: Elaborating entity "ahbmst" for hierarchy "rwsdram:rwsdram0|ahbmst:ahb_master"
Warning (10036): Verilog HDL or VHDL warning at ahbmst.vhd(78): object "hwdata" assigned a value but never read
Info: Elaborating entity "dp_ram" for hierarchy "dp_ram:dp_ram0"
Info: Elaborating entity "ext_Dis7Seg" for hierarchy "ext_Dis7Seg:dis7seg_unit"
Info: Elaborating entity "ext_counter" for hierarchy "ext_counter:counter_unit"
Warning: Inferred dual-clock RAM node "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 6 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|ram~24" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 15
        Info: Parameter NUMWORDS_A set to 32768
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 15
        Info: Parameter NUMWORDS_B set to 32768
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_spear_byteram_c9a0abc5.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2|ram~24" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 15
        Info: Parameter NUMWORDS_A set to 32768
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 15
        Info: Parameter NUMWORDS_B set to 32768
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_spear_byteram_c9a0abc5.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1|ram~24" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 15
        Info: Parameter NUMWORDS_A set to 32768
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 15
        Info: Parameter NUMWORDS_B set to 32768
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_spear_byteram_c9a0abc5.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0|ram~24" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 15
        Info: Parameter NUMWORDS_A set to 32768
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 15
        Info: Parameter NUMWORDS_B set to 32768
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_spear_byteram_c9a0abc5.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|ram~33" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 16
        Info: Parameter NUMWORDS_A set to 65536
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 16
        Info: Parameter NUMWORDS_B set to 65536
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_spear_iram_6fafe7ab.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "dp_ram:dp_ram0|ram~53" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 20
        Info: Parameter NUMWORDS_A set to 1048576
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 20
        Info: Parameter NUMWORDS_B set to 1048576
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/top.ram0_dp_ram_64a672b5.hdl.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "15"
    Info: Parameter "NUMWORDS_A" = "32768"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "15"
    Info: Parameter "NUMWORDS_B" = "32768"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/top.ram0_spear_byteram_c9a0abc5.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1j1.tdf
    Info: Found entity 1: altsyncram_k1j1
Info: Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info: Found entity 1: decode_msa
Info: Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info: Found entity 1: mux_6nb
Info: Elaborated megafunction instantiation "spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4"
Info: Instantiated megafunction "spear:spear_unit|spear_iram:\use_prog_gen:iram_unit|altsyncram:ram_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "16"
    Info: Parameter "NUMWORDS_A" = "65536"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "16"
    Info: Parameter "NUMWORDS_B" = "65536"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/top.ram0_spear_iram_6fafe7ab.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1si1.tdf
    Info: Found entity 1: altsyncram_1si1
Info: Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info: Found entity 1: decode_rsa
Info: Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info: Found entity 1: mux_qob
Info: Elaborated megafunction instantiation "dp_ram:dp_ram0|altsyncram:ram_rtl_5"
Info: Instantiated megafunction "dp_ram:dp_ram0|altsyncram:ram_rtl_5" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "20"
    Info: Parameter "NUMWORDS_A" = "1048576"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "20"
    Info: Parameter "NUMWORDS_B" = "1048576"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/top.ram0_dp_ram_64a672b5.hdl.mif"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ssk1.tdf
    Info: Found entity 1: altsyncram_ssk1
Info: Found 1 design units, including 1 entities, in source file db/decode_20b.tdf
    Info: Found entity 1: decode_20b
Info: Found 1 design units, including 1 entities, in source file db/mux_vrb.tdf
    Info: Found entity 1: mux_vrb
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ltm_grest" is stuck at VCC
    Warning (13410): Pin "LED_RED[0]" is stuck at GND
    Warning (13410): Pin "LED_RED[1]" is stuck at GND
    Warning (13410): Pin "LED_RED[2]" is stuck at GND
    Warning (13410): Pin "LED_RED[3]" is stuck at GND
    Warning (13410): Pin "LED_RED[4]" is stuck at GND
    Warning (13410): Pin "LED_RED[5]" is stuck at GND
    Warning (13410): Pin "LED_RED[6]" is stuck at GND
    Warning (13410): Pin "LED_RED[7]" is stuck at GND
    Warning (13410): Pin "LED_RED[12]" is stuck at GND
    Warning (13410): Pin "LED_RED[13]" is stuck at GND
    Warning (13410): Pin "LED_RED[14]" is stuck at GND
    Warning (13410): Pin "LED_RED[15]" is stuck at GND
    Warning (13410): Pin "LED_RED[16]" is stuck at GND
    Warning (13410): Pin "LED_RED[17]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 48 registers lost all their fanouts during netlist optimizations. The first 48 are displayed below.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[0]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[1]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[2]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[3]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[4]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[5]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[6]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[7]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_sysc:sysc_unit|r.tmp_int_prot[12]" lost all its fanouts during netlist optimizations.
    Info: Register "ahbctrl:ahb0|r.htrans[0]" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.sdstate.rd8" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.sdstate.pd" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.mstate.leadout" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|r.old_memaccess.MEM_DISABLE" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|r.old_memaccess.WORD_A" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_core:core_unit|r.d.alusrc2.REGF_SRC" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_core:core_unit|r.d.alusrc1.REGF_SRC" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_core:core_unit|r.d.decfix.carry.CARRY_ZERO" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_core:core_unit|r.d.dec.jmpctrl.SAVE_JMP" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|spear_core:core_unit|r.d.dec.aluctrl.ALU_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[31]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[30]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[29]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[28]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[27]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[26]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[25]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[24]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[23]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[22]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[21]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[20]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[19]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[18]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[17]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[16]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[15]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[14]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[13]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[12]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[11]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[10]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[9]" lost all its fanouts during netlist optimizations.
    Info: Register "spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0|r.M.MADDR_read[8]" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.idlecnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.idlecnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.idlecnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "sdctrl:sdctrl_inst|r.idlecnt[0]" lost all its fanouts during netlist optimizations.
Info: Removed 1 MSB VCC or GND address nodes from RAM block "svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated|ALTSYNCRAM"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "altera_pll:altera_pll_inst|altpll:altpll_component|altpll_e5j2:auto_generated|pll1"
Info: Implemented 22314 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 129 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 17725 logic cells
    Info: Implemented 4424 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 1192 megabytes
    Info: Processing ended: Fri Jun 17 16:22:19 2011
    Info: Elapsed time: 00:08:24
    Info: Total CPU time (on all processors): 00:08:16


