GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'F:\proj\nano4k_dvitx\project\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'F:\proj\nano4k_dvitx\project\src\test_top.v'
Analyzing Verilog file 'F:\proj\nano4k_dvitx\project\src\testpattern.v'
Compiling module 'test_top'("F:\proj\nano4k_dvitx\project\src\test_top.v":2)
Compiling module 'testpattern'("F:\proj\nano4k_dvitx\project\src\testpattern.v":18)
Compiling module 'Gowin_PLLVR'("F:\proj\nano4k_dvitx\project\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module 'DVI_TX_Top'("F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v":1042)
Compiling module '**'("F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\proj\nano4k_dvitx\project\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "test_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\proj\nano4k_dvitx\project\impl\gwsynthesis\test_top.vg" completed
[100%] Generate report file "F:\proj\nano4k_dvitx\project\impl\gwsynthesis\test_top_syn.rpt.html" completed
GowinSynthesis finish
