<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_1f23ba5c</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c')">rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.46</td>
<td class="s8 cl rt"><a href="mod2022.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2022.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2022.html#Toggle" > 47.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2022.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2022.html#inst_tag_179072"  onclick="showContent('inst_tag_179072')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.46</td>
<td class="s8 cl rt"><a href="mod2022.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2022.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2022.html#Toggle" > 47.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2022.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<hr>
<a name="inst_tag_179072"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179072" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.46</td>
<td class="s8 cl rt"><a href="mod2022.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2022.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2022.html#Toggle" > 47.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2022.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.87</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 52.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod932.html#inst_tag_69755" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1524.html#inst_tag_110742" id="tag_urg_inst_110742">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13508" id="tag_urg_inst_13508">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1926.html#inst_tag_176063" id="tag_urg_inst_176063">If</a></td>
<td class="s4 cl rt"> 49.39</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod441.html#inst_tag_32073" id="tag_urg_inst_32073">Ifpa</a></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_178600" id="tag_urg_inst_178600">Io</a></td>
<td class="s4 cl rt"> 44.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2064.html#inst_tag_181567" id="tag_urg_inst_181567">Ip</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1631_0.html#inst_tag_131529" id="tag_urg_inst_131529">Irspp</a></td>
<td class="s5 cl rt"> 50.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1936.html#inst_tag_176087" id="tag_urg_inst_176087">It</a></td>
<td class="s5 cl rt"> 57.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1754.html#inst_tag_150620" id="tag_urg_inst_150620">uci8929b15012</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod980.html#inst_tag_70748" id="tag_urg_inst_70748">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_78039" id="tag_urg_inst_78039">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87321" id="tag_urg_inst_87321">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240560" id="tag_urg_inst_240560">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1980_1.html#inst_tag_178746" id="tag_urg_inst_178746">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1149.html#inst_tag_78072" id="tag_urg_inst_78072">uu922e3a49</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_33101" id="tag_urg_inst_33101">uua42ce297cd</a></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2022.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20708</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20713</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>20719</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20732</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20749</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20755</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20759</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20784</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20873</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>20951</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20962</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21151</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21156</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>21264</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
20707                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20708      1/1          		if ( ! Sys_Clk_RstN )
20709      1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
20710      1/1          		else if ( u_d27a )
20711      1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
20712                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20713      1/1          		if ( ! Sys_Clk_RstN )
20714      1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
20715      1/1          		else if ( u_d27a )
20716      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
20717                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
20718                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
20719      1/1          		case ( uu_cc5c_caseSel )
20720      1/1          			2'b01   : u_cc5c = 4'b0000 ;
20721      1/1          			2'b10   : u_cc5c = 4'b0100 ;
20722      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
20723      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
20724                   		endcase
20725                   	end
20726                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20727      1/1          		if ( ! Sys_Clk_RstN )
20728      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
20729      1/1          		else if ( u_d27a )
20730      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
20731                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20732      1/1          		if ( ! Sys_Clk_RstN )
20733      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
20734      1/1          		else if ( u_d27a )
20735      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
20736                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
20737                   		.Clk( Sys_Clk )
20738                   	,	.Clk_ClkS( Sys_Clk_ClkS )
20739                   	,	.Clk_En( Sys_Clk_En )
20740                   	,	.Clk_EnS( Sys_Clk_EnS )
20741                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
20742                   	,	.Clk_RstN( Sys_Clk_RstN )
20743                   	,	.Clk_Tm( Sys_Clk_Tm )
20744                   	,	.O( u_bb4d )
20745                   	,	.Reset( NextRsp1 )
20746                   	,	.Set( CxtEn &amp; CxtId )
20747                   	);
20748                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20749      1/1          		if ( ! Sys_Clk_RstN )
20750      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
20751      1/1          		else if ( u_d27a )
20752      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
20753                   	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
20754                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20755      1/1          		if ( ! Sys_Clk_RstN )
20756      1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
20757      1/1          		else if ( u_d27a )
20758      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
20759      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
20760      1/1          			1'b1    : u_1002 = Cxt_0 ;
20761      <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
20762                   		endcase
20763                   	end
20764                   	rsnoc_z_H_R_U_B_B_A274 Ib(
20765                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
20766                   	);
20767                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
20768                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
20769                   	);
20770                   	assign uRsp_Status_caseSel =
20771                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
20772                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
20773                   					&amp;	Rsp2_Status == 2'b01
20774                   				&amp;
20775                   				Rsp_Last
20776                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
20777                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
20778                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
20779                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
20780                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
20781                   		}
20782                   		;
20783                   	always @( uRsp_Status_caseSel ) begin
20784      1/1          		case ( uRsp_Status_caseSel )
20785      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
20786      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
20787      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
20788      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
20789      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
20790      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
20791                   		endcase
20792                   	end
20793                   	rsnoc_z_H_R_G_T2_P_U_160d348c Ip(
20794                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
20795                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
20796                   	,	.Cxt_Echo( CxtPkt_Echo )
20797                   	,	.Cxt_Head( CxtPkt_Head )
20798                   	,	.Cxt_Len1( CxtPkt_Len1 )
20799                   	,	.Cxt_OpcT( CxtPkt_OpcT )
20800                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
20801                   	,	.CxtUsed( CxtUsed )
20802                   	,	.Rx_CxtId( 1'b1 )
20803                   	,	.Rx_Head( RxPkt_Head )
20804                   	,	.Rx_Last( RxPkt_Last )
20805                   	,	.Rx_Opc( RxPkt_Opc )
20806                   	,	.Rx_Pld( RxPkt_Pld )
20807                   	,	.Rx_Rdy( RxPkt_Rdy )
20808                   	,	.Rx_Status( RxPkt_Status )
20809                   	,	.Rx_Vld( RxPkt_Vld )
20810                   	,	.Sys_Clk( Sys_Clk )
20811                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20812                   	,	.Sys_Clk_En( Sys_Clk_En )
20813                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20814                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20815                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20816                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20817                   	,	.Sys_Pwr_Idle( )
20818                   	,	.Sys_Pwr_WakeUp( )
20819                   	,	.Tx_Data( TxPkt_Data )
20820                   	,	.Tx_Head( TxPkt_Head )
20821                   	,	.Tx_Rdy( TxPkt_Rdy )
20822                   	,	.Tx_Tail( TxPkt_Tail )
20823                   	,	.Tx_Vld( TxPkt_Vld )
20824                   	,	.TxCxtId( TxPktCxtId )
20825                   	,	.TxLast( TxPktLast )
20826                   	);
20827                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
20828                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
20829                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
20830                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
20831                   		.CxtUsed( CxtUsed )
20832                   	,	.FreeCxt( CtxFreeId )
20833                   	,	.FreeVld( CxtFreeVld )
20834                   	,	.NewCxt( CxtId )
20835                   	,	.NewRdy( CxtRdy )
20836                   	,	.NewVld( CxtEn )
20837                   	,	.Sys_Clk( Sys_Clk )
20838                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20839                   	,	.Sys_Clk_En( Sys_Clk_En )
20840                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20841                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20842                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20843                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20844                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
20845                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
20846                   	);
20847                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
20848                   	rsnoc_z_H_R_G_T2_O_U_c1df3542 Io(
20849                   		.Cxt_0( Cxt_0 )
20850                   	,	.CxtUsed( CxtUsed )
20851                   	,	.Rdy( OrdRdy )
20852                   	,	.Req_AddLd0( Req1_AddLd0 )
20853                   	,	.Req_AddMdL( Req1_AddMdL )
20854                   	,	.Req_Len1( Req1_Len1 )
20855                   	,	.Req_OpcT( Req1_OpcT )
20856                   	,	.Req_RouteId( Req1_RouteId )
20857                   	,	.Req_Strm( 1'b0 )
20858                   	,	.ReqRdy( TrnRdy )
20859                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
20860                   	,	.Sys_Clk( Sys_Clk )
20861                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20862                   	,	.Sys_Clk_En( Sys_Clk_En )
20863                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20864                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20865                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20866                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20867                   	,	.Sys_Pwr_Idle( )
20868                   	,	.Sys_Pwr_WakeUp( )
20869                   	);
20870                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
20871                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
20872                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20873      1/1          		if ( ! Sys_Clk_RstN )
20874      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
20875      1/1          		else if ( NextTrn )
20876      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
20877                   	rsnoc_z_H_R_G_T2_T_U_160d348c It(
20878                   		.AddrBase( IdInfo_0_AddrBase )
20879                   	,	.Cmd_Echo( Req1_Echo )
20880                   	,	.Cmd_KeyId( Req1_KeyId )
20881                   	,	.Cmd_Len1( Req1_Len1 )
20882                   	,	.Cmd_Lock( Req1_Lock )
20883                   	,	.Cmd_OpcT( Req1_OpcT )
20884                   	,	.Cmd_RawAddr( Req1_RawAddr )
20885                   	,	.Cmd_RouteId( Req1_RouteId )
20886                   	,	.Cmd_Status( Req1_Status )
20887                   	,	.Cmd_User( Req1_User )
20888                   	,	.HitId( Translation_0_Id )
20889                   	,	.Pld_Data( Pld_Data )
20890                   	,	.Pld_Last( Pld_Last )
20891                   	,	.Rdy( TrnRdy )
20892                   	,	.Rx_Data( RxErr_Data )
20893                   	,	.Rx_Head( RxErr_Head )
20894                   	,	.Rx_Rdy( RxErr_Rdy )
20895                   	,	.Rx_Tail( RxErr_Tail )
20896                   	,	.Rx_Vld( RxErr_Vld )
20897                   	,	.Sys_Clk( Sys_Clk )
20898                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20899                   	,	.Sys_Clk_En( Sys_Clk_En )
20900                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20901                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20902                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20903                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20904                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
20905                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
20906                   	,	.Vld( TrnVld )
20907                   	);
20908                   	assign Req1_Addr = Req1_RawAddr;
20909                   	assign PipeIn_Addr = Req1_Addr;
20910                   	assign u_cb9b_0 = PipeIn_Addr;
20911                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
20912                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
20913                   	assign u_c4ee = Req1_Len1 [6:2];
20914                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
20915                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
20916                   	assign PipeIn_BurstType = Req1_BurstType;
20917                   	assign u_cb9b_1 = PipeIn_BurstType;
20918                   	assign u_cb9b_11 = PipeIn_Opc;
20919                   	assign PipeIn_Urg = Req1_Urg;
20920                   	assign u_cb9b_17 = PipeIn_Urg;
20921                   	assign PipeIn_User = Req1_User;
20922                   	assign u_cb9b_19 = PipeIn_User;
20923                   	assign PipeIn_Data = Pld_Data;
20924                   	assign u_cb9b_2 = PipeIn_Data;
20925                   	assign Req1_Fail = Req1_Status == 2'b11;
20926                   	assign PipeIn_Fail = Req1_Fail;
20927                   	assign u_cb9b_4 = PipeIn_Fail;
20928                   	assign PipeIn_Head = ReqHead;
20929                   	assign u_cb9b_6 = PipeIn_Head;
20930                   	assign PipeIn_Last = Pld_Last;
20931                   	assign u_cb9b_7 = PipeIn_Last;
20932                   	assign PipeIn_Len1 = Req1_Len1;
20933                   	assign u_cb9b_8 = PipeIn_Len1;
20934                   	assign PipeIn_Lock = Req1_Lock;
20935                   	assign u_cb9b_9 = PipeIn_Lock;
20936                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
20937                   	assign PostRdy = GenLcl_Req_Rdy;
20938                   	assign PipeOut_Urg = u_d4d9_17;
20939                   	assign PipeOut_Head = u_d4d9_6;
20940                   	assign PipeOutHead = PipeOut_Head;
20941                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
20942                   	assign uReq1_Opc_caseSel =
20943                   		{		Req1_OpcT == 4'b0110
20944                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
20945                   			,	Req1_OpcT == 4'b0011
20946                   			,	Req1_OpcT == 4'b0010
20947                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
20948                   		}
20949                   		;
20950                   	always @( uReq1_Opc_caseSel ) begin
20951      1/1          		case ( uReq1_Opc_caseSel )
20952      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
20953      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
20954      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
20955      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
20956      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
20957      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
20958                   		endcase
20959                   	end
20960                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
20961                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
20962      1/1          		case ( uPipeIn_Opc_caseSel )
20963      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
20964      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
20965      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
20966      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
20967      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
20968                   		endcase
20969                   	end
20970                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
20971                   		.Rx_0( u_cb9b_0 )
20972                   	,	.Rx_1( u_cb9b_1 )
20973                   	,	.Rx_11( u_cb9b_11 )
20974                   	,	.Rx_14( 1'b0 )
20975                   	,	.Rx_15( 1'b0 )
20976                   	,	.Rx_17( u_cb9b_17 )
20977                   	,	.Rx_19( u_cb9b_19 )
20978                   	,	.Rx_2( u_cb9b_2 )
20979                   	,	.Rx_4( u_cb9b_4 )
20980                   	,	.Rx_6( u_cb9b_6 )
20981                   	,	.Rx_7( u_cb9b_7 )
20982                   	,	.Rx_8( u_cb9b_8 )
20983                   	,	.Rx_9( u_cb9b_9 )
20984                   	,	.RxRdy( ReqRdy )
20985                   	,	.RxVld( ReqVld )
20986                   	,	.Sys_Clk( Sys_Clk )
20987                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20988                   	,	.Sys_Clk_En( Sys_Clk_En )
20989                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20990                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20991                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20992                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20993                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
20994                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
20995                   	,	.Tx_0( u_d4d9_0 )
20996                   	,	.Tx_1( u_d4d9_1 )
20997                   	,	.Tx_11( u_d4d9_11 )
20998                   	,	.Tx_14( u_d4d9_14 )
20999                   	,	.Tx_15( u_d4d9_15 )
21000                   	,	.Tx_17( u_d4d9_17 )
21001                   	,	.Tx_19( u_d4d9_19 )
21002                   	,	.Tx_2( u_d4d9_2 )
21003                   	,	.Tx_4( u_d4d9_4 )
21004                   	,	.Tx_6( u_d4d9_6 )
21005                   	,	.Tx_7( u_d4d9_7 )
21006                   	,	.Tx_8( u_d4d9_8 )
21007                   	,	.Tx_9( u_d4d9_9 )
21008                   	,	.TxRdy( PipeOutRdy )
21009                   	,	.TxVld( PipeOutVld )
21010                   	);
21011                   	assign PipeOut_Addr = u_d4d9_0;
21012                   	assign GenLcl_Req_Addr = PipeOut_Addr;
21013                   	assign PipeOut_Data = u_d4d9_2;
21014                   	assign MyDatum = PipeOut_Data [35:0];
21015                   	assign MyData = { 2'b0 , MyDatum };
21016                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
21017                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
21018                   	);
21019                   	assign PipeOut_Fail = u_d4d9_4;
21020                   	assign NullBe = PipeOut_Fail;
21021                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
21022                   	assign GenLcl_Req_Vld = PostVld;
21023                   	assign PipeOut_Last = u_d4d9_7;
21024                   	assign GenLcl_Req_Last = PipeOut_Last;
21025                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
21026                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
21027                   	assign PipeOut_BurstType = u_d4d9_1;
21028                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
21029                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
21030                   	assign PipeOut_Len1 = u_d4d9_8;
21031                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
21032                   	assign PipeOut_Lock = u_d4d9_9;
21033                   	assign GenLcl_Req_Lock = PipeOut_Lock;
21034                   	assign PipeOut_Opc = u_d4d9_11;
21035                   	assign GenLcl_Req_Opc = PipeOut_Opc;
21036                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
21037                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
21038                   	assign PipeOut_SeqUnique = u_d4d9_15;
21039                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
21040                   	assign PipeOut_User = u_d4d9_19;
21041                   	assign GenLcl_Req_User = PipeOut_User;
21042                   	assign Rsp0_Rdy = Rsp1_Rdy;
21043                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
21044                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
21045                   		.Clk( Sys_Clk )
21046                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21047                   	,	.Clk_En( Sys_Clk_En )
21048                   	,	.Clk_EnS( Sys_Clk_EnS )
21049                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21050                   	,	.Clk_RstN( Sys_Clk_RstN )
21051                   	,	.Clk_Tm( Sys_Clk_Tm )
21052                   	,	.En( GenLcl_Req_Vld )
21053                   	,	.O( u_43f9 )
21054                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
21055                   	,	.Set( NullBe &amp; PipeOutHead )
21056                   	);
21057                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
21058                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21059                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21060                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21061                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21062                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21063                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21064                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21065                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21066                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21067                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21068                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21069                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21070                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21071                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21072                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21073                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21074                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
21075                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21076                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21077                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21078                   	,	.GenPrt_Req_Be( u_Req_Be )
21079                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21080                   	,	.GenPrt_Req_Data( u_Req_Data )
21081                   	,	.GenPrt_Req_Last( u_Req_Last )
21082                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21083                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21084                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21085                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21086                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21087                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21088                   	,	.GenPrt_Req_User( u_Req_User )
21089                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21090                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21091                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21092                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21093                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21094                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21095                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21096                   	);
21097                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
21098                   		.GenLcl_Req_Addr( u_Req_Addr )
21099                   	,	.GenLcl_Req_Be( u_Req_Be )
21100                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
21101                   	,	.GenLcl_Req_Data( u_Req_Data )
21102                   	,	.GenLcl_Req_Last( u_Req_Last )
21103                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
21104                   	,	.GenLcl_Req_Lock( u_Req_Lock )
21105                   	,	.GenLcl_Req_Opc( u_Req_Opc )
21106                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
21107                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21108                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
21109                   	,	.GenLcl_Req_User( u_Req_User )
21110                   	,	.GenLcl_Req_Vld( u_Req_Vld )
21111                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
21112                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
21113                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
21114                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21115                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
21116                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
21117                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
21118                   	,	.GenPrt_Req_Be( Gen_Req_Be )
21119                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
21120                   	,	.GenPrt_Req_Data( Gen_Req_Data )
21121                   	,	.GenPrt_Req_Last( Gen_Req_Last )
21122                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
21123                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
21124                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
21125                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
21126                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
21127                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
21128                   	,	.GenPrt_Req_User( Gen_Req_User )
21129                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
21130                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
21131                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
21132                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
21133                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
21134                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
21135                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
21136                   	,	.Sys_Clk( Sys_Clk )
21137                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
21138                   	,	.Sys_Clk_En( Sys_Clk_En )
21139                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
21140                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
21141                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
21142                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
21143                   	,	.Sys_Pwr_Idle( u_70_Idle )
21144                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
21145                   	);
21146                   	assign IdInfo_0_Id = Translation_0_Id;
21147                   	assign IdInfo_1_Id = Req1_KeyId;
21148                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
21149                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
21150                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21151      1/1          		if ( ! Sys_Clk_RstN )
21152      1/1          			Load &lt;= #1.0 ( 2'b0 );
21153      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
21154                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
21155                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21156      1/1          		if ( ! Sys_Clk_RstN )
21157      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
21158      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
21159                   	assign RxInt_Rdy = RxIn_Rdy;
21160                   	assign Rx_Rdy = RxInt_Rdy;
21161                   	assign WakeUp_Rx = Rx_Vld;
21162                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
21163                   	assign u_5446 = RxIn_Data [110:94];
21164                   	assign Translation_0_Aperture = u_5446 [16:5];
21165                   	assign TxBypData = TxIn_Data [37:0];
21166                   	assign TxLcl_Data =
21167                   		{			{	TxIn_Data [111]
21168                   			,	TxIn_Data [110:94]
21169                   			,	TxIn_Data [93:90]
21170                   			,	TxIn_Data [89:88]
21171                   			,	TxIn_Data [87:81]
21172                   			,	TxIn_Data [80:49]
21173                   			,	TxIn_Data [48:41]
21174                   			,	TxIn_Data [40:38]
21175                   			}
21176                   		,
21177                   		TxBypData
21178                   		};
21179                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
21180                   	assign TxLcl_Head = TxIn_Head;
21181                   	assign Tx_Head = TxLcl_Head;
21182                   	assign TxLcl_Tail = TxIn_Tail;
21183                   	assign Tx_Tail = TxLcl_Tail;
21184                   	assign TxLcl_Vld = TxIn_Vld;
21185                   	assign Tx_Vld = TxLcl_Vld;
21186                   	assign WakeUp_Other = 1'b0;
21187                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
21188                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
21189                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
21190                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
21191                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
21192                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
21193                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
21194                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
21195                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
21196                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
21197                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
21198                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
21199                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
21200                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
21201                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
21202                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
21203                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
21204                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
21205                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
21206                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
21207                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
21208                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
21209                   	assign u_3ded_Data_Last = RxIn_Data [37];
21210                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
21211                   	assign u_3ded_Data_Err = RxIn_Data [36];
21212                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
21213                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
21214                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
21215                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
21216                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
21217                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
21218                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
21219                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
21220                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
21221                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
21222                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
21223                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
21224                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
21225                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
21226                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
21227                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
21228                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
21229                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
21230                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
21231                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
21232                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
21233                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
21234                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
21235                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
21236                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
21237                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
21238                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
21239                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
21240                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
21241                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
21242                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
21243                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
21244                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
21245                   	assign u_6807_Data_Last = TxIn_Data [37];
21246                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
21247                   	assign u_6807_Data_Err = TxIn_Data [36];
21248                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
21249                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
21250                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
21251                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
21252                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
21253                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
21254                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
21255                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
21256                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
21257                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
21258                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
21259                   	assign u_5ddf = CxtUsed;
21260                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
21261                   	// synopsys translate_off
21262                   	// synthesis translate_off
21263                   	always @( posedge Sys_Clk )
21264      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
21265      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
21266      <font color = "grey">unreachable  </font>				dontStop = 0;
21267      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
21268      <font color = "grey">unreachable  </font>				if (!dontStop) begin
21269      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
21270      <font color = "grey">unreachable  </font>					$stop;
21271                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21272                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2022.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20711
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20716
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20730
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20735
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20752
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20758
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20915
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21148
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2022.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">492</td>
<td class="rt">47.67 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">247</td>
<td class="rt">47.87 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">245</td>
<td class="rt">47.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">29</td>
<td class="rt">53.70 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">492</td>
<td class="rt">47.67 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">247</td>
<td class="rt">47.87 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">245</td>
<td class="rt">47.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[57:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2022.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20915</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20708</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20713</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">20719</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20727</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20732</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20749</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20755</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">20759</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">20784</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">20873</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">20951</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">20962</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21151</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21156</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20915      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21148      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20708      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20709      			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
20710      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20711      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20713      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20714      			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
20715      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20716      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20719      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
20720      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
20721      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
20722      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
20723      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20727      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20728      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
20729      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20730      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20732      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20733      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
20734      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20735      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20749      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20750      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
20751      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20752      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20755      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20756      			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
20757      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20758      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20759      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
20760      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
20761      			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20784      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
20785      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20786      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
20787      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20788      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
20789      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20790      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20873      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20874      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
20875      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
20876      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20951      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
20952      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
20953      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
20954      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
20955      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
20956      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
20957      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20962      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
20963      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
20964      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
20965      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
20966      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
20967      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21151      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21152      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
21153      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21156      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21157      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
21158      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_179072">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
