
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         000123e0  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000005ec  0801a3e0  0801a3e0  0002a3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0801a9cc  0801a9cc  000301fc  2**0
                  CONTENTS
  6 .ARM          00000008  0801a9cc  0801a9cc  0002a9cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801a9d4  0801a9d4  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801a9d4  0801a9d4  0002a9d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801a9d8  0801a9d8  0002a9d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001fc  20000000  0801a9dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000cb8  200001fc  0801abd8  000301fc  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000eb4  0801abd8  00030eb4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00024c26  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004e7b  00000000  00000000  00054e52  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001708  00000000  00000000  00059cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014b8  00000000  00000000  0005b3d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00026ce2  00000000  00000000  0005c890  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00017307  00000000  00000000  00083572  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c97fc  00000000  00000000  0009a879  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00164075  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007248  00000000  00000000  001640f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001fc 	.word	0x200001fc
 800801c:	00000000 	.word	0x00000000
 8008020:	0801a3c8 	.word	0x0801a3c8

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000200 	.word	0x20000200
 800803c:	0801a3c8 	.word	0x0801a3c8

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	711a      	strb	r2, [r3, #4]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	719a      	strb	r2, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	71da      	strb	r2, [r3, #7]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:

int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4ba8      	ldr	r3, [pc, #672]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e36:	795b      	ldrb	r3, [r3, #5]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 8177 	bhi.w	800912c <GetWallCtrlDirection+0x2fc>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008f09 	.word	0x08008f09
 8008e4c:	08008fbd 	.word	0x08008fbd
 8008e50:	08009071 	.word	0x08009071
	{
	case north:
		if(Wall[Pos.X][Pos.Y].north == wall)
 8008e54:	4ba0      	ldr	r3, [pc, #640]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b9f      	ldr	r3, [pc, #636]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a9e      	ldr	r2, [pc, #632]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <GetWallCtrlDirection+0x48>
		{
			return F_WALL_PID;
 8008e74:	2308      	movs	r3, #8
 8008e76:	e15a      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e78:	4b97      	ldr	r3, [pc, #604]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	4b96      	ldr	r3, [pc, #600]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e80:	785b      	ldrb	r3, [r3, #1]
 8008e82:	4619      	mov	r1, r3
 8008e84:	4a95      	ldr	r2, [pc, #596]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008e86:	0103      	lsls	r3, r0, #4
 8008e88:	440b      	add	r3, r1
 8008e8a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d111      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
 8008e98:	4b8f      	ldr	r3, [pc, #572]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b8e      	ldr	r3, [pc, #568]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a8d      	ldr	r2, [pc, #564]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return D_WALL_PID;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e138      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008ebc:	4b86      	ldr	r3, [pc, #536]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b85      	ldr	r3, [pc, #532]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a84      	ldr	r2, [pc, #528]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return R_WALL_PID;
 8008edc:	2303      	movs	r3, #3
 8008ede:	e126      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ee0:	4b7d      	ldr	r3, [pc, #500]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	4b7c      	ldr	r3, [pc, #496]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ee8:	785b      	ldrb	r3, [r3, #1]
 8008eea:	4619      	mov	r1, r3
 8008eec:	4a7b      	ldr	r2, [pc, #492]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008eee:	0103      	lsls	r3, r0, #4
 8008ef0:	440b      	add	r3, r1
 8008ef2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ef6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d101      	bne.n	8008f04 <GetWallCtrlDirection+0xd4>
		{
			return L_WALL_PID;
 8008f00:	2302      	movs	r3, #2
 8008f02:	e114      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8008f04:	2306      	movs	r3, #6
 8008f06:	e112      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].east == wall)
 8008f08:	4b73      	ldr	r3, [pc, #460]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	4b72      	ldr	r3, [pc, #456]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	4619      	mov	r1, r3
 8008f14:	4a71      	ldr	r2, [pc, #452]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f16:	0103      	lsls	r3, r0, #4
 8008f18:	440b      	add	r3, r1
 8008f1a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <GetWallCtrlDirection+0xfc>
		{
			return F_WALL_PID;
 8008f28:	2308      	movs	r3, #8
 8008f2a:	e100      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008f2c:	4b6a      	ldr	r3, [pc, #424]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	4618      	mov	r0, r3
 8008f32:	4b69      	ldr	r3, [pc, #420]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f34:	785b      	ldrb	r3, [r3, #1]
 8008f36:	4619      	mov	r1, r3
 8008f38:	4a68      	ldr	r2, [pc, #416]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f3a:	0103      	lsls	r3, r0, #4
 8008f3c:	440b      	add	r3, r1
 8008f3e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f42:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d111      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
 8008f4c:	4b62      	ldr	r3, [pc, #392]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b61      	ldr	r3, [pc, #388]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a60      	ldr	r2, [pc, #384]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return D_WALL_PID;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e0de      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f70:	4b59      	ldr	r3, [pc, #356]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	4618      	mov	r0, r3
 8008f76:	4b58      	ldr	r3, [pc, #352]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f78:	785b      	ldrb	r3, [r3, #1]
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	4a57      	ldr	r2, [pc, #348]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f7e:	0103      	lsls	r3, r0, #4
 8008f80:	440b      	add	r3, r1
 8008f82:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f86:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d101      	bne.n	8008f94 <GetWallCtrlDirection+0x164>
		{
			return L_WALL_PID;
 8008f90:	2302      	movs	r3, #2
 8008f92:	e0cc      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f94:	4b50      	ldr	r3, [pc, #320]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b4f      	ldr	r3, [pc, #316]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a4e      	ldr	r2, [pc, #312]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return R_WALL_PID;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e0ba      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8008fb8:	2306      	movs	r3, #6
 8008fba:	e0b8      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].south == wall)
 8008fbc:	4b46      	ldr	r3, [pc, #280]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	4b45      	ldr	r3, [pc, #276]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fc4:	785b      	ldrb	r3, [r3, #1]
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	4a44      	ldr	r2, [pc, #272]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fca:	0103      	lsls	r3, r0, #4
 8008fcc:	440b      	add	r3, r1
 8008fce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fd2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d101      	bne.n	8008fe0 <GetWallCtrlDirection+0x1b0>
		{
			return F_WALL_PID;
 8008fdc:	2308      	movs	r3, #8
 8008fde:	e0a6      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008fe0:	4b3d      	ldr	r3, [pc, #244]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	4b3c      	ldr	r3, [pc, #240]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fe8:	785b      	ldrb	r3, [r3, #1]
 8008fea:	4619      	mov	r1, r3
 8008fec:	4a3b      	ldr	r2, [pc, #236]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fee:	0103      	lsls	r3, r0, #4
 8008ff0:	440b      	add	r3, r1
 8008ff2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d111      	bne.n	8009024 <GetWallCtrlDirection+0x1f4>
 8009000:	4b35      	ldr	r3, [pc, #212]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	4618      	mov	r0, r3
 8009006:	4b34      	ldr	r3, [pc, #208]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009008:	785b      	ldrb	r3, [r3, #1]
 800900a:	4619      	mov	r1, r3
 800900c:	4a33      	ldr	r2, [pc, #204]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 800900e:	0103      	lsls	r3, r0, #4
 8009010:	440b      	add	r3, r1
 8009012:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009016:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b01      	cmp	r3, #1
 800901e:	d101      	bne.n	8009024 <GetWallCtrlDirection+0x1f4>
		{
			return D_WALL_PID;
 8009020:	2301      	movs	r3, #1
 8009022:	e084      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8009024:	4b2c      	ldr	r3, [pc, #176]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b2b      	ldr	r3, [pc, #172]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a2a      	ldr	r2, [pc, #168]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return L_WALL_PID;
 8009044:	2302      	movs	r3, #2
 8009046:	e072      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8009048:	4b23      	ldr	r3, [pc, #140]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b22      	ldr	r3, [pc, #136]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a21      	ldr	r2, [pc, #132]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e060      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 800906c:	2306      	movs	r3, #6
 800906e:	e05e      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;
	case west:
		if(Wall[Pos.X][Pos.Y].west == wall)
 8009070:	4b19      	ldr	r3, [pc, #100]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	4618      	mov	r0, r3
 8009076:	4b18      	ldr	r3, [pc, #96]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009078:	785b      	ldrb	r3, [r3, #1]
 800907a:	4619      	mov	r1, r3
 800907c:	4a17      	ldr	r2, [pc, #92]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 800907e:	0103      	lsls	r3, r0, #4
 8009080:	440b      	add	r3, r1
 8009082:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009086:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	d101      	bne.n	8009094 <GetWallCtrlDirection+0x264>
		{
			return F_WALL_PID;
 8009090:	2308      	movs	r3, #8
 8009092:	e04c      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009094:	4b10      	ldr	r3, [pc, #64]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	4618      	mov	r0, r3
 800909a:	4b0f      	ldr	r3, [pc, #60]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800909c:	785b      	ldrb	r3, [r3, #1]
 800909e:	4619      	mov	r1, r3
 80090a0:	4a0e      	ldr	r2, [pc, #56]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 80090a2:	0103      	lsls	r3, r0, #4
 80090a4:	440b      	add	r3, r1
 80090a6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090aa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d115      	bne.n	80090e0 <GetWallCtrlDirection+0x2b0>
 80090b4:	4b08      	ldr	r3, [pc, #32]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	4618      	mov	r0, r3
 80090ba:	4b07      	ldr	r3, [pc, #28]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 80090bc:	785b      	ldrb	r3, [r3, #1]
 80090be:	4619      	mov	r1, r3
 80090c0:	4a06      	ldr	r2, [pc, #24]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 80090c2:	0103      	lsls	r3, r0, #4
 80090c4:	440b      	add	r3, r1
 80090c6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090ca:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d105      	bne.n	80090e0 <GetWallCtrlDirection+0x2b0>
		{
			return D_WALL_PID;
 80090d4:	2301      	movs	r3, #1
 80090d6:	e02a      	b.n	800912e <GetWallCtrlDirection+0x2fe>
 80090d8:	20000000 	.word	0x20000000
 80090dc:	2000099c 	.word	0x2000099c
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 80090e0:	4b15      	ldr	r3, [pc, #84]	; (8009138 <GetWallCtrlDirection+0x308>)
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	4618      	mov	r0, r3
 80090e6:	4b14      	ldr	r3, [pc, #80]	; (8009138 <GetWallCtrlDirection+0x308>)
 80090e8:	785b      	ldrb	r3, [r3, #1]
 80090ea:	4619      	mov	r1, r3
 80090ec:	4a13      	ldr	r2, [pc, #76]	; (800913c <GetWallCtrlDirection+0x30c>)
 80090ee:	0103      	lsls	r3, r0, #4
 80090f0:	440b      	add	r3, r1
 80090f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090f6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d101      	bne.n	8009104 <GetWallCtrlDirection+0x2d4>
		{
			return R_WALL_PID;
 8009100:	2303      	movs	r3, #3
 8009102:	e014      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 8009104:	4b0c      	ldr	r3, [pc, #48]	; (8009138 <GetWallCtrlDirection+0x308>)
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	4618      	mov	r0, r3
 800910a:	4b0b      	ldr	r3, [pc, #44]	; (8009138 <GetWallCtrlDirection+0x308>)
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	4619      	mov	r1, r3
 8009110:	4a0a      	ldr	r2, [pc, #40]	; (800913c <GetWallCtrlDirection+0x30c>)
 8009112:	0103      	lsls	r3, r0, #4
 8009114:	440b      	add	r3, r1
 8009116:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800911a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800911e:	b2db      	uxtb	r3, r3
 8009120:	2b01      	cmp	r3, #1
 8009122:	d101      	bne.n	8009128 <GetWallCtrlDirection+0x2f8>
		{
			return L_WALL_PID;
 8009124:	2302      	movs	r3, #2
 8009126:	e002      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8009128:	2306      	movs	r3, #6
 800912a:	e000      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;

	default:
		//
		return N_WALL_PID;
 800912c:	2306      	movs	r3, #6
		break;
	}

}
 800912e:	4618      	mov	r0, r3
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	20000000 	.word	0x20000000
 800913c:	2000099c 	.word	0x2000099c

08009140 <ChangeCardinal>:

void ChangeCardinal()
{
 8009140:	b480      	push	{r7}
 8009142:	af00      	add	r7, sp, #0
	switch(Pos.Dir)
 8009144:	4b11      	ldr	r3, [pc, #68]	; (800918c <ChangeCardinal+0x4c>)
 8009146:	791b      	ldrb	r3, [r3, #4]
 8009148:	2b02      	cmp	r3, #2
 800914a:	d012      	beq.n	8009172 <ChangeCardinal+0x32>
 800914c:	2b03      	cmp	r3, #3
 800914e:	d009      	beq.n	8009164 <ChangeCardinal+0x24>
 8009150:	2b01      	cmp	r3, #1
 8009152:	d000      	beq.n	8009156 <ChangeCardinal+0x16>
		break;
	case back:
		Pos.Car += 2;
		break;
	default:
		break;
 8009154:	e014      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car ++;
 8009156:	4b0d      	ldr	r3, [pc, #52]	; (800918c <ChangeCardinal+0x4c>)
 8009158:	795b      	ldrb	r3, [r3, #5]
 800915a:	3301      	adds	r3, #1
 800915c:	b2da      	uxtb	r2, r3
 800915e:	4b0b      	ldr	r3, [pc, #44]	; (800918c <ChangeCardinal+0x4c>)
 8009160:	715a      	strb	r2, [r3, #5]
		break;
 8009162:	e00d      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car --;
 8009164:	4b09      	ldr	r3, [pc, #36]	; (800918c <ChangeCardinal+0x4c>)
 8009166:	795b      	ldrb	r3, [r3, #5]
 8009168:	3b01      	subs	r3, #1
 800916a:	b2da      	uxtb	r2, r3
 800916c:	4b07      	ldr	r3, [pc, #28]	; (800918c <ChangeCardinal+0x4c>)
 800916e:	715a      	strb	r2, [r3, #5]
		break;
 8009170:	e006      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car += 2;
 8009172:	4b06      	ldr	r3, [pc, #24]	; (800918c <ChangeCardinal+0x4c>)
 8009174:	795b      	ldrb	r3, [r3, #5]
 8009176:	3302      	adds	r3, #2
 8009178:	b2da      	uxtb	r2, r3
 800917a:	4b04      	ldr	r3, [pc, #16]	; (800918c <ChangeCardinal+0x4c>)
 800917c:	715a      	strb	r2, [r3, #5]
		break;
 800917e:	bf00      	nop
	}

}
 8009180:	bf00      	nop
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	20000000 	.word	0x20000000

08009190 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 8009194:	4b03      	ldr	r3, [pc, #12]	; (80091a4 <WallSafe+0x14>)
 8009196:	2200      	movs	r2, #0
 8009198:	71da      	strb	r2, [r3, #7]
}
 800919a:	bf00      	nop
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr
 80091a4:	20000000 	.word	0x20000000

080091a8 <WallWarn>:
void WallWarn()
{
 80091a8:	b480      	push	{r7}
 80091aa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 80091ac:	4b03      	ldr	r3, [pc, #12]	; (80091bc <WallWarn+0x14>)
 80091ae:	2201      	movs	r2, #1
 80091b0:	71da      	strb	r2, [r3, #7]
}
 80091b2:	bf00      	nop
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	20000000 	.word	0x20000000

080091c0 <ControlWall>:
void ControlWall()
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 80091c6:	f7ff fe33 	bl	8008e30 <GetWallCtrlDirection>
 80091ca:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 80091cc:	2100      	movs	r1, #0
 80091ce:	2002      	movs	r0, #2
 80091d0:	f006 fd76 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 80091d4:	2100      	movs	r1, #0
 80091d6:	2003      	movs	r0, #3
 80091d8:	f006 fd72 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 80091dc:	2100      	movs	r1, #0
 80091de:	2001      	movs	r0, #1
 80091e0:	f006 fd6e 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 80091e4:	2100      	movs	r1, #0
 80091e6:	2000      	movs	r0, #0
 80091e8:	f006 fd6a 	bl	800fcc0 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 80091ec:	4b7c      	ldr	r3, [pc, #496]	; (80093e0 <ControlWall+0x220>)
 80091ee:	791b      	ldrb	r3, [r3, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d13f      	bne.n	8009274 <ControlWall+0xb4>
	{
		switch(Pos.Act)
 80091f4:	4b7a      	ldr	r3, [pc, #488]	; (80093e0 <ControlWall+0x220>)
 80091f6:	799b      	ldrb	r3, [r3, #6]
 80091f8:	2b05      	cmp	r3, #5
 80091fa:	f200 80ec 	bhi.w	80093d6 <ControlWall+0x216>
 80091fe:	a201      	add	r2, pc, #4	; (adr r2, 8009204 <ControlWall+0x44>)
 8009200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009204:	0800921d 	.word	0x0800921d
 8009208:	080093d7 	.word	0x080093d7
 800920c:	080093d7 	.word	0x080093d7
 8009210:	080093d7 	.word	0x080093d7
 8009214:	080093d7 	.word	0x080093d7
 8009218:	08009227 	.word	0x08009227
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 800921c:	2101      	movs	r1, #1
 800921e:	2000      	movs	r0, #0
 8009220:	f006 fd4e 	bl	800fcc0 <PIDChangeFlag>
			//
			break;
 8009224:	e0d8      	b.n	80093d8 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2b06      	cmp	r3, #6
 800922a:	d01d      	beq.n	8009268 <ControlWall+0xa8>
 800922c:	4b6d      	ldr	r3, [pc, #436]	; (80093e4 <ControlWall+0x224>)
 800922e:	edd3 7a00 	vldr	s15, [r3]
 8009232:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800923a:	d115      	bne.n	8009268 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800923c:	4b68      	ldr	r3, [pc, #416]	; (80093e0 <ControlWall+0x220>)
 800923e:	79db      	ldrb	r3, [r3, #7]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d108      	bne.n	8009256 <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009244:	2101      	movs	r1, #1
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f006 fd3a 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800924c:	2100      	movs	r1, #0
 800924e:	2000      	movs	r0, #0
 8009250:	f006 fd36 	bl	800fcc0 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009254:	e00d      	b.n	8009272 <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009256:	2100      	movs	r1, #0
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f006 fd31 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800925e:	2101      	movs	r1, #1
 8009260:	2000      	movs	r0, #0
 8009262:	f006 fd2d 	bl	800fcc0 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009266:	e004      	b.n	8009272 <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 8009268:	2101      	movs	r1, #1
 800926a:	2000      	movs	r0, #0
 800926c:	f006 fd28 	bl	800fcc0 <PIDChangeFlag>
			}
			break;
 8009270:	e0b2      	b.n	80093d8 <ControlWall+0x218>
 8009272:	e0b1      	b.n	80093d8 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 8009274:	4b5a      	ldr	r3, [pc, #360]	; (80093e0 <ControlWall+0x220>)
 8009276:	791b      	ldrb	r3, [r3, #4]
 8009278:	2b03      	cmp	r3, #3
 800927a:	d140      	bne.n	80092fe <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 800927c:	4b58      	ldr	r3, [pc, #352]	; (80093e0 <ControlWall+0x220>)
 800927e:	799b      	ldrb	r3, [r3, #6]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d108      	bne.n	8009296 <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 8009284:	4b58      	ldr	r3, [pc, #352]	; (80093e8 <ControlWall+0x228>)
 8009286:	f04f 0200 	mov.w	r2, #0
 800928a:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800928c:	4b57      	ldr	r3, [pc, #348]	; (80093ec <ControlWall+0x22c>)
 800928e:	f04f 0200 	mov.w	r2, #0
 8009292:	601a      	str	r2, [r3, #0]





}
 8009294:	e0a0      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009296:	4b52      	ldr	r3, [pc, #328]	; (80093e0 <ControlWall+0x220>)
 8009298:	799b      	ldrb	r3, [r3, #6]
 800929a:	2b01      	cmp	r3, #1
 800929c:	d11d      	bne.n	80092da <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2b06      	cmp	r3, #6
 80092a2:	d015      	beq.n	80092d0 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80092a4:	4b4e      	ldr	r3, [pc, #312]	; (80093e0 <ControlWall+0x220>)
 80092a6:	79db      	ldrb	r3, [r3, #7]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d108      	bne.n	80092be <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 80092ac:	2101      	movs	r1, #1
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f006 fd06 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80092b4:	2100      	movs	r1, #0
 80092b6:	2000      	movs	r0, #0
 80092b8:	f006 fd02 	bl	800fcc0 <PIDChangeFlag>
}
 80092bc:	e08c      	b.n	80093d8 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80092be:	2100      	movs	r1, #0
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f006 fcfd 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80092c6:	2101      	movs	r1, #1
 80092c8:	2000      	movs	r0, #0
 80092ca:	f006 fcf9 	bl	800fcc0 <PIDChangeFlag>
}
 80092ce:	e083      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80092d0:	2101      	movs	r1, #1
 80092d2:	2000      	movs	r0, #0
 80092d4:	f006 fcf4 	bl	800fcc0 <PIDChangeFlag>
}
 80092d8:	e07e      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092da:	4b41      	ldr	r3, [pc, #260]	; (80093e0 <ControlWall+0x220>)
 80092dc:	799b      	ldrb	r3, [r3, #6]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d104      	bne.n	80092ec <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 80092e2:	2101      	movs	r1, #1
 80092e4:	2000      	movs	r0, #0
 80092e6:	f006 fceb 	bl	800fcc0 <PIDChangeFlag>
}
 80092ea:	e075      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 80092ec:	4b3c      	ldr	r3, [pc, #240]	; (80093e0 <ControlWall+0x220>)
 80092ee:	799b      	ldrb	r3, [r3, #6]
 80092f0:	2b03      	cmp	r3, #3
 80092f2:	d171      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 80092f4:	2100      	movs	r1, #0
 80092f6:	2000      	movs	r0, #0
 80092f8:	f006 fce2 	bl	800fcc0 <PIDChangeFlag>
}
 80092fc:	e06c      	b.n	80093d8 <ControlWall+0x218>
	else if(Pos.Dir == right)
 80092fe:	4b38      	ldr	r3, [pc, #224]	; (80093e0 <ControlWall+0x220>)
 8009300:	791b      	ldrb	r3, [r3, #4]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d140      	bne.n	8009388 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 8009306:	4b36      	ldr	r3, [pc, #216]	; (80093e0 <ControlWall+0x220>)
 8009308:	799b      	ldrb	r3, [r3, #6]
 800930a:	2b02      	cmp	r3, #2
 800930c:	d108      	bne.n	8009320 <ControlWall+0x160>
			TargetAngularV = 0;
 800930e:	4b36      	ldr	r3, [pc, #216]	; (80093e8 <ControlWall+0x228>)
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009316:	4b35      	ldr	r3, [pc, #212]	; (80093ec <ControlWall+0x22c>)
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	601a      	str	r2, [r3, #0]
}
 800931e:	e05b      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009320:	4b2f      	ldr	r3, [pc, #188]	; (80093e0 <ControlWall+0x220>)
 8009322:	799b      	ldrb	r3, [r3, #6]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d11d      	bne.n	8009364 <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b06      	cmp	r3, #6
 800932c:	d015      	beq.n	800935a <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800932e:	4b2c      	ldr	r3, [pc, #176]	; (80093e0 <ControlWall+0x220>)
 8009330:	79db      	ldrb	r3, [r3, #7]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d108      	bne.n	8009348 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009336:	2101      	movs	r1, #1
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f006 fcc1 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800933e:	2100      	movs	r1, #0
 8009340:	2000      	movs	r0, #0
 8009342:	f006 fcbd 	bl	800fcc0 <PIDChangeFlag>
}
 8009346:	e047      	b.n	80093d8 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009348:	2100      	movs	r1, #0
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f006 fcb8 	bl	800fcc0 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 8009350:	2101      	movs	r1, #1
 8009352:	2000      	movs	r0, #0
 8009354:	f006 fcb4 	bl	800fcc0 <PIDChangeFlag>
}
 8009358:	e03e      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 800935a:	2101      	movs	r1, #1
 800935c:	2000      	movs	r0, #0
 800935e:	f006 fcaf 	bl	800fcc0 <PIDChangeFlag>
}
 8009362:	e039      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 8009364:	4b1e      	ldr	r3, [pc, #120]	; (80093e0 <ControlWall+0x220>)
 8009366:	799b      	ldrb	r3, [r3, #6]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d104      	bne.n	8009376 <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 800936c:	2101      	movs	r1, #1
 800936e:	2000      	movs	r0, #0
 8009370:	f006 fca6 	bl	800fcc0 <PIDChangeFlag>
}
 8009374:	e030      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009376:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <ControlWall+0x220>)
 8009378:	799b      	ldrb	r3, [r3, #6]
 800937a:	2b03      	cmp	r3, #3
 800937c:	d12c      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800937e:	2100      	movs	r1, #0
 8009380:	2000      	movs	r0, #0
 8009382:	f006 fc9d 	bl	800fcc0 <PIDChangeFlag>
}
 8009386:	e027      	b.n	80093d8 <ControlWall+0x218>
	else if(Pos.Dir == back)
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <ControlWall+0x220>)
 800938a:	791b      	ldrb	r3, [r3, #4]
 800938c:	2b02      	cmp	r3, #2
 800938e:	d123      	bne.n	80093d8 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 8009390:	4b13      	ldr	r3, [pc, #76]	; (80093e0 <ControlWall+0x220>)
 8009392:	799b      	ldrb	r3, [r3, #6]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d115      	bne.n	80093c4 <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 8009398:	4b11      	ldr	r3, [pc, #68]	; (80093e0 <ControlWall+0x220>)
 800939a:	79db      	ldrb	r3, [r3, #7]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d108      	bne.n	80093b2 <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 80093a0:	2101      	movs	r1, #1
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f006 fc8c 	bl	800fcc0 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 80093a8:	2100      	movs	r1, #0
 80093aa:	2000      	movs	r0, #0
 80093ac:	f006 fc88 	bl	800fcc0 <PIDChangeFlag>
}
 80093b0:	e012      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 80093b2:	2100      	movs	r1, #0
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f006 fc83 	bl	800fcc0 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 80093ba:	2101      	movs	r1, #1
 80093bc:	2000      	movs	r0, #0
 80093be:	f006 fc7f 	bl	800fcc0 <PIDChangeFlag>
}
 80093c2:	e009      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80093c4:	4b06      	ldr	r3, [pc, #24]	; (80093e0 <ControlWall+0x220>)
 80093c6:	799b      	ldrb	r3, [r3, #6]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d105      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 80093cc:	2101      	movs	r1, #1
 80093ce:	2000      	movs	r0, #0
 80093d0:	f006 fc76 	bl	800fcc0 <PIDChangeFlag>
}
 80093d4:	e000      	b.n	80093d8 <ControlWall+0x218>
			break;
 80093d6:	bf00      	nop
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20000000 	.word	0x20000000
 80093e4:	200004f8 	.word	0x200004f8
 80093e8:	200004fc 	.word	0x200004fc
 80093ec:	20000230 	.word	0x20000230

080093f0 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 80093f4:	4b17      	ldr	r3, [pc, #92]	; (8009454 <WaitStopAndReset+0x64>)
 80093f6:	2204      	movs	r2, #4
 80093f8:	719a      	strb	r2, [r3, #6]
	ControlWall();//
 80093fa:	f7ff fee1 	bl	80091c0 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 80093fe:	4b16      	ldr	r3, [pc, #88]	; (8009458 <WaitStopAndReset+0x68>)
 8009400:	f04f 0200 	mov.w	r2, #0
 8009404:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 8009406:	4b15      	ldr	r3, [pc, #84]	; (800945c <WaitStopAndReset+0x6c>)
 8009408:	f04f 0200 	mov.w	r2, #0
 800940c:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 800940e:	4b14      	ldr	r3, [pc, #80]	; (8009460 <WaitStopAndReset+0x70>)
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 8009416:	4b13      	ldr	r3, [pc, #76]	; (8009464 <WaitStopAndReset+0x74>)
 8009418:	f04f 0200 	mov.w	r2, #0
 800941c:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 800941e:	4b12      	ldr	r3, [pc, #72]	; (8009468 <WaitStopAndReset+0x78>)
 8009420:	edd3 7a00 	vldr	s15, [r3]
 8009424:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800946c <WaitStopAndReset+0x7c>
 8009428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800942c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009430:	dd02      	ble.n	8009438 <WaitStopAndReset+0x48>
			printf("\r\n");
 8009432:	480f      	ldr	r0, [pc, #60]	; (8009470 <WaitStopAndReset+0x80>)
 8009434:	f00c fe6a 	bl	801610c <puts>

	}while(CurrentVelocity[BODY] != 0);
 8009438:	4b0b      	ldr	r3, [pc, #44]	; (8009468 <WaitStopAndReset+0x78>)
 800943a:	edd3 7a02 	vldr	s15, [r3, #8]
 800943e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009446:	d1da      	bne.n	80093fe <WaitStopAndReset+0xe>
	HAL_Delay(100);
 8009448:	2064      	movs	r0, #100	; 0x64
 800944a:	f006 ff7d 	bl	8010348 <HAL_Delay>
}
 800944e:	bf00      	nop
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	20000000 	.word	0x20000000
 8009458:	200004ec 	.word	0x200004ec
 800945c:	2000022c 	.word	0x2000022c
 8009460:	200004fc 	.word	0x200004fc
 8009464:	20000230 	.word	0x20000230
 8009468:	20000528 	.word	0x20000528
 800946c:	43fa0000 	.word	0x43fa0000
 8009470:	0801a3e0 	.word	0x0801a3e0
 8009474:	00000000 	.word	0x00000000

08009478 <Rotate>:
	//
	ChangeCardinal();
	//printf("\r\n");
}
void Rotate(float deg, float ang_v)
{
 8009478:	b590      	push	{r4, r7, lr}
 800947a:	b08d      	sub	sp, #52	; 0x34
 800947c:	af00      	add	r7, sp, #0
 800947e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009482:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 8009486:	4bb2      	ldr	r3, [pc, #712]	; (8009750 <Rotate+0x2d8>)
 8009488:	2203      	movs	r2, #3
 800948a:	719a      	strb	r2, [r3, #6]
	WallWarn();
 800948c:	f7ff fe8c 	bl	80091a8 <WallWarn>
	ControlWall(); //
 8009490:	f7ff fe96 	bl	80091c0 <ControlWall>
	TargetAngularV = 0;
 8009494:	4baf      	ldr	r3, [pc, #700]	; (8009754 <Rotate+0x2dc>)
 8009496:	f04f 0200 	mov.w	r2, #0
 800949a:	601a      	str	r2, [r3, #0]
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 800949c:	edd7 7a01 	vldr	s15, [r7, #4]
 80094a0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094a8:	eddf 6aab 	vldr	s13, [pc, #684]	; 8009758 <Rotate+0x2e0>
 80094ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094b0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float const_deg = deg*30/90;
 80094b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80094b8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094c0:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8009758 <Rotate+0x2e0>
 80094c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094c8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float decel_deg = deg*30/90;
 80094cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80094d0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094d8:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8009758 <Rotate+0x2e0>
 80094dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094e0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 80094e4:	edd7 7a00 	vldr	s15, [r7]
 80094e8:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 800975c <Rotate+0x2e4>
 80094ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094f0:	edd7 7a00 	vldr	s15, [r7]
 80094f4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80094f8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80094fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009500:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 8009504:	edc7 7a05 	vstr	s15, [r7, #20]
 8009508:	f04f 0300 	mov.w	r3, #0
 800950c:	61bb      	str	r3, [r7, #24]
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
 800950e:	edd7 7a00 	vldr	s15, [r7]
 8009512:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800975c <Rotate+0x2e4>
 8009516:	ee27 7a87 	vmul.f32	s14, s15, s14
 800951a:	edd7 7a00 	vldr	s15, [r7]
 800951e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009522:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009526:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800952a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 800952e:	edc7 7a07 	vstr	s15, [r7, #28]
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8009532:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009534:	f7fe ff40 	bl	80083b8 <__aeabi_f2d>
 8009538:	a383      	add	r3, pc, #524	; (adr r3, 8009748 <Rotate+0x2d0>)
 800953a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953e:	f7fe ff93 	bl	8008468 <__aeabi_dmul>
 8009542:	4603      	mov	r3, r0
 8009544:	460c      	mov	r4, r1
 8009546:	4618      	mov	r0, r3
 8009548:	4621      	mov	r1, r4
 800954a:	f04f 0200 	mov.w	r2, #0
 800954e:	4b84      	ldr	r3, [pc, #528]	; (8009760 <Rotate+0x2e8>)
 8009550:	f7ff f8b4 	bl	80086bc <__aeabi_ddiv>
 8009554:	4603      	mov	r3, r0
 8009556:	460c      	mov	r4, r1
 8009558:	4618      	mov	r0, r3
 800955a:	4621      	mov	r1, r4
 800955c:	f7ff fa7c 	bl	8008a58 <__aeabi_d2f>
 8009560:	4603      	mov	r3, r0
	float move_angle[3] = {
 8009562:	60bb      	str	r3, [r7, #8]
			const_deg * M_PI/ 180,
 8009564:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009566:	f7fe ff27 	bl	80083b8 <__aeabi_f2d>
 800956a:	a377      	add	r3, pc, #476	; (adr r3, 8009748 <Rotate+0x2d0>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	f7fe ff7a 	bl	8008468 <__aeabi_dmul>
 8009574:	4603      	mov	r3, r0
 8009576:	460c      	mov	r4, r1
 8009578:	4618      	mov	r0, r3
 800957a:	4621      	mov	r1, r4
 800957c:	f04f 0200 	mov.w	r2, #0
 8009580:	4b77      	ldr	r3, [pc, #476]	; (8009760 <Rotate+0x2e8>)
 8009582:	f7ff f89b 	bl	80086bc <__aeabi_ddiv>
 8009586:	4603      	mov	r3, r0
 8009588:	460c      	mov	r4, r1
 800958a:	4618      	mov	r0, r3
 800958c:	4621      	mov	r1, r4
 800958e:	f7ff fa63 	bl	8008a58 <__aeabi_d2f>
 8009592:	4603      	mov	r3, r0
	float move_angle[3] = {
 8009594:	60fb      	str	r3, [r7, #12]
			decel_deg * M_PI/ 180,
 8009596:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009598:	f7fe ff0e 	bl	80083b8 <__aeabi_f2d>
 800959c:	a36a      	add	r3, pc, #424	; (adr r3, 8009748 <Rotate+0x2d0>)
 800959e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a2:	f7fe ff61 	bl	8008468 <__aeabi_dmul>
 80095a6:	4603      	mov	r3, r0
 80095a8:	460c      	mov	r4, r1
 80095aa:	4618      	mov	r0, r3
 80095ac:	4621      	mov	r1, r4
 80095ae:	f04f 0200 	mov.w	r2, #0
 80095b2:	4b6b      	ldr	r3, [pc, #428]	; (8009760 <Rotate+0x2e8>)
 80095b4:	f7ff f882 	bl	80086bc <__aeabi_ddiv>
 80095b8:	4603      	mov	r3, r0
 80095ba:	460c      	mov	r4, r1
 80095bc:	4618      	mov	r0, r3
 80095be:	4621      	mov	r1, r4
 80095c0:	f7ff fa4a 	bl	8008a58 <__aeabi_d2f>
 80095c4:	4603      	mov	r3, r0
	float move_angle[3] = {
 80095c6:	613b      	str	r3, [r7, #16]
		}

	}
#endif

	if( ang_v > 0)	//
 80095c8:	edd7 7a00 	vldr	s15, [r7]
 80095cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d4:	dd57      	ble.n	8009686 <Rotate+0x20e>
	{
		TargetAngle += move_angle[0];// : + =  
 80095d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80095da:	4b62      	ldr	r3, [pc, #392]	; (8009764 <Rotate+0x2ec>)
 80095dc:	edd3 7a00 	vldr	s15, [r3]
 80095e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095e4:	4b5f      	ldr	r3, [pc, #380]	; (8009764 <Rotate+0x2ec>)
 80095e6:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80095ea:	e002      	b.n	80095f2 <Rotate+0x17a>
		{
			AngularAcceleration = angular_acceleration[0]; //
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	4a5e      	ldr	r2, [pc, #376]	; (8009768 <Rotate+0x2f0>)
 80095f0:	6013      	str	r3, [r2, #0]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80095f2:	4b5c      	ldr	r3, [pc, #368]	; (8009764 <Rotate+0x2ec>)
 80095f4:	ed93 7a00 	vldr	s14, [r3]
 80095f8:	4b5c      	ldr	r3, [pc, #368]	; (800976c <Rotate+0x2f4>)
 80095fa:	edd3 7a00 	vldr	s15, [r3]
 80095fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009606:	dcf1      	bgt.n	80095ec <Rotate+0x174>
		}
		TargetAngle += move_angle[1];// : + =  
 8009608:	ed97 7a03 	vldr	s14, [r7, #12]
 800960c:	4b55      	ldr	r3, [pc, #340]	; (8009764 <Rotate+0x2ec>)
 800960e:	edd3 7a00 	vldr	s15, [r3]
 8009612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009616:	4b53      	ldr	r3, [pc, #332]	; (8009764 <Rotate+0x2ec>)
 8009618:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 800961c:	e002      	b.n	8009624 <Rotate+0x1ac>
		{
			AngularAcceleration = angular_acceleration[1];//0
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	4a51      	ldr	r2, [pc, #324]	; (8009768 <Rotate+0x2f0>)
 8009622:	6013      	str	r3, [r2, #0]
		while(TargetAngle > Angle)
 8009624:	4b4f      	ldr	r3, [pc, #316]	; (8009764 <Rotate+0x2ec>)
 8009626:	ed93 7a00 	vldr	s14, [r3]
 800962a:	4b50      	ldr	r3, [pc, #320]	; (800976c <Rotate+0x2f4>)
 800962c:	edd3 7a00 	vldr	s15, [r3]
 8009630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009638:	dcf1      	bgt.n	800961e <Rotate+0x1a6>
		}
		TargetAngle += move_angle[2];// : + =  
 800963a:	ed97 7a04 	vldr	s14, [r7, #16]
 800963e:	4b49      	ldr	r3, [pc, #292]	; (8009764 <Rotate+0x2ec>)
 8009640:	edd3 7a00 	vldr	s15, [r3]
 8009644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009648:	4b46      	ldr	r3, [pc, #280]	; (8009764 <Rotate+0x2ec>)
 800964a:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 800964e:	e00e      	b.n	800966e <Rotate+0x1f6>
		{
			 AngularAcceleration = -angular_acceleration[2];
 8009650:	edd7 7a07 	vldr	s15, [r7, #28]
 8009654:	eef1 7a67 	vneg.f32	s15, s15
 8009658:	4b43      	ldr	r3, [pc, #268]	; (8009768 <Rotate+0x2f0>)
 800965a:	edc3 7a00 	vstr	s15, [r3]
			 if( AngularV <= 0)
 800965e:	4b44      	ldr	r3, [pc, #272]	; (8009770 <Rotate+0x2f8>)
 8009660:	edd3 7a00 	vldr	s15, [r3]
 8009664:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966c:	d96a      	bls.n	8009744 <Rotate+0x2cc>
		while(TargetAngle > Angle)
 800966e:	4b3d      	ldr	r3, [pc, #244]	; (8009764 <Rotate+0x2ec>)
 8009670:	ed93 7a00 	vldr	s14, [r3]
 8009674:	4b3d      	ldr	r3, [pc, #244]	; (800976c <Rotate+0x2f4>)
 8009676:	edd3 7a00 	vldr	s15, [r3]
 800967a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009682:	dce5      	bgt.n	8009650 <Rotate+0x1d8>
 8009684:	e077      	b.n	8009776 <Rotate+0x2fe>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 8009686:	edd7 7a00 	vldr	s15, [r7]
 800968a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	d570      	bpl.n	8009776 <Rotate+0x2fe>
	{
		TargetAngle -= move_angle[0];// : + =  
 8009694:	4b33      	ldr	r3, [pc, #204]	; (8009764 <Rotate+0x2ec>)
 8009696:	ed93 7a00 	vldr	s14, [r3]
 800969a:	edd7 7a02 	vldr	s15, [r7, #8]
 800969e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096a2:	4b30      	ldr	r3, [pc, #192]	; (8009764 <Rotate+0x2ec>)
 80096a4:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80096a8:	e006      	b.n	80096b8 <Rotate+0x240>
		{
			AngularAcceleration = -angular_acceleration[0]; //
 80096aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80096ae:	eef1 7a67 	vneg.f32	s15, s15
 80096b2:	4b2d      	ldr	r3, [pc, #180]	; (8009768 <Rotate+0x2f0>)
 80096b4:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80096b8:	4b2a      	ldr	r3, [pc, #168]	; (8009764 <Rotate+0x2ec>)
 80096ba:	ed93 7a00 	vldr	s14, [r3]
 80096be:	4b2b      	ldr	r3, [pc, #172]	; (800976c <Rotate+0x2f4>)
 80096c0:	edd3 7a00 	vldr	s15, [r3]
 80096c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096cc:	d4ed      	bmi.n	80096aa <Rotate+0x232>
		}
		TargetAngle -= move_angle[1];// : + =  
 80096ce:	4b25      	ldr	r3, [pc, #148]	; (8009764 <Rotate+0x2ec>)
 80096d0:	ed93 7a00 	vldr	s14, [r3]
 80096d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80096d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096dc:	4b21      	ldr	r3, [pc, #132]	; (8009764 <Rotate+0x2ec>)
 80096de:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 80096e2:	e002      	b.n	80096ea <Rotate+0x272>
		{
			AngularAcceleration = angular_acceleration[1];//0
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	4a20      	ldr	r2, [pc, #128]	; (8009768 <Rotate+0x2f0>)
 80096e8:	6013      	str	r3, [r2, #0]
		while(TargetAngle < Angle)
 80096ea:	4b1e      	ldr	r3, [pc, #120]	; (8009764 <Rotate+0x2ec>)
 80096ec:	ed93 7a00 	vldr	s14, [r3]
 80096f0:	4b1e      	ldr	r3, [pc, #120]	; (800976c <Rotate+0x2f4>)
 80096f2:	edd3 7a00 	vldr	s15, [r3]
 80096f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096fe:	d4f1      	bmi.n	80096e4 <Rotate+0x26c>
		}
		TargetAngle -= move_angle[2];// : + =  
 8009700:	4b18      	ldr	r3, [pc, #96]	; (8009764 <Rotate+0x2ec>)
 8009702:	ed93 7a00 	vldr	s14, [r3]
 8009706:	edd7 7a04 	vldr	s15, [r7, #16]
 800970a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800970e:	4b15      	ldr	r3, [pc, #84]	; (8009764 <Rotate+0x2ec>)
 8009710:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 8009714:	e00a      	b.n	800972c <Rotate+0x2b4>
		{
			 AngularAcceleration = angular_acceleration[2];
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	4a13      	ldr	r2, [pc, #76]	; (8009768 <Rotate+0x2f0>)
 800971a:	6013      	str	r3, [r2, #0]
			 if( AngularV >= 0)
 800971c:	4b14      	ldr	r3, [pc, #80]	; (8009770 <Rotate+0x2f8>)
 800971e:	edd3 7a00 	vldr	s15, [r3]
 8009722:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972a:	da23      	bge.n	8009774 <Rotate+0x2fc>
		while(TargetAngle < Angle)
 800972c:	4b0d      	ldr	r3, [pc, #52]	; (8009764 <Rotate+0x2ec>)
 800972e:	ed93 7a00 	vldr	s14, [r3]
 8009732:	4b0e      	ldr	r3, [pc, #56]	; (800976c <Rotate+0x2f4>)
 8009734:	edd3 7a00 	vldr	s15, [r3]
 8009738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800973c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009740:	d4e9      	bmi.n	8009716 <Rotate+0x29e>
 8009742:	e018      	b.n	8009776 <Rotate+0x2fe>
				 break;
 8009744:	bf00      	nop
 8009746:	e016      	b.n	8009776 <Rotate+0x2fe>
 8009748:	54442d18 	.word	0x54442d18
 800974c:	400921fb 	.word	0x400921fb
 8009750:	20000000 	.word	0x20000000
 8009754:	200004fc 	.word	0x200004fc
 8009758:	42b40000 	.word	0x42b40000
 800975c:	3d83126f 	.word	0x3d83126f
 8009760:	40668000 	.word	0x40668000
 8009764:	20000518 	.word	0x20000518
 8009768:	20000230 	.word	0x20000230
 800976c:	20000228 	.word	0x20000228
 8009770:	20000224 	.word	0x20000224
			 {
			 		break;
 8009774:	bf00      	nop
			 }
		}

	}
	AngularAcceleration = 0;
 8009776:	4b32      	ldr	r3, [pc, #200]	; (8009840 <Rotate+0x3c8>)
 8009778:	f04f 0200 	mov.w	r2, #0
 800977c:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 800977e:	f7ff fe37 	bl	80093f0 <WaitStopAndReset>
	ControlWall();
 8009782:	f7ff fd1d 	bl	80091c0 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8009786:	edd7 7a01 	vldr	s15, [r7, #4]
 800978a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8009844 <Rotate+0x3cc>
 800978e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009792:	ee16 0a90 	vmov	r0, s13
 8009796:	f7fe fe0f 	bl	80083b8 <__aeabi_f2d>
 800979a:	a327      	add	r3, pc, #156	; (adr r3, 8009838 <Rotate+0x3c0>)
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	f7fe fe62 	bl	8008468 <__aeabi_dmul>
 80097a4:	4603      	mov	r3, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	4618      	mov	r0, r3
 80097aa:	4621      	mov	r1, r4
 80097ac:	f7ff f90c 	bl	80089c8 <__aeabi_d2iz>
 80097b0:	4603      	mov	r3, r0
 80097b2:	623b      	str	r3, [r7, #32]
	if(ang_v < 0)
 80097b4:	edd7 7a00 	vldr	s15, [r7]
 80097b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097c0:	d513      	bpl.n	80097ea <Rotate+0x372>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 80097c2:	4b21      	ldr	r3, [pc, #132]	; (8009848 <Rotate+0x3d0>)
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	0fd9      	lsrs	r1, r3, #31
 80097ca:	440b      	add	r3, r1
 80097cc:	105b      	asrs	r3, r3, #1
 80097ce:	425b      	negs	r3, r3
 80097d0:	4413      	add	r3, r2
 80097d2:	4a1d      	ldr	r2, [pc, #116]	; (8009848 <Rotate+0x3d0>)
 80097d4:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80097d6:	4b1c      	ldr	r3, [pc, #112]	; (8009848 <Rotate+0x3d0>)
 80097d8:	685a      	ldr	r2, [r3, #4]
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	0fd9      	lsrs	r1, r3, #31
 80097de:	440b      	add	r3, r1
 80097e0:	105b      	asrs	r3, r3, #1
 80097e2:	4413      	add	r3, r2
 80097e4:	4a18      	ldr	r2, [pc, #96]	; (8009848 <Rotate+0x3d0>)
 80097e6:	6053      	str	r3, [r2, #4]
 80097e8:	e019      	b.n	800981e <Rotate+0x3a6>
	}
	else 	if(ang_v > 0)
 80097ea:	edd7 7a00 	vldr	s15, [r7]
 80097ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f6:	dd12      	ble.n	800981e <Rotate+0x3a6>
	{
		KeepPulse[LEFT] += target_pulse/2;
 80097f8:	4b13      	ldr	r3, [pc, #76]	; (8009848 <Rotate+0x3d0>)
 80097fa:	681a      	ldr	r2, [r3, #0]
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	0fd9      	lsrs	r1, r3, #31
 8009800:	440b      	add	r3, r1
 8009802:	105b      	asrs	r3, r3, #1
 8009804:	4413      	add	r3, r2
 8009806:	4a10      	ldr	r2, [pc, #64]	; (8009848 <Rotate+0x3d0>)
 8009808:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 800980a:	4b0f      	ldr	r3, [pc, #60]	; (8009848 <Rotate+0x3d0>)
 800980c:	685a      	ldr	r2, [r3, #4]
 800980e:	6a3b      	ldr	r3, [r7, #32]
 8009810:	0fd9      	lsrs	r1, r3, #31
 8009812:	440b      	add	r3, r1
 8009814:	105b      	asrs	r3, r3, #1
 8009816:	425b      	negs	r3, r3
 8009818:	4413      	add	r3, r2
 800981a:	4a0b      	ldr	r2, [pc, #44]	; (8009848 <Rotate+0x3d0>)
 800981c:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 800981e:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <Rotate+0x3d0>)
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	4a09      	ldr	r2, [pc, #36]	; (8009848 <Rotate+0x3d0>)
 8009824:	6093      	str	r3, [r2, #8]

	//
	ChangeCardinal();
 8009826:	f7ff fc8b 	bl	8009140 <ChangeCardinal>
	//printf("\r\n");
}
 800982a:	bf00      	nop
 800982c:	3734      	adds	r7, #52	; 0x34
 800982e:	46bd      	mov	sp, r7
 8009830:	bd90      	pop	{r4, r7, pc}
 8009832:	bf00      	nop
 8009834:	f3af 8000 	nop.w
 8009838:	44f192ba 	.word	0x44f192ba
 800983c:	40fcb390 	.word	0x40fcb390
 8009840:	20000230 	.word	0x20000230
 8009844:	43b40000 	.word	0x43b40000
 8009848:	20000550 	.word	0x20000550

0800984c <getFrontWall>:
{

}

int getFrontWall()
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0

	switch(Pos.Car)//
 8009850:	4b29      	ldr	r3, [pc, #164]	; (80098f8 <getFrontWall+0xac>)
 8009852:	795b      	ldrb	r3, [r3, #5]
 8009854:	2b03      	cmp	r3, #3
 8009856:	d847      	bhi.n	80098e8 <getFrontWall+0x9c>
 8009858:	a201      	add	r2, pc, #4	; (adr r2, 8009860 <getFrontWall+0x14>)
 800985a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985e:	bf00      	nop
 8009860:	08009871 	.word	0x08009871
 8009864:	0800988f 	.word	0x0800988f
 8009868:	080098ad 	.word	0x080098ad
 800986c:	080098cb 	.word	0x080098cb
	{

	case north:

	return Wall[Pos.X][Pos.Y].north;
 8009870:	4b21      	ldr	r3, [pc, #132]	; (80098f8 <getFrontWall+0xac>)
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	4618      	mov	r0, r3
 8009876:	4b20      	ldr	r3, [pc, #128]	; (80098f8 <getFrontWall+0xac>)
 8009878:	785b      	ldrb	r3, [r3, #1]
 800987a:	4619      	mov	r1, r3
 800987c:	4a1f      	ldr	r2, [pc, #124]	; (80098fc <getFrontWall+0xb0>)
 800987e:	0103      	lsls	r3, r0, #4
 8009880:	440b      	add	r3, r1
 8009882:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009886:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800988a:	b2db      	uxtb	r3, r3
 800988c:	e02e      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case east:

	return Wall[Pos.X][Pos.Y].east;
 800988e:	4b1a      	ldr	r3, [pc, #104]	; (80098f8 <getFrontWall+0xac>)
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	4618      	mov	r0, r3
 8009894:	4b18      	ldr	r3, [pc, #96]	; (80098f8 <getFrontWall+0xac>)
 8009896:	785b      	ldrb	r3, [r3, #1]
 8009898:	4619      	mov	r1, r3
 800989a:	4a18      	ldr	r2, [pc, #96]	; (80098fc <getFrontWall+0xb0>)
 800989c:	0103      	lsls	r3, r0, #4
 800989e:	440b      	add	r3, r1
 80098a0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	e01f      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case south:

	return Wall[Pos.X][Pos.Y].south;
 80098ac:	4b12      	ldr	r3, [pc, #72]	; (80098f8 <getFrontWall+0xac>)
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	4618      	mov	r0, r3
 80098b2:	4b11      	ldr	r3, [pc, #68]	; (80098f8 <getFrontWall+0xac>)
 80098b4:	785b      	ldrb	r3, [r3, #1]
 80098b6:	4619      	mov	r1, r3
 80098b8:	4a10      	ldr	r2, [pc, #64]	; (80098fc <getFrontWall+0xb0>)
 80098ba:	0103      	lsls	r3, r0, #4
 80098bc:	440b      	add	r3, r1
 80098be:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098c2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	e010      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 80098ca:	4b0b      	ldr	r3, [pc, #44]	; (80098f8 <getFrontWall+0xac>)
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	4618      	mov	r0, r3
 80098d0:	4b09      	ldr	r3, [pc, #36]	; (80098f8 <getFrontWall+0xac>)
 80098d2:	785b      	ldrb	r3, [r3, #1]
 80098d4:	4619      	mov	r1, r3
 80098d6:	4a09      	ldr	r2, [pc, #36]	; (80098fc <getFrontWall+0xb0>)
 80098d8:	0103      	lsls	r3, r0, #4
 80098da:	440b      	add	r3, r1
 80098dc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098e0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	e001      	b.n	80098ec <getFrontWall+0xa0>

	break;

	default:
		return 999;
 80098e8:	f240 33e7 	movw	r3, #999	; 0x3e7
	break;

	}

}
 80098ec:	4618      	mov	r0, r3
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	20000000 	.word	0x20000000
 80098fc:	2000099c 	.word	0x2000099c

08009900 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009900:	b5b0      	push	{r4, r5, r7, lr}
 8009902:	b08a      	sub	sp, #40	; 0x28
 8009904:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009906:	4baa      	ldr	r3, [pc, #680]	; (8009bb0 <SlalomRight+0x2b0>)
 8009908:	2202      	movs	r2, #2
 800990a:	719a      	strb	r2, [r3, #6]
	ControlWall();
 800990c:	f7ff fc58 	bl	80091c0 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009910:	4ba8      	ldr	r3, [pc, #672]	; (8009bb4 <SlalomRight+0x2b4>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009916:	4ba8      	ldr	r3, [pc, #672]	; (8009bb8 <SlalomRight+0x2b8>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 800991c:	4ba6      	ldr	r3, [pc, #664]	; (8009bb8 <SlalomRight+0x2b8>)
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	61fb      	str	r3, [r7, #28]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 8009922:	4ba5      	ldr	r3, [pc, #660]	; (8009bb8 <SlalomRight+0x2b8>)
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	61bb      	str	r3, [r7, #24]
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009928:	4ba3      	ldr	r3, [pc, #652]	; (8009bb8 <SlalomRight+0x2b8>)
 800992a:	691b      	ldr	r3, [r3, #16]
 800992c:	4618      	mov	r0, r3
 800992e:	f7fe fd43 	bl	80083b8 <__aeabi_f2d>
 8009932:	a39b      	add	r3, pc, #620	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7fe fd96 	bl	8008468 <__aeabi_dmul>
 800993c:	4603      	mov	r3, r0
 800993e:	460c      	mov	r4, r1
 8009940:	4618      	mov	r0, r3
 8009942:	4621      	mov	r1, r4
 8009944:	f04f 0200 	mov.w	r2, #0
 8009948:	4b9c      	ldr	r3, [pc, #624]	; (8009bbc <SlalomRight+0x2bc>)
 800994a:	f7fe feb7 	bl	80086bc <__aeabi_ddiv>
 800994e:	4603      	mov	r3, r0
 8009950:	460c      	mov	r4, r1
 8009952:	4618      	mov	r0, r3
 8009954:	4621      	mov	r1, r4
 8009956:	f7ff f87f 	bl	8008a58 <__aeabi_d2f>
 800995a:	4603      	mov	r3, r0
 800995c:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 800995e:	4b96      	ldr	r3, [pc, #600]	; (8009bb8 <SlalomRight+0x2b8>)
 8009960:	695b      	ldr	r3, [r3, #20]
 8009962:	4618      	mov	r0, r3
 8009964:	f7fe fd28 	bl	80083b8 <__aeabi_f2d>
 8009968:	a38d      	add	r3, pc, #564	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	f7fe fd7b 	bl	8008468 <__aeabi_dmul>
 8009972:	4603      	mov	r3, r0
 8009974:	460c      	mov	r4, r1
 8009976:	4618      	mov	r0, r3
 8009978:	4621      	mov	r1, r4
 800997a:	f04f 0200 	mov.w	r2, #0
 800997e:	4b8f      	ldr	r3, [pc, #572]	; (8009bbc <SlalomRight+0x2bc>)
 8009980:	f7fe fe9c 	bl	80086bc <__aeabi_ddiv>
 8009984:	4603      	mov	r3, r0
 8009986:	460c      	mov	r4, r1
 8009988:	4618      	mov	r0, r3
 800998a:	4621      	mov	r1, r4
 800998c:	f7ff f864 	bl	8008a58 <__aeabi_d2f>
 8009990:	4603      	mov	r3, r0
 8009992:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009994:	4b88      	ldr	r3, [pc, #544]	; (8009bb8 <SlalomRight+0x2b8>)
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	4618      	mov	r0, r3
 800999a:	f7fe fd0d 	bl	80083b8 <__aeabi_f2d>
 800999e:	a380      	add	r3, pc, #512	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	f7fe fd60 	bl	8008468 <__aeabi_dmul>
 80099a8:	4603      	mov	r3, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4618      	mov	r0, r3
 80099ae:	4621      	mov	r1, r4
 80099b0:	f04f 0200 	mov.w	r2, #0
 80099b4:	4b81      	ldr	r3, [pc, #516]	; (8009bbc <SlalomRight+0x2bc>)
 80099b6:	f7fe fe81 	bl	80086bc <__aeabi_ddiv>
 80099ba:	4603      	mov	r3, r0
 80099bc:	460c      	mov	r4, r1
 80099be:	4618      	mov	r0, r3
 80099c0:	4621      	mov	r1, r4
 80099c2:	f7ff f849 	bl	8008a58 <__aeabi_d2f>
 80099c6:	4603      	mov	r3, r0
 80099c8:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 80099ca:	4b7d      	ldr	r3, [pc, #500]	; (8009bc0 <SlalomRight+0x2c0>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80099d0:	4b7c      	ldr	r3, [pc, #496]	; (8009bc4 <SlalomRight+0x2c4>)
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	4b7b      	ldr	r3, [pc, #492]	; (8009bc4 <SlalomRight+0x2c4>)
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	4413      	add	r3, r2
 80099da:	607b      	str	r3, [r7, #4]
	if (getFrontWall() == WALL/**/)
 80099dc:	f7ff ff36 	bl	800984c <getFrontWall>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d133      	bne.n	8009a4e <SlalomRight+0x14e>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80099e6:	e00e      	b.n	8009a06 <SlalomRight+0x106>
		{
			TargetAngularV = 0;
 80099e8:	4b77      	ldr	r3, [pc, #476]	; (8009bc8 <SlalomRight+0x2c8>)
 80099ea:	f04f 0200 	mov.w	r2, #0
 80099ee:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 80099f0:	4b76      	ldr	r3, [pc, #472]	; (8009bcc <SlalomRight+0x2cc>)
 80099f2:	f04f 0200 	mov.w	r2, #0
 80099f6:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80099f8:	4b75      	ldr	r3, [pc, #468]	; (8009bd0 <SlalomRight+0x2d0>)
 80099fa:	f04f 0200 	mov.w	r2, #0
 80099fe:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009a00:	4a74      	ldr	r2, [pc, #464]	; (8009bd4 <SlalomRight+0x2d4>)
 8009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a04:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009a06:	4b74      	ldr	r3, [pc, #464]	; (8009bd8 <SlalomRight+0x2d8>)
 8009a08:	edd3 7a00 	vldr	s15, [r3]
 8009a0c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009bdc <SlalomRight+0x2dc>
 8009a10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a18:	d4e6      	bmi.n	80099e8 <SlalomRight+0xe8>
 8009a1a:	4b6f      	ldr	r3, [pc, #444]	; (8009bd8 <SlalomRight+0x2d8>)
 8009a1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8009a20:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8009be0 <SlalomRight+0x2e0>
 8009a24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a2c:	d4dc      	bmi.n	80099e8 <SlalomRight+0xe8>
 8009a2e:	e03b      	b.n	8009aa8 <SlalomRight+0x1a8>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009a30:	4b65      	ldr	r3, [pc, #404]	; (8009bc8 <SlalomRight+0x2c8>)
 8009a32:	f04f 0200 	mov.w	r2, #0
 8009a36:	601a      	str	r2, [r3, #0]
				AngularLeapsity = 0;
 8009a38:	4b64      	ldr	r3, [pc, #400]	; (8009bcc <SlalomRight+0x2cc>)
 8009a3a:	f04f 0200 	mov.w	r2, #0
 8009a3e:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 8009a40:	4b63      	ldr	r3, [pc, #396]	; (8009bd0 <SlalomRight+0x2d0>)
 8009a42:	f04f 0200 	mov.w	r2, #0
 8009a46:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 8009a48:	4a62      	ldr	r2, [pc, #392]	; (8009bd4 <SlalomRight+0x2d4>)
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7fe fca0 	bl	8008394 <__aeabi_i2d>
 8009a54:	4604      	mov	r4, r0
 8009a56:	460d      	mov	r5, r1
 8009a58:	edd7 7a08 	vldr	s15, [r7, #32]
 8009a5c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a60:	ee17 0a90 	vmov	r0, s15
 8009a64:	f7fe fca8 	bl	80083b8 <__aeabi_f2d>
 8009a68:	a34f      	add	r3, pc, #316	; (adr r3, 8009ba8 <SlalomRight+0x2a8>)
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f7fe fe25 	bl	80086bc <__aeabi_ddiv>
 8009a72:	4602      	mov	r2, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7fe fb3f 	bl	80080fc <__adddf3>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	460c      	mov	r4, r1
 8009a82:	4625      	mov	r5, r4
 8009a84:	461c      	mov	r4, r3
 8009a86:	4b4f      	ldr	r3, [pc, #316]	; (8009bc4 <SlalomRight+0x2c4>)
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	4b4e      	ldr	r3, [pc, #312]	; (8009bc4 <SlalomRight+0x2c4>)
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	4413      	add	r3, r2
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fe fc7f 	bl	8008394 <__aeabi_i2d>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	f7fe ff73 	bl	8008988 <__aeabi_dcmpgt>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1c3      	bne.n	8009a30 <SlalomRight+0x130>

				////printf("1\r\n");
		}
	}
	now_angv = AngularV;
 8009aa8:	4b45      	ldr	r3, [pc, #276]	; (8009bc0 <SlalomRight+0x2c0>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009aae:	4b4d      	ldr	r3, [pc, #308]	; (8009be4 <SlalomRight+0x2e4>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009ab4:	e005      	b.n	8009ac2 <SlalomRight+0x1c2>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009ab6:	4a46      	ldr	r2, [pc, #280]	; (8009bd0 <SlalomRight+0x2d0>)
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009abc:	4a45      	ldr	r2, [pc, #276]	; (8009bd4 <SlalomRight+0x2d4>)
 8009abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac0:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009ac2:	ed97 7a00 	vldr	s14, [r7]
 8009ac6:	edd7 7a05 	vldr	s15, [r7, #20]
 8009aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ace:	4b45      	ldr	r3, [pc, #276]	; (8009be4 <SlalomRight+0x2e4>)
 8009ad0:	edd3 7a00 	vldr	s15, [r3]
 8009ad4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009adc:	dceb      	bgt.n	8009ab6 <SlalomRight+0x1b6>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009ade:	4b3c      	ldr	r3, [pc, #240]	; (8009bd0 <SlalomRight+0x2d0>)
 8009ae0:	f04f 0200 	mov.w	r2, #0
 8009ae4:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009ae6:	4b39      	ldr	r3, [pc, #228]	; (8009bcc <SlalomRight+0x2cc>)
 8009ae8:	f04f 0200 	mov.w	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009aee:	4b34      	ldr	r3, [pc, #208]	; (8009bc0 <SlalomRight+0x2c0>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009af4:	e006      	b.n	8009b04 <SlalomRight+0x204>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009af6:	4b34      	ldr	r3, [pc, #208]	; (8009bc8 <SlalomRight+0x2c8>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a33      	ldr	r2, [pc, #204]	; (8009bc8 <SlalomRight+0x2c8>)
 8009afc:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009afe:	4a35      	ldr	r2, [pc, #212]	; (8009bd4 <SlalomRight+0x2d4>)
 8009b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b02:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 8009b04:	ed97 7a00 	vldr	s14, [r7]
 8009b08:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b10:	4b34      	ldr	r3, [pc, #208]	; (8009be4 <SlalomRight+0x2e4>)
 8009b12:	edd3 7a00 	vldr	s15, [r3]
 8009b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1e:	dcea      	bgt.n	8009af6 <SlalomRight+0x1f6>

			}
#endif
	}

	now_angv = AngularV;
 8009b20:	4b27      	ldr	r3, [pc, #156]	; (8009bc0 <SlalomRight+0x2c0>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009b26:	e016      	b.n	8009b56 <SlalomRight+0x256>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009b28:	edd7 7a06 	vldr	s15, [r7, #24]
 8009b2c:	eef1 7a67 	vneg.f32	s15, s15
 8009b30:	4b27      	ldr	r3, [pc, #156]	; (8009bd0 <SlalomRight+0x2d0>)
 8009b32:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009b36:	4b24      	ldr	r3, [pc, #144]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b38:	edd3 7a00 	vldr	s15, [r3]
 8009b3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b44:	d504      	bpl.n	8009b50 <SlalomRight+0x250>
			{
				TargetAngularV = 0;
 8009b46:	4b20      	ldr	r3, [pc, #128]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b48:	f04f 0200 	mov.w	r2, #0
 8009b4c:	601a      	str	r2, [r3, #0]
				break;
 8009b4e:	e010      	b.n	8009b72 <SlalomRight+0x272>
			}
			TargetVelocity[BODY] = v_turn;
 8009b50:	4a20      	ldr	r2, [pc, #128]	; (8009bd4 <SlalomRight+0x2d4>)
 8009b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b54:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 8009b56:	ed97 7a00 	vldr	s14, [r7]
 8009b5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8009b5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b62:	4b20      	ldr	r3, [pc, #128]	; (8009be4 <SlalomRight+0x2e4>)
 8009b64:	edd3 7a00 	vldr	s15, [r3]
 8009b68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b70:	dcda      	bgt.n	8009b28 <SlalomRight+0x228>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009b72:	4b17      	ldr	r3, [pc, #92]	; (8009bd0 <SlalomRight+0x2d0>)
 8009b74:	f04f 0200 	mov.w	r2, #0
 8009b78:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009b7a:	4b14      	ldr	r3, [pc, #80]	; (8009bcc <SlalomRight+0x2cc>)
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009b82:	4b11      	ldr	r3, [pc, #68]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b84:	f04f 0200 	mov.w	r2, #0
 8009b88:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009b8a:	4b17      	ldr	r3, [pc, #92]	; (8009be8 <SlalomRight+0x2e8>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a17      	ldr	r2, [pc, #92]	; (8009bec <SlalomRight+0x2ec>)
 8009b90:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009b92:	4b0c      	ldr	r3, [pc, #48]	; (8009bc4 <SlalomRight+0x2c4>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b0b      	ldr	r3, [pc, #44]	; (8009bc4 <SlalomRight+0x2c4>)
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b9e:	e03c      	b.n	8009c1a <SlalomRight+0x31a>
 8009ba0:	54442d18 	.word	0x54442d18
 8009ba4:	400921fb 	.word	0x400921fb
 8009ba8:	23ca2666 	.word	0x23ca2666
 8009bac:	3f509268 	.word	0x3f509268
 8009bb0:	20000000 	.word	0x20000000
 8009bb4:	2000076c 	.word	0x2000076c
 8009bb8:	20000534 	.word	0x20000534
 8009bbc:	40668000 	.word	0x40668000
 8009bc0:	20000224 	.word	0x20000224
 8009bc4:	2000051c 	.word	0x2000051c
 8009bc8:	200004fc 	.word	0x200004fc
 8009bcc:	20000234 	.word	0x20000234
 8009bd0:	20000230 	.word	0x20000230
 8009bd4:	200004ec 	.word	0x200004ec
 8009bd8:	2000055c 	.word	0x2000055c
 8009bdc:	43480000 	.word	0x43480000
 8009be0:	437a0000 	.word	0x437a0000
 8009be4:	20000228 	.word	0x20000228
 8009be8:	20000b9c 	.word	0x20000b9c
 8009bec:	20000ba0 	.word	0x20000ba0
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009bf0:	4b33      	ldr	r3, [pc, #204]	; (8009cc0 <SlalomRight+0x3c0>)
 8009bf2:	f04f 0200 	mov.w	r2, #0
 8009bf6:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009bf8:	4a32      	ldr	r2, [pc, #200]	; (8009cc4 <SlalomRight+0x3c4>)
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009bfe:	4b32      	ldr	r3, [pc, #200]	; (8009cc8 <SlalomRight+0x3c8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d109      	bne.n	8009c1a <SlalomRight+0x31a>
			{
				wall_set();//
 8009c06:	f001 fe2d 	bl	800b864 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	2103      	movs	r1, #3
 8009c0e:	2005      	movs	r0, #5
 8009c10:	f001 ff9a 	bl	800bb48 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009c14:	4b2c      	ldr	r3, [pc, #176]	; (8009cc8 <SlalomRight+0x3c8>)
 8009c16:	2201      	movs	r2, #1
 8009c18:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7fe fbba 	bl	8008394 <__aeabi_i2d>
 8009c20:	4604      	mov	r4, r0
 8009c22:	460d      	mov	r5, r1
 8009c24:	edd7 7a07 	vldr	s15, [r7, #28]
 8009c28:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009c2c:	ee17 0a90 	vmov	r0, s15
 8009c30:	f7fe fbc2 	bl	80083b8 <__aeabi_f2d>
 8009c34:	a31e      	add	r3, pc, #120	; (adr r3, 8009cb0 <SlalomRight+0x3b0>)
 8009c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3a:	f7fe fd3f 	bl	80086bc <__aeabi_ddiv>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	4620      	mov	r0, r4
 8009c44:	4629      	mov	r1, r5
 8009c46:	f7fe fa59 	bl	80080fc <__adddf3>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	4625      	mov	r5, r4
 8009c50:	461c      	mov	r4, r3
 8009c52:	4b1e      	ldr	r3, [pc, #120]	; (8009ccc <SlalomRight+0x3cc>)
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	4b1d      	ldr	r3, [pc, #116]	; (8009ccc <SlalomRight+0x3cc>)
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7fe fb99 	bl	8008394 <__aeabi_i2d>
 8009c62:	4602      	mov	r2, r0
 8009c64:	460b      	mov	r3, r1
 8009c66:	4620      	mov	r0, r4
 8009c68:	4629      	mov	r1, r5
 8009c6a:	f7fe fe8d 	bl	8008988 <__aeabi_dcmpgt>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1bd      	bne.n	8009bf0 <SlalomRight+0x2f0>
			}
	}
	TargetAngle += 90*M_PI/180;
 8009c74:	4b16      	ldr	r3, [pc, #88]	; (8009cd0 <SlalomRight+0x3d0>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fb9d 	bl	80083b8 <__aeabi_f2d>
 8009c7e:	a30e      	add	r3, pc, #56	; (adr r3, 8009cb8 <SlalomRight+0x3b8>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7fe fa3a 	bl	80080fc <__adddf3>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	4621      	mov	r1, r4
 8009c90:	f7fe fee2 	bl	8008a58 <__aeabi_d2f>
 8009c94:	4602      	mov	r2, r0
 8009c96:	4b0e      	ldr	r3, [pc, #56]	; (8009cd0 <SlalomRight+0x3d0>)
 8009c98:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009c9a:	4b0c      	ldr	r3, [pc, #48]	; (8009ccc <SlalomRight+0x3cc>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	4a0d      	ldr	r2, [pc, #52]	; (8009cd4 <SlalomRight+0x3d4>)
 8009ca0:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009ca2:	bf00      	nop
 8009ca4:	3728      	adds	r7, #40	; 0x28
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8009caa:	bf00      	nop
 8009cac:	f3af 8000 	nop.w
 8009cb0:	23ca2666 	.word	0x23ca2666
 8009cb4:	3f509268 	.word	0x3f509268
 8009cb8:	54442d18 	.word	0x54442d18
 8009cbc:	3ff921fb 	.word	0x3ff921fb
 8009cc0:	200004fc 	.word	0x200004fc
 8009cc4:	200004ec 	.word	0x200004ec
 8009cc8:	20000ba0 	.word	0x20000ba0
 8009ccc:	2000051c 	.word	0x2000051c
 8009cd0:	20000518 	.word	0x20000518
 8009cd4:	20000550 	.word	0x20000550

08009cd8 <SlalomLeft>:
void SlalomLeft()	//
{
 8009cd8:	b5b0      	push	{r4, r5, r7, lr}
 8009cda:	b08a      	sub	sp, #40	; 0x28
 8009cdc:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009cde:	4ba4      	ldr	r3, [pc, #656]	; (8009f70 <SlalomLeft+0x298>)
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	719a      	strb	r2, [r3, #6]
	ControlWall();
 8009ce4:	f7ff fa6c 	bl	80091c0 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009ce8:	4ba2      	ldr	r3, [pc, #648]	; (8009f74 <SlalomLeft+0x29c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009cee:	4ba2      	ldr	r3, [pc, #648]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009cf4:	4ba0      	ldr	r3, [pc, #640]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009cfa:	4b9f      	ldr	r3, [pc, #636]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cfc:	edd3 7a02 	vldr	s15, [r3, #8]
 8009d00:	eef1 7a67 	vneg.f32	s15, s15
 8009d04:	edc7 7a06 	vstr	s15, [r7, #24]
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009d08:	4b9b      	ldr	r3, [pc, #620]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d0a:	691b      	ldr	r3, [r3, #16]
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f7fe fb53 	bl	80083b8 <__aeabi_f2d>
 8009d12:	a393      	add	r3, pc, #588	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d18:	f7fe fba6 	bl	8008468 <__aeabi_dmul>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	460c      	mov	r4, r1
 8009d20:	4618      	mov	r0, r3
 8009d22:	4621      	mov	r1, r4
 8009d24:	f04f 0200 	mov.w	r2, #0
 8009d28:	4b94      	ldr	r3, [pc, #592]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d2a:	f7fe fcc7 	bl	80086bc <__aeabi_ddiv>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	460c      	mov	r4, r1
 8009d32:	4618      	mov	r0, r3
 8009d34:	4621      	mov	r1, r4
 8009d36:	f7fe fe8f 	bl	8008a58 <__aeabi_d2f>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009d3e:	4b8e      	ldr	r3, [pc, #568]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d40:	695b      	ldr	r3, [r3, #20]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe fb38 	bl	80083b8 <__aeabi_f2d>
 8009d48:	a385      	add	r3, pc, #532	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4e:	f7fe fb8b 	bl	8008468 <__aeabi_dmul>
 8009d52:	4603      	mov	r3, r0
 8009d54:	460c      	mov	r4, r1
 8009d56:	4618      	mov	r0, r3
 8009d58:	4621      	mov	r1, r4
 8009d5a:	f04f 0200 	mov.w	r2, #0
 8009d5e:	4b87      	ldr	r3, [pc, #540]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d60:	f7fe fcac 	bl	80086bc <__aeabi_ddiv>
 8009d64:	4603      	mov	r3, r0
 8009d66:	460c      	mov	r4, r1
 8009d68:	4618      	mov	r0, r3
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	f7fe fe74 	bl	8008a58 <__aeabi_d2f>
 8009d70:	4603      	mov	r3, r0
 8009d72:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009d74:	4b80      	ldr	r3, [pc, #512]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f7fe fb1d 	bl	80083b8 <__aeabi_f2d>
 8009d7e:	a378      	add	r3, pc, #480	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d84:	f7fe fb70 	bl	8008468 <__aeabi_dmul>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	4621      	mov	r1, r4
 8009d90:	f04f 0200 	mov.w	r2, #0
 8009d94:	4b79      	ldr	r3, [pc, #484]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d96:	f7fe fc91 	bl	80086bc <__aeabi_ddiv>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	460c      	mov	r4, r1
 8009d9e:	4618      	mov	r0, r3
 8009da0:	4621      	mov	r1, r4
 8009da2:	f7fe fe59 	bl	8008a58 <__aeabi_d2f>
 8009da6:	4603      	mov	r3, r0
 8009da8:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009daa:	4b75      	ldr	r3, [pc, #468]	; (8009f80 <SlalomLeft+0x2a8>)
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	4b74      	ldr	r3, [pc, #464]	; (8009f80 <SlalomLeft+0x2a8>)
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	4413      	add	r3, r2
 8009db4:	60bb      	str	r3, [r7, #8]
	if (getFrontWall() == WALL/**/)
 8009db6:	f7ff fd49 	bl	800984c <getFrontWall>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d12f      	bne.n	8009e20 <SlalomLeft+0x148>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009dc0:	e00e      	b.n	8009de0 <SlalomLeft+0x108>
		{
			TargetAngularV = 0;
 8009dc2:	4b70      	ldr	r3, [pc, #448]	; (8009f84 <SlalomLeft+0x2ac>)
 8009dc4:	f04f 0200 	mov.w	r2, #0
 8009dc8:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 8009dca:	4b6f      	ldr	r3, [pc, #444]	; (8009f88 <SlalomLeft+0x2b0>)
 8009dcc:	f04f 0200 	mov.w	r2, #0
 8009dd0:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009dd2:	4b6e      	ldr	r3, [pc, #440]	; (8009f8c <SlalomLeft+0x2b4>)
 8009dd4:	f04f 0200 	mov.w	r2, #0
 8009dd8:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009dda:	4a6d      	ldr	r2, [pc, #436]	; (8009f90 <SlalomLeft+0x2b8>)
 8009ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dde:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009de0:	4b6c      	ldr	r3, [pc, #432]	; (8009f94 <SlalomLeft+0x2bc>)
 8009de2:	edd3 7a00 	vldr	s15, [r3]
 8009de6:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8009f98 <SlalomLeft+0x2c0>
 8009dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009df2:	d4e6      	bmi.n	8009dc2 <SlalomLeft+0xea>
 8009df4:	4b67      	ldr	r3, [pc, #412]	; (8009f94 <SlalomLeft+0x2bc>)
 8009df6:	edd3 7a03 	vldr	s15, [r3, #12]
 8009dfa:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8009f9c <SlalomLeft+0x2c4>
 8009dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e06:	d4dc      	bmi.n	8009dc2 <SlalomLeft+0xea>
 8009e08:	e037      	b.n	8009e7a <SlalomLeft+0x1a2>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009e0a:	4b5e      	ldr	r3, [pc, #376]	; (8009f84 <SlalomLeft+0x2ac>)
 8009e0c:	f04f 0200 	mov.w	r2, #0
 8009e10:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 8009e12:	4b5e      	ldr	r3, [pc, #376]	; (8009f8c <SlalomLeft+0x2b4>)
 8009e14:	f04f 0200 	mov.w	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 8009e1a:	4a5d      	ldr	r2, [pc, #372]	; (8009f90 <SlalomLeft+0x2b8>)
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1e:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009e20:	68b8      	ldr	r0, [r7, #8]
 8009e22:	f7fe fab7 	bl	8008394 <__aeabi_i2d>
 8009e26:	4604      	mov	r4, r0
 8009e28:	460d      	mov	r5, r1
 8009e2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8009e2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009e32:	ee17 0a90 	vmov	r0, s15
 8009e36:	f7fe fabf 	bl	80083b8 <__aeabi_f2d>
 8009e3a:	a34b      	add	r3, pc, #300	; (adr r3, 8009f68 <SlalomLeft+0x290>)
 8009e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e40:	f7fe fc3c 	bl	80086bc <__aeabi_ddiv>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4620      	mov	r0, r4
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	f7fe f956 	bl	80080fc <__adddf3>
 8009e50:	4603      	mov	r3, r0
 8009e52:	460c      	mov	r4, r1
 8009e54:	4625      	mov	r5, r4
 8009e56:	461c      	mov	r4, r3
 8009e58:	4b49      	ldr	r3, [pc, #292]	; (8009f80 <SlalomLeft+0x2a8>)
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	4b48      	ldr	r3, [pc, #288]	; (8009f80 <SlalomLeft+0x2a8>)
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	4413      	add	r3, r2
 8009e62:	4618      	mov	r0, r3
 8009e64:	f7fe fa96 	bl	8008394 <__aeabi_i2d>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	4629      	mov	r1, r5
 8009e70:	f7fe fd8a 	bl	8008988 <__aeabi_dcmpgt>
 8009e74:	4603      	mov	r3, r0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1c7      	bne.n	8009e0a <SlalomLeft+0x132>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009e7a:	4b49      	ldr	r3, [pc, #292]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009e80:	e005      	b.n	8009e8e <SlalomLeft+0x1b6>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009e82:	4a42      	ldr	r2, [pc, #264]	; (8009f8c <SlalomLeft+0x2b4>)
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009e88:	4a41      	ldr	r2, [pc, #260]	; (8009f90 <SlalomLeft+0x2b8>)
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8c:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009e8e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e92:	edd7 7a05 	vldr	s15, [r7, #20]
 8009e96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e9a:	4b41      	ldr	r3, [pc, #260]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009e9c:	edd3 7a00 	vldr	s15, [r3]
 8009ea0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ea8:	d4eb      	bmi.n	8009e82 <SlalomLeft+0x1aa>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009eaa:	4b38      	ldr	r3, [pc, #224]	; (8009f8c <SlalomLeft+0x2b4>)
 8009eac:	f04f 0200 	mov.w	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009eb2:	4b35      	ldr	r3, [pc, #212]	; (8009f88 <SlalomLeft+0x2b0>)
 8009eb4:	f04f 0200 	mov.w	r2, #0
 8009eb8:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009eba:	e006      	b.n	8009eca <SlalomLeft+0x1f2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009ebc:	4b31      	ldr	r3, [pc, #196]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a30      	ldr	r2, [pc, #192]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ec2:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009ec4:	4a32      	ldr	r2, [pc, #200]	; (8009f90 <SlalomLeft+0x2b8>)
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec8:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009eca:	ed97 7a01 	vldr	s14, [r7, #4]
 8009ece:	edd7 7a04 	vldr	s15, [r7, #16]
 8009ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ed6:	4b32      	ldr	r3, [pc, #200]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009ed8:	edd3 7a00 	vldr	s15, [r3]
 8009edc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ee4:	d4ea      	bmi.n	8009ebc <SlalomLeft+0x1e4>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009ee6:	e016      	b.n	8009f16 <SlalomLeft+0x23e>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009ee8:	edd7 7a06 	vldr	s15, [r7, #24]
 8009eec:	eef1 7a67 	vneg.f32	s15, s15
 8009ef0:	4b26      	ldr	r3, [pc, #152]	; (8009f8c <SlalomLeft+0x2b4>)
 8009ef2:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009ef6:	4b23      	ldr	r3, [pc, #140]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ef8:	edd3 7a00 	vldr	s15, [r3]
 8009efc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f04:	dd04      	ble.n	8009f10 <SlalomLeft+0x238>
			{
				TargetAngularV = 0;
 8009f06:	4b1f      	ldr	r3, [pc, #124]	; (8009f84 <SlalomLeft+0x2ac>)
 8009f08:	f04f 0200 	mov.w	r2, #0
 8009f0c:	601a      	str	r2, [r3, #0]
				break;
 8009f0e:	e010      	b.n	8009f32 <SlalomLeft+0x25a>
			}
			TargetVelocity[BODY] = v_turn;
 8009f10:	4a1f      	ldr	r2, [pc, #124]	; (8009f90 <SlalomLeft+0x2b8>)
 8009f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f14:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009f16:	ed97 7a01 	vldr	s14, [r7, #4]
 8009f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f22:	4b1f      	ldr	r3, [pc, #124]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009f24:	edd3 7a00 	vldr	s15, [r3]
 8009f28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f30:	d4da      	bmi.n	8009ee8 <SlalomLeft+0x210>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009f32:	4b16      	ldr	r3, [pc, #88]	; (8009f8c <SlalomLeft+0x2b4>)
 8009f34:	f04f 0200 	mov.w	r2, #0
 8009f38:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009f3a:	4b13      	ldr	r3, [pc, #76]	; (8009f88 <SlalomLeft+0x2b0>)
 8009f3c:	f04f 0200 	mov.w	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009f42:	4b10      	ldr	r3, [pc, #64]	; (8009f84 <SlalomLeft+0x2ac>)
 8009f44:	f04f 0200 	mov.w	r2, #0
 8009f48:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009f4a:	4b16      	ldr	r3, [pc, #88]	; (8009fa4 <SlalomLeft+0x2cc>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a16      	ldr	r2, [pc, #88]	; (8009fa8 <SlalomLeft+0x2d0>)
 8009f50:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009f52:	4b0b      	ldr	r3, [pc, #44]	; (8009f80 <SlalomLeft+0x2a8>)
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	4b0a      	ldr	r3, [pc, #40]	; (8009f80 <SlalomLeft+0x2a8>)
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009f5e:	e03a      	b.n	8009fd6 <SlalomLeft+0x2fe>
 8009f60:	54442d18 	.word	0x54442d18
 8009f64:	400921fb 	.word	0x400921fb
 8009f68:	23ca2666 	.word	0x23ca2666
 8009f6c:	3f509268 	.word	0x3f509268
 8009f70:	20000000 	.word	0x20000000
 8009f74:	2000076c 	.word	0x2000076c
 8009f78:	20000534 	.word	0x20000534
 8009f7c:	40668000 	.word	0x40668000
 8009f80:	2000051c 	.word	0x2000051c
 8009f84:	200004fc 	.word	0x200004fc
 8009f88:	20000234 	.word	0x20000234
 8009f8c:	20000230 	.word	0x20000230
 8009f90:	200004ec 	.word	0x200004ec
 8009f94:	2000055c 	.word	0x2000055c
 8009f98:	43480000 	.word	0x43480000
 8009f9c:	437a0000 	.word	0x437a0000
 8009fa0:	20000228 	.word	0x20000228
 8009fa4:	20000b9c 	.word	0x20000b9c
 8009fa8:	20000ba0 	.word	0x20000ba0
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009fac:	4b32      	ldr	r3, [pc, #200]	; (800a078 <SlalomLeft+0x3a0>)
 8009fae:	f04f 0200 	mov.w	r2, #0
 8009fb2:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009fb4:	4a31      	ldr	r2, [pc, #196]	; (800a07c <SlalomLeft+0x3a4>)
 8009fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb8:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");
			if(Calc == 0)
 8009fba:	4b31      	ldr	r3, [pc, #196]	; (800a080 <SlalomLeft+0x3a8>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d109      	bne.n	8009fd6 <SlalomLeft+0x2fe>
			{
				wall_set();//
 8009fc2:	f001 fc4f 	bl	800b864 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	2103      	movs	r1, #3
 8009fca:	2005      	movs	r0, #5
 8009fcc:	f001 fdbc 	bl	800bb48 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009fd0:	4b2b      	ldr	r3, [pc, #172]	; (800a080 <SlalomLeft+0x3a8>)
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009fd6:	68b8      	ldr	r0, [r7, #8]
 8009fd8:	f7fe f9dc 	bl	8008394 <__aeabi_i2d>
 8009fdc:	4604      	mov	r4, r0
 8009fde:	460d      	mov	r5, r1
 8009fe0:	edd7 7a07 	vldr	s15, [r7, #28]
 8009fe4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009fe8:	ee17 0a90 	vmov	r0, s15
 8009fec:	f7fe f9e4 	bl	80083b8 <__aeabi_f2d>
 8009ff0:	a31d      	add	r3, pc, #116	; (adr r3, 800a068 <SlalomLeft+0x390>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	f7fe fb61 	bl	80086bc <__aeabi_ddiv>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4620      	mov	r0, r4
 800a000:	4629      	mov	r1, r5
 800a002:	f7fe f87b 	bl	80080fc <__adddf3>
 800a006:	4603      	mov	r3, r0
 800a008:	460c      	mov	r4, r1
 800a00a:	4625      	mov	r5, r4
 800a00c:	461c      	mov	r4, r3
 800a00e:	4b1d      	ldr	r3, [pc, #116]	; (800a084 <SlalomLeft+0x3ac>)
 800a010:	681a      	ldr	r2, [r3, #0]
 800a012:	4b1c      	ldr	r3, [pc, #112]	; (800a084 <SlalomLeft+0x3ac>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	4413      	add	r3, r2
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fe f9bb 	bl	8008394 <__aeabi_i2d>
 800a01e:	4602      	mov	r2, r0
 800a020:	460b      	mov	r3, r1
 800a022:	4620      	mov	r0, r4
 800a024:	4629      	mov	r1, r5
 800a026:	f7fe fcaf 	bl	8008988 <__aeabi_dcmpgt>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d1bd      	bne.n	8009fac <SlalomLeft+0x2d4>
			}
	}
	TargetAngle += -90*M_PI/180;
 800a030:	4b15      	ldr	r3, [pc, #84]	; (800a088 <SlalomLeft+0x3b0>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4618      	mov	r0, r3
 800a036:	f7fe f9bf 	bl	80083b8 <__aeabi_f2d>
 800a03a:	a30d      	add	r3, pc, #52	; (adr r3, 800a070 <SlalomLeft+0x398>)
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f7fe f85a 	bl	80080f8 <__aeabi_dsub>
 800a044:	4603      	mov	r3, r0
 800a046:	460c      	mov	r4, r1
 800a048:	4618      	mov	r0, r3
 800a04a:	4621      	mov	r1, r4
 800a04c:	f7fe fd04 	bl	8008a58 <__aeabi_d2f>
 800a050:	4602      	mov	r2, r0
 800a052:	4b0d      	ldr	r3, [pc, #52]	; (800a088 <SlalomLeft+0x3b0>)
 800a054:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800a056:	4b0b      	ldr	r3, [pc, #44]	; (800a084 <SlalomLeft+0x3ac>)
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	4a0c      	ldr	r2, [pc, #48]	; (800a08c <SlalomLeft+0x3b4>)
 800a05c:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800a05e:	bf00      	nop
 800a060:	3728      	adds	r7, #40	; 0x28
 800a062:	46bd      	mov	sp, r7
 800a064:	bdb0      	pop	{r4, r5, r7, pc}
 800a066:	bf00      	nop
 800a068:	23ca2666 	.word	0x23ca2666
 800a06c:	3f509268 	.word	0x3f509268
 800a070:	54442d18 	.word	0x54442d18
 800a074:	3ff921fb 	.word	0x3ff921fb
 800a078:	200004fc 	.word	0x200004fc
 800a07c:	200004ec 	.word	0x200004ec
 800a080:	20000ba0 	.word	0x20000ba0
 800a084:	2000051c 	.word	0x2000051c
 800a088:	20000518 	.word	0x20000518
 800a08c:	20000550 	.word	0x20000550

0800a090 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 800a090:	b5b0      	push	{r4, r5, r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	ed87 0a01 	vstr	s0, [r7, #4]
 800a09a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 800a09e:	4b74      	ldr	r3, [pc, #464]	; (800a270 <Accel+0x1e0>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	719a      	strb	r2, [r3, #6]
	ControlWall();
 800a0a4:	f7ff f88c 	bl	80091c0 <ControlWall>
	TargetAngularV = 0;
 800a0a8:	4b72      	ldr	r3, [pc, #456]	; (800a274 <Accel+0x1e4>)
 800a0aa:	f04f 0200 	mov.w	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 800a0b0:	f04f 0300 	mov.w	r3, #0
 800a0b4:	613b      	str	r3, [r7, #16]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800a0b6:	4b70      	ldr	r3, [pc, #448]	; (800a278 <Accel+0x1e8>)
 800a0b8:	edd3 7a02 	vldr	s15, [r3, #8]
 800a0bc:	ed97 7a00 	vldr	s14, [r7]
 800a0c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a0c4:	edc7 7a04 	vstr	s15, [r7, #16]
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800a0c8:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0cc:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 800a27c <Accel+0x1ec>
 800a0d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a0d4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0d8:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a0dc:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a0e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0e8:	4b65      	ldr	r3, [pc, #404]	; (800a280 <Accel+0x1f0>)
 800a0ea:	edc3 7a00 	vstr	s15, [r3]
	WallWarn();
 800a0ee:	f7ff f85b 	bl	80091a8 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 800a0f2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a0fa:	ee17 0a90 	vmov	r0, s15
 800a0fe:	f7fe f95b 	bl	80083b8 <__aeabi_f2d>
 800a102:	a357      	add	r3, pc, #348	; (adr r3, 800a260 <Accel+0x1d0>)
 800a104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a108:	f7fe fad8 	bl	80086bc <__aeabi_ddiv>
 800a10c:	4603      	mov	r3, r0
 800a10e:	460c      	mov	r4, r1
 800a110:	4618      	mov	r0, r3
 800a112:	4621      	mov	r1, r4
 800a114:	f7fe fc58 	bl	80089c8 <__aeabi_d2iz>
 800a118:	4603      	mov	r3, r0
 800a11a:	60fb      	str	r3, [r7, #12]
	//printf("target_pulse : %d",target_pulse);
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	Calc = SearchOrFast;//Fast1
 800a11c:	4b59      	ldr	r3, [pc, #356]	; (800a284 <Accel+0x1f4>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a59      	ldr	r2, [pc, #356]	; (800a288 <Accel+0x1f8>)
 800a122:	6013      	str	r3, [r2, #0]
	_Bool wall_cut = false;
 800a124:	2300      	movs	r3, #0
 800a126:	75fb      	strb	r3, [r7, #23]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a128:	e06b      	b.n	800a202 <Accel+0x172>
	{
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a12a:	4b58      	ldr	r3, [pc, #352]	; (800a28c <Accel+0x1fc>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	4618      	mov	r0, r3
 800a130:	f7fe f930 	bl	8008394 <__aeabi_i2d>
 800a134:	4604      	mov	r4, r0
 800a136:	460d      	mov	r5, r1
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7fe f92b 	bl	8008394 <__aeabi_i2d>
 800a13e:	a34a      	add	r3, pc, #296	; (adr r3, 800a268 <Accel+0x1d8>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f7fe f990 	bl	8008468 <__aeabi_dmul>
 800a148:	4602      	mov	r2, r0
 800a14a:	460b      	mov	r3, r1
 800a14c:	4620      	mov	r0, r4
 800a14e:	4629      	mov	r1, r5
 800a150:	f7fd ffd4 	bl	80080fc <__adddf3>
 800a154:	4603      	mov	r3, r0
 800a156:	460c      	mov	r4, r1
 800a158:	4625      	mov	r5, r4
 800a15a:	461c      	mov	r4, r3
 800a15c:	4b4c      	ldr	r3, [pc, #304]	; (800a290 <Accel+0x200>)
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	4618      	mov	r0, r3
 800a162:	f7fe f917 	bl	8008394 <__aeabi_i2d>
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	4620      	mov	r0, r4
 800a16c:	4629      	mov	r1, r5
 800a16e:	f7fe fbed 	bl	800894c <__aeabi_dcmplt>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00d      	beq.n	800a194 <Accel+0x104>
 800a178:	4b43      	ldr	r3, [pc, #268]	; (800a288 <Accel+0x1f8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d109      	bne.n	800a194 <Accel+0x104>
		{
			wall_set();//
 800a180:	f001 fb70 	bl	800b864 <wall_set>
			//
			make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a184:	2201      	movs	r2, #1
 800a186:	2103      	movs	r1, #3
 800a188:	2005      	movs	r0, #5
 800a18a:	f001 fcdd 	bl	800bb48 <make_map>
			//UpdateWalkMap();
			//
			Calc = 1;
 800a18e:	4b3e      	ldr	r3, [pc, #248]	; (800a288 <Accel+0x1f8>)
 800a190:	2201      	movs	r2, #1
 800a192:	601a      	str	r2, [r3, #0]
		}
		if(wall_cut == false && ((50/*LEFT_WALL*0.5f*/ > Photo[SL]) || (50/*RIGHT_WALL*0.5f*/ > Photo[SR])) )
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	f083 0301 	eor.w	r3, r3, #1
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d030      	beq.n	800a202 <Accel+0x172>
 800a1a0:	4b3c      	ldr	r3, [pc, #240]	; (800a294 <Accel+0x204>)
 800a1a2:	edd3 7a02 	vldr	s15, [r3, #8]
 800a1a6:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800a298 <Accel+0x208>
 800a1aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1b2:	d40a      	bmi.n	800a1ca <Accel+0x13a>
 800a1b4:	4b37      	ldr	r3, [pc, #220]	; (800a294 <Accel+0x204>)
 800a1b6:	edd3 7a01 	vldr	s15, [r3, #4]
 800a1ba:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800a298 <Accel+0x208>
 800a1be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1c6:	d400      	bmi.n	800a1ca <Accel+0x13a>
 800a1c8:	e01b      	b.n	800a202 <Accel+0x172>
		{
			TotalPulse[BODY] = KeepPulse[BODY] + (target_pulse-Wall_Cut_Val);
 800a1ca:	4b30      	ldr	r3, [pc, #192]	; (800a28c <Accel+0x1fc>)
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	ee07 3a90 	vmov	s15, r3
 800a1d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	ee07 3a90 	vmov	s15, r3
 800a1dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a1e0:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800a29c <Accel+0x20c>
 800a1e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a1e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a1ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a1f0:	ee17 2a90 	vmov	r2, s15
 800a1f4:	4b26      	ldr	r3, [pc, #152]	; (800a290 <Accel+0x200>)
 800a1f6:	609a      	str	r2, [r3, #8]
			//target_pulse = TotalPulse[BODY] -KeepPulse[BODY] + Wall_Cut_Val;
			wall_cut = true;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	75fb      	strb	r3, [r7, #23]
			ChangeLED(3);
 800a1fc:	2003      	movs	r0, #3
 800a1fe:	f004 ffc7 	bl	800f190 <ChangeLED>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a202:	4b22      	ldr	r3, [pc, #136]	; (800a28c <Accel+0x1fc>)
 800a204:	689a      	ldr	r2, [r3, #8]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	441a      	add	r2, r3
 800a20a:	4b21      	ldr	r3, [pc, #132]	; (800a290 <Accel+0x200>)
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	429a      	cmp	r2, r3
 800a210:	dc8b      	bgt.n	800a12a <Accel+0x9a>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 800a212:	4b1b      	ldr	r3, [pc, #108]	; (800a280 <Accel+0x1f0>)
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	601a      	str	r2, [r3, #0]
	//
	wall_cut = false;
 800a21a:	2300      	movs	r3, #0
 800a21c:	75fb      	strb	r3, [r7, #23]
	ChangeLED(0);
 800a21e:	2000      	movs	r0, #0
 800a220:	f004 ffb6 	bl	800f190 <ChangeLED>
	KeepPulse[BODY] += target_pulse;
 800a224:	4b19      	ldr	r3, [pc, #100]	; (800a28c <Accel+0x1fc>)
 800a226:	689a      	ldr	r2, [r3, #8]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	4413      	add	r3, r2
 800a22c:	4a17      	ldr	r2, [pc, #92]	; (800a28c <Accel+0x1fc>)
 800a22e:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a230:	4b16      	ldr	r3, [pc, #88]	; (800a28c <Accel+0x1fc>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	0fd9      	lsrs	r1, r3, #31
 800a238:	440b      	add	r3, r1
 800a23a:	105b      	asrs	r3, r3, #1
 800a23c:	4413      	add	r3, r2
 800a23e:	4a13      	ldr	r2, [pc, #76]	; (800a28c <Accel+0x1fc>)
 800a240:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a242:	4b12      	ldr	r3, [pc, #72]	; (800a28c <Accel+0x1fc>)
 800a244:	685a      	ldr	r2, [r3, #4]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	0fd9      	lsrs	r1, r3, #31
 800a24a:	440b      	add	r3, r1
 800a24c:	105b      	asrs	r3, r3, #1
 800a24e:	4413      	add	r3, r2
 800a250:	4a0e      	ldr	r2, [pc, #56]	; (800a28c <Accel+0x1fc>)
 800a252:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a254:	bf00      	nop
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bdb0      	pop	{r4, r5, r7, pc}
 800a25c:	f3af 8000 	nop.w
 800a260:	23ca2666 	.word	0x23ca2666
 800a264:	3f509268 	.word	0x3f509268
 800a268:	9999999a 	.word	0x9999999a
 800a26c:	3fe99999 	.word	0x3fe99999
 800a270:	20000000 	.word	0x20000000
 800a274:	200004fc 	.word	0x200004fc
 800a278:	20000528 	.word	0x20000528
 800a27c:	3a83126f 	.word	0x3a83126f
 800a280:	2000022c 	.word	0x2000022c
 800a284:	20000b9c 	.word	0x20000b9c
 800a288:	20000ba0 	.word	0x20000ba0
 800a28c:	20000550 	.word	0x20000550
 800a290:	2000051c 	.word	0x2000051c
 800a294:	2000055c 	.word	0x2000055c
 800a298:	42480000 	.word	0x42480000
 800a29c:	4792c122 	.word	0x4792c122

0800a2a0 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a2a0:	b5b0      	push	{r4, r5, r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	ed87 0a01 	vstr	s0, [r7, #4]
 800a2aa:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a2ae:	4b68      	ldr	r3, [pc, #416]	; (800a450 <Decel+0x1b0>)
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	719a      	strb	r2, [r3, #6]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a2b4:	f04f 0300 	mov.w	r3, #0
 800a2b8:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a2ba:	4b66      	ldr	r3, [pc, #408]	; (800a454 <Decel+0x1b4>)
 800a2bc:	ed93 7a02 	vldr	s14, [r3, #8]
 800a2c0:	edd7 7a00 	vldr	s15, [r7]
 800a2c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2c8:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a2cc:	edd7 7a03 	vldr	s15, [r7, #12]
 800a2d0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800a458 <Decel+0x1b8>
 800a2d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a2d8:	edd7 7a03 	vldr	s15, [r7, #12]
 800a2dc:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a2e0:	edd7 7a01 	vldr	s15, [r7, #4]
 800a2e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a2e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2ec:	eef1 7a67 	vneg.f32	s15, s15
 800a2f0:	4b5a      	ldr	r3, [pc, #360]	; (800a45c <Decel+0x1bc>)
 800a2f2:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a2f6:	f7fe ff4b 	bl	8009190 <WallSafe>
	ControlWall();
 800a2fa:	f7fe ff61 	bl	80091c0 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a2fe:	edd7 7a01 	vldr	s15, [r7, #4]
 800a302:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a306:	ee17 0a90 	vmov	r0, s15
 800a30a:	f7fe f855 	bl	80083b8 <__aeabi_f2d>
 800a30e:	a34c      	add	r3, pc, #304	; (adr r3, 800a440 <Decel+0x1a0>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	f7fe f9d2 	bl	80086bc <__aeabi_ddiv>
 800a318:	4603      	mov	r3, r0
 800a31a:	460c      	mov	r4, r1
 800a31c:	4618      	mov	r0, r3
 800a31e:	4621      	mov	r1, r4
 800a320:	f7fe fb52 	bl	80089c8 <__aeabi_d2iz>
 800a324:	4603      	mov	r3, r0
 800a326:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a328:	e052      	b.n	800a3d0 <Decel+0x130>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a32a:	4b4d      	ldr	r3, [pc, #308]	; (800a460 <Decel+0x1c0>)
 800a32c:	edd3 7a02 	vldr	s15, [r3, #8]
 800a330:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a338:	d810      	bhi.n	800a35c <Decel+0xbc>
		{
			TargetVelocity[BODY] = 0;
 800a33a:	4b49      	ldr	r3, [pc, #292]	; (800a460 <Decel+0x1c0>)
 800a33c:	f04f 0200 	mov.w	r2, #0
 800a340:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a342:	4b46      	ldr	r3, [pc, #280]	; (800a45c <Decel+0x1bc>)
 800a344:	f04f 0200 	mov.w	r2, #0
 800a348:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a34a:	4b46      	ldr	r3, [pc, #280]	; (800a464 <Decel+0x1c4>)
 800a34c:	f04f 0200 	mov.w	r2, #0
 800a350:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a352:	4b45      	ldr	r3, [pc, #276]	; (800a468 <Decel+0x1c8>)
 800a354:	f04f 0200 	mov.w	r2, #0
 800a358:	601a      	str	r2, [r3, #0]
			break;
 800a35a:	e050      	b.n	800a3fe <Decel+0x15e>
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800a35c:	4b43      	ldr	r3, [pc, #268]	; (800a46c <Decel+0x1cc>)
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe f817 	bl	8008394 <__aeabi_i2d>
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	68b8      	ldr	r0, [r7, #8]
 800a36c:	f7fe f812 	bl	8008394 <__aeabi_i2d>
 800a370:	a335      	add	r3, pc, #212	; (adr r3, 800a448 <Decel+0x1a8>)
 800a372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a376:	f7fe f877 	bl	8008468 <__aeabi_dmul>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4620      	mov	r0, r4
 800a380:	4629      	mov	r1, r5
 800a382:	f7fd febb 	bl	80080fc <__adddf3>
 800a386:	4603      	mov	r3, r0
 800a388:	460c      	mov	r4, r1
 800a38a:	4625      	mov	r5, r4
 800a38c:	461c      	mov	r4, r3
 800a38e:	4b38      	ldr	r3, [pc, #224]	; (800a470 <Decel+0x1d0>)
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd fffe 	bl	8008394 <__aeabi_i2d>
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	4620      	mov	r0, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	f7fe fad4 	bl	800894c <__aeabi_dcmplt>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d100      	bne.n	800a3ac <Decel+0x10c>
 800a3aa:	e011      	b.n	800a3d0 <Decel+0x130>
		{
			WallWarn();
 800a3ac:	f7fe fefc 	bl	80091a8 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	2002      	movs	r0, #2
 800a3b4:	f005 fc84 	bl	800fcc0 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a3b8:	2100      	movs	r1, #0
 800a3ba:	2003      	movs	r0, #3
 800a3bc:	f005 fc80 	bl	800fcc0 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	f005 fc7c 	bl	800fcc0 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	f005 fc78 	bl	800fcc0 <PIDChangeFlag>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a3d0:	4b28      	ldr	r3, [pc, #160]	; (800a474 <Decel+0x1d4>)
 800a3d2:	ed93 7a03 	vldr	s14, [r3, #12]
 800a3d6:	4b27      	ldr	r3, [pc, #156]	; (800a474 <Decel+0x1d4>)
 800a3d8:	edd3 7a00 	vldr	s15, [r3]
 800a3dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3e0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a478 <Decel+0x1d8>
 800a3e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ec:	d507      	bpl.n	800a3fe <Decel+0x15e>
 800a3ee:	4b1f      	ldr	r3, [pc, #124]	; (800a46c <Decel+0x1cc>)
 800a3f0:	689a      	ldr	r2, [r3, #8]
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	441a      	add	r2, r3
 800a3f6:	4b1e      	ldr	r3, [pc, #120]	; (800a470 <Decel+0x1d0>)
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	dc95      	bgt.n	800a32a <Decel+0x8a>

		}


	}
	WaitStopAndReset();
 800a3fe:	f7fe fff7 	bl	80093f0 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a402:	4b1a      	ldr	r3, [pc, #104]	; (800a46c <Decel+0x1cc>)
 800a404:	689a      	ldr	r2, [r3, #8]
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	4413      	add	r3, r2
 800a40a:	4a18      	ldr	r2, [pc, #96]	; (800a46c <Decel+0x1cc>)
 800a40c:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a40e:	4b17      	ldr	r3, [pc, #92]	; (800a46c <Decel+0x1cc>)
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	0fd9      	lsrs	r1, r3, #31
 800a416:	440b      	add	r3, r1
 800a418:	105b      	asrs	r3, r3, #1
 800a41a:	4413      	add	r3, r2
 800a41c:	4a13      	ldr	r2, [pc, #76]	; (800a46c <Decel+0x1cc>)
 800a41e:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a420:	4b12      	ldr	r3, [pc, #72]	; (800a46c <Decel+0x1cc>)
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	0fd9      	lsrs	r1, r3, #31
 800a428:	440b      	add	r3, r1
 800a42a:	105b      	asrs	r3, r3, #1
 800a42c:	4413      	add	r3, r2
 800a42e:	4a0f      	ldr	r2, [pc, #60]	; (800a46c <Decel+0x1cc>)
 800a430:	6053      	str	r3, [r2, #4]


}
 800a432:	bf00      	nop
 800a434:	3710      	adds	r7, #16
 800a436:	46bd      	mov	sp, r7
 800a438:	bdb0      	pop	{r4, r5, r7, pc}
 800a43a:	bf00      	nop
 800a43c:	f3af 8000 	nop.w
 800a440:	23ca2666 	.word	0x23ca2666
 800a444:	3f509268 	.word	0x3f509268
 800a448:	cccccccd 	.word	0xcccccccd
 800a44c:	3fe4cccc 	.word	0x3fe4cccc
 800a450:	20000000 	.word	0x20000000
 800a454:	20000528 	.word	0x20000528
 800a458:	3a83126f 	.word	0x3a83126f
 800a45c:	2000022c 	.word	0x2000022c
 800a460:	200004ec 	.word	0x200004ec
 800a464:	200004fc 	.word	0x200004fc
 800a468:	20000230 	.word	0x20000230
 800a46c:	20000550 	.word	0x20000550
 800a470:	2000051c 	.word	0x2000051c
 800a474:	2000055c 	.word	0x2000055c
 800a478:	456d8000 	.word	0x456d8000
 800a47c:	00000000 	.word	0x00000000

0800a480 <Calib>:
//
//
void Calib(int distance)
{
 800a480:	b590      	push	{r4, r7, lr}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	005b      	lsls	r3, r3, #1
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7fd ff81 	bl	8008394 <__aeabi_i2d>
 800a492:	a32b      	add	r3, pc, #172	; (adr r3, 800a540 <Calib+0xc0>)
 800a494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a498:	f7fe f910 	bl	80086bc <__aeabi_ddiv>
 800a49c:	4603      	mov	r3, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	f7fe fa90 	bl	80089c8 <__aeabi_d2iz>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dd15      	ble.n	800a4de <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a4b2:	e006      	b.n	800a4c2 <Calib+0x42>
		{
			Acceleration = 0;
 800a4b4:	4b1c      	ldr	r3, [pc, #112]	; (800a528 <Calib+0xa8>)
 800a4b6:	f04f 0200 	mov.w	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a4bc:	4b1b      	ldr	r3, [pc, #108]	; (800a52c <Calib+0xac>)
 800a4be:	4a1c      	ldr	r2, [pc, #112]	; (800a530 <Calib+0xb0>)
 800a4c0:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a4c2:	4b1c      	ldr	r3, [pc, #112]	; (800a534 <Calib+0xb4>)
 800a4c4:	689a      	ldr	r2, [r3, #8]
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	441a      	add	r2, r3
 800a4ca:	4b1b      	ldr	r3, [pc, #108]	; (800a538 <Calib+0xb8>)
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	dcf0      	bgt.n	800a4b4 <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a4d2:	4b18      	ldr	r3, [pc, #96]	; (800a534 <Calib+0xb4>)
 800a4d4:	689a      	ldr	r2, [r3, #8]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4413      	add	r3, r2
 800a4da:	4a16      	ldr	r2, [pc, #88]	; (800a534 <Calib+0xb4>)
 800a4dc:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	da15      	bge.n	800a510 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a4e4:	e006      	b.n	800a4f4 <Calib+0x74>
		{
			Acceleration = 0;
 800a4e6:	4b10      	ldr	r3, [pc, #64]	; (800a528 <Calib+0xa8>)
 800a4e8:	f04f 0200 	mov.w	r2, #0
 800a4ec:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -100;
 800a4ee:	4b0f      	ldr	r3, [pc, #60]	; (800a52c <Calib+0xac>)
 800a4f0:	4a12      	ldr	r2, [pc, #72]	; (800a53c <Calib+0xbc>)
 800a4f2:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a4f4:	4b0f      	ldr	r3, [pc, #60]	; (800a534 <Calib+0xb4>)
 800a4f6:	689a      	ldr	r2, [r3, #8]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	441a      	add	r2, r3
 800a4fc:	4b0e      	ldr	r3, [pc, #56]	; (800a538 <Calib+0xb8>)
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	429a      	cmp	r2, r3
 800a502:	dbf0      	blt.n	800a4e6 <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a504:	4b0b      	ldr	r3, [pc, #44]	; (800a534 <Calib+0xb4>)
 800a506:	689a      	ldr	r2, [r3, #8]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4413      	add	r3, r2
 800a50c:	4a09      	ldr	r2, [pc, #36]	; (800a534 <Calib+0xb4>)
 800a50e:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a510:	4b06      	ldr	r3, [pc, #24]	; (800a52c <Calib+0xac>)
 800a512:	f04f 0200 	mov.w	r2, #0
 800a516:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a518:	4b03      	ldr	r3, [pc, #12]	; (800a528 <Calib+0xa8>)
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	601a      	str	r2, [r3, #0]
}
 800a520:	bf00      	nop
 800a522:	3714      	adds	r7, #20
 800a524:	46bd      	mov	sp, r7
 800a526:	bd90      	pop	{r4, r7, pc}
 800a528:	2000022c 	.word	0x2000022c
 800a52c:	200004ec 	.word	0x200004ec
 800a530:	428c0000 	.word	0x428c0000
 800a534:	20000550 	.word	0x20000550
 800a538:	2000051c 	.word	0x2000051c
 800a53c:	c2c80000 	.word	0xc2c80000
 800a540:	23ca2666 	.word	0x23ca2666
 800a544:	3f509268 	.word	0x3f509268

0800a548 <Compensate>:
void Compensate()
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a54c:	4b04      	ldr	r3, [pc, #16]	; (800a560 <Compensate+0x18>)
 800a54e:	2206      	movs	r2, #6
 800a550:	719a      	strb	r2, [r3, #6]
	TargetPhoto[FL];

#else
	//
	//ControlWall();
	Calib(-50);
 800a552:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a556:	f7ff ff93 	bl	800a480 <Calib>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	20000000 	.word	0x20000000

0800a564 <AjustCenter>:
float AjustCenter(){
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
	//x,y,lrfb
	PIDChangeFlag(L_WALL_PID, 0);
 800a56a:	2100      	movs	r1, #0
 800a56c:	2002      	movs	r0, #2
 800a56e:	f005 fba7 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800a572:	2100      	movs	r1, #0
 800a574:	2003      	movs	r0, #3
 800a576:	f005 fba3 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800a57a:	2100      	movs	r1, #0
 800a57c:	2001      	movs	r0, #1
 800a57e:	f005 fb9f 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800a582:	2100      	movs	r1, #0
 800a584:	2000      	movs	r0, #0
 800a586:	f005 fb9b 	bl	800fcc0 <PIDChangeFlag>
	Pos.Act = compensate;
 800a58a:	4bb3      	ldr	r3, [pc, #716]	; (800a858 <AjustCenter+0x2f4>)
 800a58c:	2206      	movs	r2, #6
 800a58e:	719a      	strb	r2, [r3, #6]
	int wall_ctrl = GetWallCtrlDirection();
 800a590:	f7fe fc4e 	bl	8008e30 <GetWallCtrlDirection>
 800a594:	6078      	str	r0, [r7, #4]
	PIDChangeFlag(wall_ctrl, 1);
 800a596:	2101      	movs	r1, #1
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f005 fb91 	bl	800fcc0 <PIDChangeFlag>

	switch(Pos.Car%4)
 800a59e:	4bae      	ldr	r3, [pc, #696]	; (800a858 <AjustCenter+0x2f4>)
 800a5a0:	795b      	ldrb	r3, [r3, #5]
 800a5a2:	f003 0303 	and.w	r3, r3, #3
 800a5a6:	2b03      	cmp	r3, #3
 800a5a8:	f200 81bc 	bhi.w	800a924 <AjustCenter+0x3c0>
 800a5ac:	a201      	add	r2, pc, #4	; (adr r2, 800a5b4 <AjustCenter+0x50>)
 800a5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b2:	bf00      	nop
 800a5b4:	0800a5c5 	.word	0x0800a5c5
 800a5b8:	0800a695 	.word	0x0800a695
 800a5bc:	0800a765 	.word	0x0800a765
 800a5c0:	0800a835 	.word	0x0800a835
	{
	case north: //use west or north wall
			if (Wall[Pos.X][Pos.Y].north == wall) //
 800a5c4:	4ba4      	ldr	r3, [pc, #656]	; (800a858 <AjustCenter+0x2f4>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	4ba3      	ldr	r3, [pc, #652]	; (800a858 <AjustCenter+0x2f4>)
 800a5cc:	785b      	ldrb	r3, [r3, #1]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	4aa2      	ldr	r2, [pc, #648]	; (800a85c <AjustCenter+0x2f8>)
 800a5d2:	0103      	lsls	r3, r0, #4
 800a5d4:	440b      	add	r3, r1
 800a5d6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a5da:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d135      	bne.n	800a650 <AjustCenter+0xec>
			{
				//
				while( !( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100)))//(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a5e4:	e005      	b.n	800a5f2 <AjustCenter+0x8e>
				{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a5e6:	4b9e      	ldr	r3, [pc, #632]	; (800a860 <AjustCenter+0x2fc>)
 800a5e8:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f004 fdcf 	bl	800f190 <ChangeLED>
				while( !( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100)))//(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a5f2:	4b9c      	ldr	r3, [pc, #624]	; (800a864 <AjustCenter+0x300>)
 800a5f4:	ed93 7a00 	vldr	s14, [r3]
 800a5f8:	4b9a      	ldr	r3, [pc, #616]	; (800a864 <AjustCenter+0x300>)
 800a5fa:	edd3 7a03 	vldr	s15, [r3, #12]
 800a5fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a602:	ed9f 7a99 	vldr	s14, [pc, #612]	; 800a868 <AjustCenter+0x304>
 800a606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a60e:	bfcc      	ite	gt
 800a610:	2301      	movgt	r3, #1
 800a612:	2300      	movle	r3, #0
 800a614:	b2db      	uxtb	r3, r3
 800a616:	f083 0301 	eor.w	r3, r3, #1
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1e2      	bne.n	800a5e6 <AjustCenter+0x82>
 800a620:	4b90      	ldr	r3, [pc, #576]	; (800a864 <AjustCenter+0x300>)
 800a622:	ed93 7a00 	vldr	s14, [r3]
 800a626:	4b8f      	ldr	r3, [pc, #572]	; (800a864 <AjustCenter+0x300>)
 800a628:	edd3 7a03 	vldr	s15, [r3, #12]
 800a62c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a630:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 800a86c <AjustCenter+0x308>
 800a634:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a63c:	bf4c      	ite	mi
 800a63e:	2301      	movmi	r3, #1
 800a640:	2300      	movpl	r3, #0
 800a642:	b2db      	uxtb	r3, r3
 800a644:	f083 0301 	eor.w	r3, r3, #1
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d1cb      	bne.n	800a5e6 <AjustCenter+0x82>

				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a64e:	e16b      	b.n	800a928 <AjustCenter+0x3c4>
			else if (Wall[Pos.X][Pos.Y].south == wall) //
 800a650:	4b81      	ldr	r3, [pc, #516]	; (800a858 <AjustCenter+0x2f4>)
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	4618      	mov	r0, r3
 800a656:	4b80      	ldr	r3, [pc, #512]	; (800a858 <AjustCenter+0x2f4>)
 800a658:	785b      	ldrb	r3, [r3, #1]
 800a65a:	4619      	mov	r1, r3
 800a65c:	4a7f      	ldr	r2, [pc, #508]	; (800a85c <AjustCenter+0x2f8>)
 800a65e:	0103      	lsls	r3, r0, #4
 800a660:	440b      	add	r3, r1
 800a662:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a666:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	f040 815b 	bne.w	800a928 <AjustCenter+0x3c4>
				Compensate();	//
 800a672:	f7ff ff69 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a676:	4a7a      	ldr	r2, [pc, #488]	; (800a860 <AjustCenter+0x2fc>)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	212c      	movs	r1, #44	; 0x2c
 800a67c:	fb01 f303 	mul.w	r3, r1, r3
 800a680:	4413      	add	r3, r2
 800a682:	3328      	adds	r3, #40	; 0x28
 800a684:	2200      	movs	r2, #0
 800a686:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a688:	4b79      	ldr	r3, [pc, #484]	; (800a870 <AjustCenter+0x30c>)
 800a68a:	f04f 0200 	mov.w	r2, #0
 800a68e:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a690:	4b78      	ldr	r3, [pc, #480]	; (800a874 <AjustCenter+0x310>)
 800a692:	e15c      	b.n	800a94e <AjustCenter+0x3ea>
	case east:
			if (Wall[Pos.X][Pos.Y].east == wall) //
 800a694:	4b70      	ldr	r3, [pc, #448]	; (800a858 <AjustCenter+0x2f4>)
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	4618      	mov	r0, r3
 800a69a:	4b6f      	ldr	r3, [pc, #444]	; (800a858 <AjustCenter+0x2f4>)
 800a69c:	785b      	ldrb	r3, [r3, #1]
 800a69e:	4619      	mov	r1, r3
 800a6a0:	4a6e      	ldr	r2, [pc, #440]	; (800a85c <AjustCenter+0x2f8>)
 800a6a2:	0103      	lsls	r3, r0, #4
 800a6a4:	440b      	add	r3, r1
 800a6a6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a6aa:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d135      	bne.n	800a720 <AjustCenter+0x1bc>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a6b4:	e005      	b.n	800a6c2 <AjustCenter+0x15e>
					{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a6b6:	4b6a      	ldr	r3, [pc, #424]	; (800a860 <AjustCenter+0x2fc>)
 800a6b8:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f004 fd67 	bl	800f190 <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a6c2:	4b68      	ldr	r3, [pc, #416]	; (800a864 <AjustCenter+0x300>)
 800a6c4:	ed93 7a00 	vldr	s14, [r3]
 800a6c8:	4b66      	ldr	r3, [pc, #408]	; (800a864 <AjustCenter+0x300>)
 800a6ca:	edd3 7a03 	vldr	s15, [r3, #12]
 800a6ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6d2:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800a868 <AjustCenter+0x304>
 800a6d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6de:	bfcc      	ite	gt
 800a6e0:	2301      	movgt	r3, #1
 800a6e2:	2300      	movle	r3, #0
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	f083 0301 	eor.w	r3, r3, #1
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d1e2      	bne.n	800a6b6 <AjustCenter+0x152>
 800a6f0:	4b5c      	ldr	r3, [pc, #368]	; (800a864 <AjustCenter+0x300>)
 800a6f2:	ed93 7a00 	vldr	s14, [r3]
 800a6f6:	4b5b      	ldr	r3, [pc, #364]	; (800a864 <AjustCenter+0x300>)
 800a6f8:	edd3 7a03 	vldr	s15, [r3, #12]
 800a6fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a700:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800a86c <AjustCenter+0x308>
 800a704:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a70c:	bf4c      	ite	mi
 800a70e:	2301      	movmi	r3, #1
 800a710:	2300      	movpl	r3, #0
 800a712:	b2db      	uxtb	r3, r3
 800a714:	f083 0301 	eor.w	r3, r3, #1
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d1cb      	bne.n	800a6b6 <AjustCenter+0x152>
				Compensate();//
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a71e:	e105      	b.n	800a92c <AjustCenter+0x3c8>
			else if (Wall[Pos.X][Pos.Y].west == wall) //
 800a720:	4b4d      	ldr	r3, [pc, #308]	; (800a858 <AjustCenter+0x2f4>)
 800a722:	781b      	ldrb	r3, [r3, #0]
 800a724:	4618      	mov	r0, r3
 800a726:	4b4c      	ldr	r3, [pc, #304]	; (800a858 <AjustCenter+0x2f4>)
 800a728:	785b      	ldrb	r3, [r3, #1]
 800a72a:	4619      	mov	r1, r3
 800a72c:	4a4b      	ldr	r2, [pc, #300]	; (800a85c <AjustCenter+0x2f8>)
 800a72e:	0103      	lsls	r3, r0, #4
 800a730:	440b      	add	r3, r1
 800a732:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a736:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	f040 80f5 	bne.w	800a92c <AjustCenter+0x3c8>
				Compensate();//
 800a742:	f7ff ff01 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a746:	4a46      	ldr	r2, [pc, #280]	; (800a860 <AjustCenter+0x2fc>)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	212c      	movs	r1, #44	; 0x2c
 800a74c:	fb01 f303 	mul.w	r3, r1, r3
 800a750:	4413      	add	r3, r2
 800a752:	3328      	adds	r3, #40	; 0x28
 800a754:	2200      	movs	r2, #0
 800a756:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a758:	4b45      	ldr	r3, [pc, #276]	; (800a870 <AjustCenter+0x30c>)
 800a75a:	f04f 0200 	mov.w	r2, #0
 800a75e:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a760:	4b44      	ldr	r3, [pc, #272]	; (800a874 <AjustCenter+0x310>)
 800a762:	e0f4      	b.n	800a94e <AjustCenter+0x3ea>
	case south:
			if (Wall[Pos.X][Pos.Y].south == wall) //
 800a764:	4b3c      	ldr	r3, [pc, #240]	; (800a858 <AjustCenter+0x2f4>)
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	4618      	mov	r0, r3
 800a76a:	4b3b      	ldr	r3, [pc, #236]	; (800a858 <AjustCenter+0x2f4>)
 800a76c:	785b      	ldrb	r3, [r3, #1]
 800a76e:	4619      	mov	r1, r3
 800a770:	4a3a      	ldr	r2, [pc, #232]	; (800a85c <AjustCenter+0x2f8>)
 800a772:	0103      	lsls	r3, r0, #4
 800a774:	440b      	add	r3, r1
 800a776:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a77a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a77e:	b2db      	uxtb	r3, r3
 800a780:	2b01      	cmp	r3, #1
 800a782:	d135      	bne.n	800a7f0 <AjustCenter+0x28c>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a784:	e005      	b.n	800a792 <AjustCenter+0x22e>
					{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a786:	4b36      	ldr	r3, [pc, #216]	; (800a860 <AjustCenter+0x2fc>)
 800a788:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a78c:	4618      	mov	r0, r3
 800a78e:	f004 fcff 	bl	800f190 <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a792:	4b34      	ldr	r3, [pc, #208]	; (800a864 <AjustCenter+0x300>)
 800a794:	ed93 7a00 	vldr	s14, [r3]
 800a798:	4b32      	ldr	r3, [pc, #200]	; (800a864 <AjustCenter+0x300>)
 800a79a:	edd3 7a03 	vldr	s15, [r3, #12]
 800a79e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a7a2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800a868 <AjustCenter+0x304>
 800a7a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ae:	bfcc      	ite	gt
 800a7b0:	2301      	movgt	r3, #1
 800a7b2:	2300      	movle	r3, #0
 800a7b4:	b2db      	uxtb	r3, r3
 800a7b6:	f083 0301 	eor.w	r3, r3, #1
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1e2      	bne.n	800a786 <AjustCenter+0x222>
 800a7c0:	4b28      	ldr	r3, [pc, #160]	; (800a864 <AjustCenter+0x300>)
 800a7c2:	ed93 7a00 	vldr	s14, [r3]
 800a7c6:	4b27      	ldr	r3, [pc, #156]	; (800a864 <AjustCenter+0x300>)
 800a7c8:	edd3 7a03 	vldr	s15, [r3, #12]
 800a7cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a7d0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800a86c <AjustCenter+0x308>
 800a7d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7dc:	bf4c      	ite	mi
 800a7de:	2301      	movmi	r3, #1
 800a7e0:	2300      	movpl	r3, #0
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	f083 0301 	eor.w	r3, r3, #1
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1cb      	bne.n	800a786 <AjustCenter+0x222>
				Compensate();//
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a7ee:	e09f      	b.n	800a930 <AjustCenter+0x3cc>
			else if (Wall[Pos.X][Pos.Y].north == wall) //
 800a7f0:	4b19      	ldr	r3, [pc, #100]	; (800a858 <AjustCenter+0x2f4>)
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	4b18      	ldr	r3, [pc, #96]	; (800a858 <AjustCenter+0x2f4>)
 800a7f8:	785b      	ldrb	r3, [r3, #1]
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	4a17      	ldr	r2, [pc, #92]	; (800a85c <AjustCenter+0x2f8>)
 800a7fe:	0103      	lsls	r3, r0, #4
 800a800:	440b      	add	r3, r1
 800a802:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a806:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	f040 808f 	bne.w	800a930 <AjustCenter+0x3cc>
				Compensate();//
 800a812:	f7ff fe99 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a816:	4a12      	ldr	r2, [pc, #72]	; (800a860 <AjustCenter+0x2fc>)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	212c      	movs	r1, #44	; 0x2c
 800a81c:	fb01 f303 	mul.w	r3, r1, r3
 800a820:	4413      	add	r3, r2
 800a822:	3328      	adds	r3, #40	; 0x28
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a828:	4b11      	ldr	r3, [pc, #68]	; (800a870 <AjustCenter+0x30c>)
 800a82a:	f04f 0200 	mov.w	r2, #0
 800a82e:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a830:	4b10      	ldr	r3, [pc, #64]	; (800a874 <AjustCenter+0x310>)
 800a832:	e08c      	b.n	800a94e <AjustCenter+0x3ea>
	case west:
			if (Wall[Pos.X][Pos.Y].west == wall) //
 800a834:	4b08      	ldr	r3, [pc, #32]	; (800a858 <AjustCenter+0x2f4>)
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	4618      	mov	r0, r3
 800a83a:	4b07      	ldr	r3, [pc, #28]	; (800a858 <AjustCenter+0x2f4>)
 800a83c:	785b      	ldrb	r3, [r3, #1]
 800a83e:	4619      	mov	r1, r3
 800a840:	4a06      	ldr	r2, [pc, #24]	; (800a85c <AjustCenter+0x2f8>)
 800a842:	0103      	lsls	r3, r0, #4
 800a844:	440b      	add	r3, r1
 800a846:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a84a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a84e:	b2db      	uxtb	r3, r3
 800a850:	2b01      	cmp	r3, #1
 800a852:	d146      	bne.n	800a8e2 <AjustCenter+0x37e>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a854:	e016      	b.n	800a884 <AjustCenter+0x320>
 800a856:	bf00      	nop
 800a858:	20000000 	.word	0x20000000
 800a85c:	2000099c 	.word	0x2000099c
 800a860:	20000318 	.word	0x20000318
 800a864:	2000055c 	.word	0x2000055c
 800a868:	4573c000 	.word	0x4573c000
 800a86c:	45802000 	.word	0x45802000
 800a870:	200004fc 	.word	0x200004fc
 800a874:	42760000 	.word	0x42760000
					{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a878:	4b38      	ldr	r3, [pc, #224]	; (800a95c <AjustCenter+0x3f8>)
 800a87a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a87e:	4618      	mov	r0, r3
 800a880:	f004 fc86 	bl	800f190 <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a884:	4b36      	ldr	r3, [pc, #216]	; (800a960 <AjustCenter+0x3fc>)
 800a886:	ed93 7a00 	vldr	s14, [r3]
 800a88a:	4b35      	ldr	r3, [pc, #212]	; (800a960 <AjustCenter+0x3fc>)
 800a88c:	edd3 7a03 	vldr	s15, [r3, #12]
 800a890:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a894:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800a964 <AjustCenter+0x400>
 800a898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8a0:	bfcc      	ite	gt
 800a8a2:	2301      	movgt	r3, #1
 800a8a4:	2300      	movle	r3, #0
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	f083 0301 	eor.w	r3, r3, #1
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1e2      	bne.n	800a878 <AjustCenter+0x314>
 800a8b2:	4b2b      	ldr	r3, [pc, #172]	; (800a960 <AjustCenter+0x3fc>)
 800a8b4:	ed93 7a00 	vldr	s14, [r3]
 800a8b8:	4b29      	ldr	r3, [pc, #164]	; (800a960 <AjustCenter+0x3fc>)
 800a8ba:	edd3 7a03 	vldr	s15, [r3, #12]
 800a8be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a8c2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a968 <AjustCenter+0x404>
 800a8c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ce:	bf4c      	ite	mi
 800a8d0:	2301      	movmi	r3, #1
 800a8d2:	2300      	movpl	r3, #0
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	f083 0301 	eor.w	r3, r3, #1
 800a8da:	b2db      	uxtb	r3, r3
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1cb      	bne.n	800a878 <AjustCenter+0x314>
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
	default:
		break;
 800a8e0:	e020      	b.n	800a924 <AjustCenter+0x3c0>
			else if (Wall[Pos.X][Pos.Y].east == wall) //
 800a8e2:	4b22      	ldr	r3, [pc, #136]	; (800a96c <AjustCenter+0x408>)
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	4b20      	ldr	r3, [pc, #128]	; (800a96c <AjustCenter+0x408>)
 800a8ea:	785b      	ldrb	r3, [r3, #1]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	4a20      	ldr	r2, [pc, #128]	; (800a970 <AjustCenter+0x40c>)
 800a8f0:	0103      	lsls	r3, r0, #4
 800a8f2:	440b      	add	r3, r1
 800a8f4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a8f8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d110      	bne.n	800a924 <AjustCenter+0x3c0>
				Compensate();//
 800a902:	f7ff fe21 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a906:	4a15      	ldr	r2, [pc, #84]	; (800a95c <AjustCenter+0x3f8>)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	212c      	movs	r1, #44	; 0x2c
 800a90c:	fb01 f303 	mul.w	r3, r1, r3
 800a910:	4413      	add	r3, r2
 800a912:	3328      	adds	r3, #40	; 0x28
 800a914:	2200      	movs	r2, #0
 800a916:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a918:	4b16      	ldr	r3, [pc, #88]	; (800a974 <AjustCenter+0x410>)
 800a91a:	f04f 0200 	mov.w	r2, #0
 800a91e:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a920:	4b15      	ldr	r3, [pc, #84]	; (800a978 <AjustCenter+0x414>)
 800a922:	e014      	b.n	800a94e <AjustCenter+0x3ea>
		break;
 800a924:	bf00      	nop
 800a926:	e004      	b.n	800a932 <AjustCenter+0x3ce>
		break;
 800a928:	bf00      	nop
 800a92a:	e002      	b.n	800a932 <AjustCenter+0x3ce>
		break;
 800a92c:	bf00      	nop
 800a92e:	e000      	b.n	800a932 <AjustCenter+0x3ce>
		break;
 800a930:	bf00      	nop
	}
	Pid[wall_ctrl].flag = 0;
 800a932:	4a0a      	ldr	r2, [pc, #40]	; (800a95c <AjustCenter+0x3f8>)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	212c      	movs	r1, #44	; 0x2c
 800a938:	fb01 f303 	mul.w	r3, r1, r3
 800a93c:	4413      	add	r3, r2
 800a93e:	3328      	adds	r3, #40	; 0x28
 800a940:	2200      	movs	r2, #0
 800a942:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800a944:	4b0b      	ldr	r3, [pc, #44]	; (800a974 <AjustCenter+0x410>)
 800a946:	f04f 0200 	mov.w	r2, #0
 800a94a:	601a      	str	r2, [r3, #0]
	return 45;
 800a94c:	4b0b      	ldr	r3, [pc, #44]	; (800a97c <AjustCenter+0x418>)
 800a94e:	ee07 3a90 	vmov	s15, r3
}
 800a952:	eeb0 0a67 	vmov.f32	s0, s15
 800a956:	3708      	adds	r7, #8
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	20000318 	.word	0x20000318
 800a960:	2000055c 	.word	0x2000055c
 800a964:	4573c000 	.word	0x4573c000
 800a968:	45802000 	.word	0x45802000
 800a96c:	20000000 	.word	0x20000000
 800a970:	2000099c 	.word	0x2000099c
 800a974:	200004fc 	.word	0x200004fc
 800a978:	42760000 	.word	0x42760000
 800a97c:	42340000 	.word	0x42340000

0800a980 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a980:	b5b0      	push	{r4, r5, r7, lr}
 800a982:	b086      	sub	sp, #24
 800a984:	af00      	add	r7, sp, #0
 800a986:	ed87 0a03 	vstr	s0, [r7, #12]
 800a98a:	edc7 0a02 	vstr	s1, [r7, #8]
 800a98e:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a992:	edd7 7a03 	vldr	s15, [r7, #12]
 800a996:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a99a:	ee17 0a90 	vmov	r0, s15
 800a99e:	f7fd fd0b 	bl	80083b8 <__aeabi_f2d>
 800a9a2:	a39a      	add	r3, pc, #616	; (adr r3, 800ac0c <GoStraight+0x28c>)
 800a9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a8:	f7fd fe88 	bl	80086bc <__aeabi_ddiv>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	4621      	mov	r1, r4
 800a9b4:	f7fe f808 	bl	80089c8 <__aeabi_d2iz>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	613b      	str	r3, [r7, #16]

	if(accel != 0) //
 800a9bc:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a9c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9c8:	d022      	beq.n	800aa10 <GoStraight+0x90>
	{
		//
		WallWarn();
 800a9ca:	f7fe fbed 	bl	80091a8 <WallWarn>
		ControlWall();
 800a9ce:	f7fe fbf7 	bl	80091c0 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a9d2:	edd7 7a03 	vldr	s15, [r7, #12]
 800a9d6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a9da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a9de:	ed97 7a02 	vldr	s14, [r7, #8]
 800a9e2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a9ea:	eef0 0a67 	vmov.f32	s1, s15
 800a9ee:	eeb0 0a66 	vmov.f32	s0, s13
 800a9f2:	f7ff fb4d 	bl	800a090 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800a9f6:	bf00      	nop
 800a9f8:	4b7b      	ldr	r3, [pc, #492]	; (800abe8 <GoStraight+0x268>)
 800a9fa:	689a      	ldr	r2, [r3, #8]
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	0fd9      	lsrs	r1, r3, #31
 800aa00:	440b      	add	r3, r1
 800aa02:	105b      	asrs	r3, r3, #1
 800aa04:	441a      	add	r2, r3
 800aa06:	4b79      	ldr	r3, [pc, #484]	; (800abec <GoStraight+0x26c>)
 800aa08:	689b      	ldr	r3, [r3, #8]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	dcf4      	bgt.n	800a9f8 <GoStraight+0x78>
 800aa0e:	e0bd      	b.n	800ab8c <GoStraight+0x20c>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800aa10:	4b77      	ldr	r3, [pc, #476]	; (800abf0 <GoStraight+0x270>)
 800aa12:	2205      	movs	r2, #5
 800aa14:	719a      	strb	r2, [r3, #6]
		WallSafe();
 800aa16:	f7fe fbbb 	bl	8009190 <WallSafe>
		ControlWall();
 800aa1a:	f7fe fbd1 	bl	80091c0 <ControlWall>
		Calc = SearchOrFast;
 800aa1e:	4b75      	ldr	r3, [pc, #468]	; (800abf4 <GoStraight+0x274>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	4a75      	ldr	r2, [pc, #468]	; (800abf8 <GoStraight+0x278>)
 800aa24:	6013      	str	r3, [r2, #0]
		_Bool wall_cut=false;
 800aa26:	2300      	movs	r3, #0
 800aa28:	75fb      	strb	r3, [r7, #23]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800aa2a:	e0a4      	b.n	800ab76 <GoStraight+0x1f6>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800aa2c:	4b6e      	ldr	r3, [pc, #440]	; (800abe8 <GoStraight+0x268>)
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7fd fcaf 	bl	8008394 <__aeabi_i2d>
 800aa36:	4604      	mov	r4, r0
 800aa38:	460d      	mov	r5, r1
 800aa3a:	6938      	ldr	r0, [r7, #16]
 800aa3c:	f7fd fcaa 	bl	8008394 <__aeabi_i2d>
 800aa40:	a365      	add	r3, pc, #404	; (adr r3, 800abd8 <GoStraight+0x258>)
 800aa42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa46:	f7fd fd0f 	bl	8008468 <__aeabi_dmul>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	4620      	mov	r0, r4
 800aa50:	4629      	mov	r1, r5
 800aa52:	f7fd fb53 	bl	80080fc <__adddf3>
 800aa56:	4603      	mov	r3, r0
 800aa58:	460c      	mov	r4, r1
 800aa5a:	4625      	mov	r5, r4
 800aa5c:	461c      	mov	r4, r3
 800aa5e:	4b63      	ldr	r3, [pc, #396]	; (800abec <GoStraight+0x26c>)
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7fd fc96 	bl	8008394 <__aeabi_i2d>
 800aa68:	4602      	mov	r2, r0
 800aa6a:	460b      	mov	r3, r1
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	4629      	mov	r1, r5
 800aa70:	f7fd ff6c 	bl	800894c <__aeabi_dcmplt>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d011      	beq.n	800aa9e <GoStraight+0x11e>
			{
				WallWarn();
 800aa7a:	f7fe fb95 	bl	80091a8 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800aa7e:	2100      	movs	r1, #0
 800aa80:	2002      	movs	r0, #2
 800aa82:	f005 f91d 	bl	800fcc0 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800aa86:	2100      	movs	r1, #0
 800aa88:	2003      	movs	r0, #3
 800aa8a:	f005 f919 	bl	800fcc0 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800aa8e:	2100      	movs	r1, #0
 800aa90:	2001      	movs	r0, #1
 800aa92:	f005 f915 	bl	800fcc0 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800aa96:	2101      	movs	r1, #1
 800aa98:	2000      	movs	r0, #0
 800aa9a:	f005 f911 	bl	800fcc0 <PIDChangeFlag>
				//TotalPulseKeepPulse
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800aa9e:	4b52      	ldr	r3, [pc, #328]	; (800abe8 <GoStraight+0x268>)
 800aaa0:	689b      	ldr	r3, [r3, #8]
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f7fd fc76 	bl	8008394 <__aeabi_i2d>
 800aaa8:	4604      	mov	r4, r0
 800aaaa:	460d      	mov	r5, r1
 800aaac:	6938      	ldr	r0, [r7, #16]
 800aaae:	f7fd fc71 	bl	8008394 <__aeabi_i2d>
 800aab2:	a34b      	add	r3, pc, #300	; (adr r3, 800abe0 <GoStraight+0x260>)
 800aab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab8:	f7fd fcd6 	bl	8008468 <__aeabi_dmul>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	4620      	mov	r0, r4
 800aac2:	4629      	mov	r1, r5
 800aac4:	f7fd fb1a 	bl	80080fc <__adddf3>
 800aac8:	4603      	mov	r3, r0
 800aaca:	460c      	mov	r4, r1
 800aacc:	4625      	mov	r5, r4
 800aace:	461c      	mov	r4, r3
 800aad0:	4b46      	ldr	r3, [pc, #280]	; (800abec <GoStraight+0x26c>)
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7fd fc5d 	bl	8008394 <__aeabi_i2d>
 800aada:	4602      	mov	r2, r0
 800aadc:	460b      	mov	r3, r1
 800aade:	4620      	mov	r0, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	f7fd ff33 	bl	800894c <__aeabi_dcmplt>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d00d      	beq.n	800ab08 <GoStraight+0x188>
 800aaec:	4b42      	ldr	r3, [pc, #264]	; (800abf8 <GoStraight+0x278>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d109      	bne.n	800ab08 <GoStraight+0x188>
			{
				wall_set();//
 800aaf4:	f000 feb6 	bl	800b864 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800aaf8:	2201      	movs	r2, #1
 800aafa:	2103      	movs	r1, #3
 800aafc:	2005      	movs	r0, #5
 800aafe:	f001 f823 	bl	800bb48 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 800ab02:	4b3d      	ldr	r3, [pc, #244]	; (800abf8 <GoStraight+0x278>)
 800ab04:	2201      	movs	r2, #1
 800ab06:	601a      	str	r2, [r3, #0]
			}
			if(wall_cut == false && ((50/*LEFT_WALL*0.7f*/ > Photo[SL]) || (50/*RIGHT_WALL*0.7f*/ > Photo[SR])) )
 800ab08:	7dfb      	ldrb	r3, [r7, #23]
 800ab0a:	f083 0301 	eor.w	r3, r3, #1
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d030      	beq.n	800ab76 <GoStraight+0x1f6>
 800ab14:	4b39      	ldr	r3, [pc, #228]	; (800abfc <GoStraight+0x27c>)
 800ab16:	edd3 7a02 	vldr	s15, [r3, #8]
 800ab1a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800ac00 <GoStraight+0x280>
 800ab1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ab22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab26:	d40a      	bmi.n	800ab3e <GoStraight+0x1be>
 800ab28:	4b34      	ldr	r3, [pc, #208]	; (800abfc <GoStraight+0x27c>)
 800ab2a:	edd3 7a01 	vldr	s15, [r3, #4]
 800ab2e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800ac00 <GoStraight+0x280>
 800ab32:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ab36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab3a:	d400      	bmi.n	800ab3e <GoStraight+0x1be>
 800ab3c:	e01b      	b.n	800ab76 <GoStraight+0x1f6>
			{
				TotalPulse[BODY] = KeepPulse[BODY] + (target_pulse-Wall_Cut_Val);
 800ab3e:	4b2a      	ldr	r3, [pc, #168]	; (800abe8 <GoStraight+0x268>)
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	ee07 3a90 	vmov	s15, r3
 800ab46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	ee07 3a90 	vmov	s15, r3
 800ab50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab54:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800ac04 <GoStraight+0x284>
 800ab58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ab5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab64:	ee17 2a90 	vmov	r2, s15
 800ab68:	4b20      	ldr	r3, [pc, #128]	; (800abec <GoStraight+0x26c>)
 800ab6a:	609a      	str	r2, [r3, #8]
				//target_pulse = TotalPulse[BODY] -KeepPulse[BODY] + Wall_Cut_Val;
				wall_cut = true;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	75fb      	strb	r3, [r7, #23]
				ChangeLED(3);
 800ab70:	2003      	movs	r0, #3
 800ab72:	f004 fb0d 	bl	800f190 <ChangeLED>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800ab76:	4b1c      	ldr	r3, [pc, #112]	; (800abe8 <GoStraight+0x268>)
 800ab78:	689a      	ldr	r2, [r3, #8]
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	441a      	add	r2, r3
 800ab7e:	4b1b      	ldr	r3, [pc, #108]	; (800abec <GoStraight+0x26c>)
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	f73f af52 	bgt.w	800aa2c <GoStraight+0xac>
	//		if( ( keep_pulse + (target_pulse/2) )  <= ( TotalPulse[BODY]) )	//
	//		{
	//			Acceleration = 0;
	//		}
		}
		wall_cut = false;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	75fb      	strb	r3, [r7, #23]

	}
	ChangeLED(0);
 800ab8c:	2000      	movs	r0, #0
 800ab8e:	f004 faff 	bl	800f190 <ChangeLED>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800ab92:	4b1d      	ldr	r3, [pc, #116]	; (800ac08 <GoStraight+0x288>)
 800ab94:	f04f 0200 	mov.w	r2, #0
 800ab98:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800ab9a:	4b13      	ldr	r3, [pc, #76]	; (800abe8 <GoStraight+0x268>)
 800ab9c:	689a      	ldr	r2, [r3, #8]
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	4413      	add	r3, r2
 800aba2:	4a11      	ldr	r2, [pc, #68]	; (800abe8 <GoStraight+0x268>)
 800aba4:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800aba6:	4b10      	ldr	r3, [pc, #64]	; (800abe8 <GoStraight+0x268>)
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	0fd9      	lsrs	r1, r3, #31
 800abae:	440b      	add	r3, r1
 800abb0:	105b      	asrs	r3, r3, #1
 800abb2:	4413      	add	r3, r2
 800abb4:	4a0c      	ldr	r2, [pc, #48]	; (800abe8 <GoStraight+0x268>)
 800abb6:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800abb8:	4b0b      	ldr	r3, [pc, #44]	; (800abe8 <GoStraight+0x268>)
 800abba:	685a      	ldr	r2, [r3, #4]
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	0fd9      	lsrs	r1, r3, #31
 800abc0:	440b      	add	r3, r1
 800abc2:	105b      	asrs	r3, r3, #1
 800abc4:	4413      	add	r3, r2
 800abc6:	4a08      	ldr	r2, [pc, #32]	; (800abe8 <GoStraight+0x268>)
 800abc8:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800abca:	bf00      	nop
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bdb0      	pop	{r4, r5, r7, pc}
 800abd2:	bf00      	nop
 800abd4:	f3af 8000 	nop.w
 800abd8:	9999999a 	.word	0x9999999a
 800abdc:	3fd99999 	.word	0x3fd99999
 800abe0:	9999999a 	.word	0x9999999a
 800abe4:	3fe99999 	.word	0x3fe99999
 800abe8:	20000550 	.word	0x20000550
 800abec:	2000051c 	.word	0x2000051c
 800abf0:	20000000 	.word	0x20000000
 800abf4:	20000b9c 	.word	0x20000b9c
 800abf8:	20000ba0 	.word	0x20000ba0
 800abfc:	2000055c 	.word	0x2000055c
 800ac00:	42480000 	.word	0x42480000
 800ac04:	4792c122 	.word	0x4792c122
 800ac08:	2000022c 	.word	0x2000022c
 800ac0c:	23ca2666 	.word	0x23ca2666
 800ac10:	3f509268 	.word	0x3f509268

0800ac14 <TurnRight>:
void TurnRight(char mode)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800ac1e:	79fb      	ldrb	r3, [r7, #7]
 800ac20:	2b53      	cmp	r3, #83	; 0x53
 800ac22:	d027      	beq.n	800ac74 <TurnRight+0x60>
 800ac24:	2b54      	cmp	r3, #84	; 0x54
 800ac26:	d000      	beq.n	800ac2a <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800ac28:	e027      	b.n	800ac7a <TurnRight+0x66>
		Decel(45, 0);
 800ac2a:	eddf 0a16 	vldr	s1, [pc, #88]	; 800ac84 <TurnRight+0x70>
 800ac2e:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800ac88 <TurnRight+0x74>
 800ac32:	f7ff fb35 	bl	800a2a0 <Decel>
		EmitterOFF();
 800ac36:	f004 fa9d 	bl	800f174 <EmitterOFF>
		Rotate( 90 , 2*M_PI);//1.5
 800ac3a:	eddf 0a14 	vldr	s1, [pc, #80]	; 800ac8c <TurnRight+0x78>
 800ac3e:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800ac90 <TurnRight+0x7c>
 800ac42:	f7fe fc19 	bl	8009478 <Rotate>
		float acc = AjustCenter();
 800ac46:	f7ff fc8d 	bl	800a564 <AjustCenter>
 800ac4a:	ed87 0a03 	vstr	s0, [r7, #12]
		EmitterON();
 800ac4e:	f004 fa83 	bl	800f158 <EmitterON>
		HAL_Delay(100);
 800ac52:	2064      	movs	r0, #100	; 0x64
 800ac54:	f005 fb78 	bl	8010348 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800ac58:	2101      	movs	r1, #1
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	f005 f830 	bl	800fcc0 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800ac60:	4b0c      	ldr	r3, [pc, #48]	; (800ac94 <TurnRight+0x80>)
 800ac62:	edd3 7a00 	vldr	s15, [r3]
 800ac66:	eef0 0a67 	vmov.f32	s1, s15
 800ac6a:	ed97 0a03 	vldr	s0, [r7, #12]
 800ac6e:	f7ff fa0f 	bl	800a090 <Accel>
		break;
 800ac72:	e002      	b.n	800ac7a <TurnRight+0x66>
		SlalomRight();
 800ac74:	f7fe fe44 	bl	8009900 <SlalomRight>
		break;
 800ac78:	bf00      	nop
	}


}
 800ac7a:	bf00      	nop
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	00000000 	.word	0x00000000
 800ac88:	42340000 	.word	0x42340000
 800ac8c:	40c90fdb 	.word	0x40c90fdb
 800ac90:	42b40000 	.word	0x42b40000
 800ac94:	2000076c 	.word	0x2000076c

0800ac98 <TurnLeft>:
void TurnLeft(char mode)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	4603      	mov	r3, r0
 800aca0:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800aca2:	79fb      	ldrb	r3, [r7, #7]
 800aca4:	2b53      	cmp	r3, #83	; 0x53
 800aca6:	d02a      	beq.n	800acfe <TurnLeft+0x66>
 800aca8:	2b54      	cmp	r3, #84	; 0x54
 800acaa:	d000      	beq.n	800acae <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800acac:	e02a      	b.n	800ad04 <TurnLeft+0x6c>
		Decel(45, 0);
 800acae:	eddf 0a17 	vldr	s1, [pc, #92]	; 800ad0c <TurnLeft+0x74>
 800acb2:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800ad10 <TurnLeft+0x78>
 800acb6:	f7ff faf3 	bl	800a2a0 <Decel>
		EmitterOFF();
 800acba:	f004 fa5b 	bl	800f174 <EmitterOFF>
		Rotate( 90 , -2*M_PI);//-1.5
 800acbe:	eddf 0a15 	vldr	s1, [pc, #84]	; 800ad14 <TurnLeft+0x7c>
 800acc2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800ad18 <TurnLeft+0x80>
 800acc6:	f7fe fbd7 	bl	8009478 <Rotate>
		EmitterON();
 800acca:	f004 fa45 	bl	800f158 <EmitterON>
		HAL_Delay(100);
 800acce:	2064      	movs	r0, #100	; 0x64
 800acd0:	f005 fb3a 	bl	8010348 <HAL_Delay>
		float acc = AjustCenter();
 800acd4:	f7ff fc46 	bl	800a564 <AjustCenter>
 800acd8:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(100);
 800acdc:	2064      	movs	r0, #100	; 0x64
 800acde:	f005 fb33 	bl	8010348 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800ace2:	2101      	movs	r1, #1
 800ace4:	2000      	movs	r0, #0
 800ace6:	f004 ffeb 	bl	800fcc0 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800acea:	4b0c      	ldr	r3, [pc, #48]	; (800ad1c <TurnLeft+0x84>)
 800acec:	edd3 7a00 	vldr	s15, [r3]
 800acf0:	eef0 0a67 	vmov.f32	s1, s15
 800acf4:	ed97 0a03 	vldr	s0, [r7, #12]
 800acf8:	f7ff f9ca 	bl	800a090 <Accel>
		break;
 800acfc:	e002      	b.n	800ad04 <TurnLeft+0x6c>
		SlalomLeft();
 800acfe:	f7fe ffeb 	bl	8009cd8 <SlalomLeft>
		break;
 800ad02:	bf00      	nop
	}

}
 800ad04:	bf00      	nop
 800ad06:	3710      	adds	r7, #16
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	00000000 	.word	0x00000000
 800ad10:	42340000 	.word	0x42340000
 800ad14:	c0c90fdb 	.word	0xc0c90fdb
 800ad18:	42b40000 	.word	0x42b40000
 800ad1c:	2000076c 	.word	0x2000076c

0800ad20 <GoBack>:
void GoBack()
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800ad26:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800ad9c <GoBack+0x7c>
 800ad2a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800ada0 <GoBack+0x80>
 800ad2e:	f7ff fab7 	bl	800a2a0 <Decel>
	float acc = AjustCenter();
 800ad32:	f7ff fc17 	bl	800a564 <AjustCenter>
 800ad36:	ed87 0a01 	vstr	s0, [r7, #4]

	Rotate(180, 2*M_PI);// //
	EmitterON();

#else
	Pos.Dir = right;
 800ad3a:	4b1a      	ldr	r3, [pc, #104]	; (800ada4 <GoBack+0x84>)
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	711a      	strb	r2, [r3, #4]
	Rotate(90, 2*M_PI);// //
 800ad40:	eddf 0a19 	vldr	s1, [pc, #100]	; 800ada8 <GoBack+0x88>
 800ad44:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800adac <GoBack+0x8c>
 800ad48:	f7fe fb96 	bl	8009478 <Rotate>
	acc = AjustCenter();
 800ad4c:	f7ff fc0a 	bl	800a564 <AjustCenter>
 800ad50:	ed87 0a01 	vstr	s0, [r7, #4]
	Pos.Dir = right;
 800ad54:	4b13      	ldr	r3, [pc, #76]	; (800ada4 <GoBack+0x84>)
 800ad56:	2201      	movs	r2, #1
 800ad58:	711a      	strb	r2, [r3, #4]
	Rotate(90, 2*M_PI);
 800ad5a:	eddf 0a13 	vldr	s1, [pc, #76]	; 800ada8 <GoBack+0x88>
 800ad5e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800adac <GoBack+0x8c>
 800ad62:	f7fe fb89 	bl	8009478 <Rotate>
	Pos.Dir = back;
 800ad66:	4b0f      	ldr	r3, [pc, #60]	; (800ada4 <GoBack+0x84>)
 800ad68:	2202      	movs	r2, #2
 800ad6a:	711a      	strb	r2, [r3, #4]

#endif

	acc = AjustCenter();
 800ad6c:	f7ff fbfa 	bl	800a564 <AjustCenter>
 800ad70:	ed87 0a01 	vstr	s0, [r7, #4]
	Angle = TargetAngle;
 800ad74:	4b0e      	ldr	r3, [pc, #56]	; (800adb0 <GoBack+0x90>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a0e      	ldr	r2, [pc, #56]	; (800adb4 <GoBack+0x94>)
 800ad7a:	6013      	str	r3, [r2, #0]

	HAL_Delay(200);
 800ad7c:	20c8      	movs	r0, #200	; 0xc8
 800ad7e:	f005 fae3 	bl	8010348 <HAL_Delay>

	Accel(acc, ExploreVelocity);
 800ad82:	4b0d      	ldr	r3, [pc, #52]	; (800adb8 <GoBack+0x98>)
 800ad84:	edd3 7a00 	vldr	s15, [r3]
 800ad88:	eef0 0a67 	vmov.f32	s1, s15
 800ad8c:	ed97 0a01 	vldr	s0, [r7, #4]
 800ad90:	f7ff f97e 	bl	800a090 <Accel>
	//

}
 800ad94:	bf00      	nop
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}
 800ad9c:	00000000 	.word	0x00000000
 800ada0:	42340000 	.word	0x42340000
 800ada4:	20000000 	.word	0x20000000
 800ada8:	40c90fdb 	.word	0x40c90fdb
 800adac:	42b40000 	.word	0x42b40000
 800adb0:	20000518 	.word	0x20000518
 800adb4:	20000228 	.word	0x20000228
 800adb8:	2000076c 	.word	0x2000076c

0800adbc <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b082      	sub	sp, #8
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	4603      	mov	r3, r0
 800adc4:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir%4) //
 800adc6:	4b1b      	ldr	r3, [pc, #108]	; (800ae34 <SelectAction+0x78>)
 800adc8:	791b      	ldrb	r3, [r3, #4]
 800adca:	f003 0303 	and.w	r3, r3, #3
 800adce:	2b03      	cmp	r3, #3
 800add0:	d82a      	bhi.n	800ae28 <SelectAction+0x6c>
 800add2:	a201      	add	r2, pc, #4	; (adr r2, 800add8 <SelectAction+0x1c>)
 800add4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add8:	0800ade9 	.word	0x0800ade9
 800addc:	0800ae0f 	.word	0x0800ae0f
 800ade0:	0800ae23 	.word	0x0800ae23
 800ade4:	0800ae19 	.word	0x0800ae19
	{
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);
		AddVelocity = 0;
 800ade8:	4b13      	ldr	r3, [pc, #76]	; (800ae38 <SelectAction+0x7c>)
 800adea:	f04f 0200 	mov.w	r2, #0
 800adee:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800adf0:	4b12      	ldr	r3, [pc, #72]	; (800ae3c <SelectAction+0x80>)
 800adf2:	edd3 7a00 	vldr	s15, [r3]
 800adf6:	4b10      	ldr	r3, [pc, #64]	; (800ae38 <SelectAction+0x7c>)
 800adf8:	ed93 7a00 	vldr	s14, [r3]
 800adfc:	eeb0 1a47 	vmov.f32	s2, s14
 800ae00:	eef0 0a67 	vmov.f32	s1, s15
 800ae04:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800ae40 <SelectAction+0x84>
 800ae08:	f7ff fdba 	bl	800a980 <GoStraight>

		break;
 800ae0c:	e00d      	b.n	800ae2a <SelectAction+0x6e>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800ae0e:	79fb      	ldrb	r3, [r7, #7]
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7ff feff 	bl	800ac14 <TurnRight>
		break;
 800ae16:	e008      	b.n	800ae2a <SelectAction+0x6e>
	//
	case left:
		TurnLeft(turn_mode);
 800ae18:	79fb      	ldrb	r3, [r7, #7]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7ff ff3c 	bl	800ac98 <TurnLeft>
		break;
 800ae20:	e003      	b.n	800ae2a <SelectAction+0x6e>
	case back:
		GoBack();	//U
 800ae22:	f7ff ff7d 	bl	800ad20 <GoBack>
		break;
 800ae26:	e000      	b.n	800ae2a <SelectAction+0x6e>


	default :
		break;
 800ae28:	bf00      	nop

	}
}
 800ae2a:	bf00      	nop
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	20000000 	.word	0x20000000
 800ae38:	200004f8 	.word	0x200004f8
 800ae3c:	2000076c 	.word	0x2000076c
 800ae40:	42b40000 	.word	0x42b40000
 800ae44:	00000000 	.word	0x00000000

0800ae48 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 800ae48:	b5b0      	push	{r4, r5, r7, lr}
 800ae4a:	b086      	sub	sp, #24
 800ae4c:	af00      	add	r7, sp, #0

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800ae4e:	4bb6      	ldr	r3, [pc, #728]	; (800b128 <Explore_IT+0x2e0>)
 800ae50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae52:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800ae56:	332f      	adds	r3, #47	; 0x2f
 800ae58:	461a      	mov	r2, r3
 800ae5a:	4bb4      	ldr	r3, [pc, #720]	; (800b12c <Explore_IT+0x2e4>)
 800ae5c:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800ae5e:	4bb2      	ldr	r3, [pc, #712]	; (800b128 <Explore_IT+0x2e0>)
 800ae60:	f247 522f 	movw	r2, #29999	; 0x752f
 800ae64:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800ae66:	4bb2      	ldr	r3, [pc, #712]	; (800b130 <Explore_IT+0x2e8>)
 800ae68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae6a:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800ae6e:	332f      	adds	r3, #47	; 0x2f
 800ae70:	461a      	mov	r2, r3
 800ae72:	4bae      	ldr	r3, [pc, #696]	; (800b12c <Explore_IT+0x2e4>)
 800ae74:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800ae76:	4bae      	ldr	r3, [pc, #696]	; (800b130 <Explore_IT+0x2e8>)
 800ae78:	f247 522f 	movw	r2, #29999	; 0x752f
 800ae7c:	625a      	str	r2, [r3, #36]	; 0x24

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800ae7e:	4bab      	ldr	r3, [pc, #684]	; (800b12c <Explore_IT+0x2e4>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	ee07 3a90 	vmov	s15, r3
 800ae86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae8a:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 800b134 <Explore_IT+0x2ec>
 800ae8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae92:	4ba9      	ldr	r3, [pc, #676]	; (800b138 <Explore_IT+0x2f0>)
 800ae94:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800ae98:	4ba4      	ldr	r3, [pc, #656]	; (800b12c <Explore_IT+0x2e4>)
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	ee07 3a90 	vmov	s15, r3
 800aea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aea4:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800b134 <Explore_IT+0x2ec>
 800aea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aeac:	4ba2      	ldr	r3, [pc, #648]	; (800b138 <Explore_IT+0x2f0>)
 800aeae:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800aeb2:	4ba1      	ldr	r3, [pc, #644]	; (800b138 <Explore_IT+0x2f0>)
 800aeb4:	ed93 7a00 	vldr	s14, [r3]
 800aeb8:	4b9f      	ldr	r3, [pc, #636]	; (800b138 <Explore_IT+0x2f0>)
 800aeba:	edd3 7a01 	vldr	s15, [r3, #4]
 800aebe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aec2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800aec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aeca:	4b9b      	ldr	r3, [pc, #620]	; (800b138 <Explore_IT+0x2f0>)
 800aecc:	edc3 7a02 	vstr	s15, [r3, #8]
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800aed0:	4b9a      	ldr	r3, [pc, #616]	; (800b13c <Explore_IT+0x2f4>)
 800aed2:	681a      	ldr	r2, [r3, #0]
 800aed4:	4b95      	ldr	r3, [pc, #596]	; (800b12c <Explore_IT+0x2e4>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4413      	add	r3, r2
 800aeda:	4a98      	ldr	r2, [pc, #608]	; (800b13c <Explore_IT+0x2f4>)
 800aedc:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800aede:	4b97      	ldr	r3, [pc, #604]	; (800b13c <Explore_IT+0x2f4>)
 800aee0:	685a      	ldr	r2, [r3, #4]
 800aee2:	4b92      	ldr	r3, [pc, #584]	; (800b12c <Explore_IT+0x2e4>)
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	4413      	add	r3, r2
 800aee8:	4a94      	ldr	r2, [pc, #592]	; (800b13c <Explore_IT+0x2f4>)
 800aeea:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800aeec:	4b93      	ldr	r3, [pc, #588]	; (800b13c <Explore_IT+0x2f4>)
 800aeee:	681a      	ldr	r2, [r3, #0]
 800aef0:	4b92      	ldr	r3, [pc, #584]	; (800b13c <Explore_IT+0x2f4>)
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	4413      	add	r3, r2
 800aef6:	4a91      	ldr	r2, [pc, #580]	; (800b13c <Explore_IT+0x2f4>)
 800aef8:	6093      	str	r3, [r2, #8]
#if 1
	//static float angle=0;
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800aefa:	2138      	movs	r1, #56	; 0x38
 800aefc:	2037      	movs	r0, #55	; 0x37
 800aefe:	f003 ffe1 	bl	800eec4 <ReadIMU>
 800af02:	eef0 7a40 	vmov.f32	s15, s0
 800af06:	4b8e      	ldr	r3, [pc, #568]	; (800b140 <Explore_IT+0x2f8>)
 800af08:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800af0c:	4b8c      	ldr	r3, [pc, #560]	; (800b140 <Explore_IT+0x2f8>)
 800af0e:	ed93 7a00 	vldr	s14, [r3]
 800af12:	4b8c      	ldr	r3, [pc, #560]	; (800b144 <Explore_IT+0x2fc>)
 800af14:	edd3 7a00 	vldr	s15, [r3]
 800af18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af1c:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800b148 <Explore_IT+0x300>
 800af20:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af24:	edc7 7a05 	vstr	s15, [r7, #20]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800af28:	6978      	ldr	r0, [r7, #20]
 800af2a:	f7fd fa45 	bl	80083b8 <__aeabi_f2d>
 800af2e:	a378      	add	r3, pc, #480	; (adr r3, 800b110 <Explore_IT+0x2c8>)
 800af30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af34:	f7fd fa98 	bl	8008468 <__aeabi_dmul>
 800af38:	4603      	mov	r3, r0
 800af3a:	460c      	mov	r4, r1
 800af3c:	4625      	mov	r5, r4
 800af3e:	461c      	mov	r4, r3
 800af40:	4b82      	ldr	r3, [pc, #520]	; (800b14c <Explore_IT+0x304>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4618      	mov	r0, r3
 800af46:	f7fd fa37 	bl	80083b8 <__aeabi_f2d>
 800af4a:	a373      	add	r3, pc, #460	; (adr r3, 800b118 <Explore_IT+0x2d0>)
 800af4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af50:	f7fd fa8a 	bl	8008468 <__aeabi_dmul>
 800af54:	4602      	mov	r2, r0
 800af56:	460b      	mov	r3, r1
 800af58:	4620      	mov	r0, r4
 800af5a:	4629      	mov	r1, r5
 800af5c:	f7fd f8ce 	bl	80080fc <__adddf3>
 800af60:	4603      	mov	r3, r0
 800af62:	460c      	mov	r4, r1
 800af64:	4618      	mov	r0, r3
 800af66:	4621      	mov	r1, r4
 800af68:	f7fd fd76 	bl	8008a58 <__aeabi_d2f>
 800af6c:	4603      	mov	r3, r0
 800af6e:	ee07 3a90 	vmov	s15, r3
 800af72:	eef1 7a67 	vneg.f32	s15, s15
 800af76:	4b76      	ldr	r3, [pc, #472]	; (800b150 <Explore_IT+0x308>)
 800af78:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800af7c:	4a73      	ldr	r2, [pc, #460]	; (800b14c <Explore_IT+0x304>)
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800af82:	4b73      	ldr	r3, [pc, #460]	; (800b150 <Explore_IT+0x308>)
 800af84:	edd3 7a00 	vldr	s15, [r3]
 800af88:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800b154 <Explore_IT+0x30c>
 800af8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af90:	4b71      	ldr	r3, [pc, #452]	; (800b158 <Explore_IT+0x310>)
 800af92:	edd3 7a00 	vldr	s15, [r3]
 800af96:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af9a:	4b6f      	ldr	r3, [pc, #444]	; (800b158 <Explore_IT+0x310>)
 800af9c:	edc3 7a00 	vstr	s15, [r3]
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) *convert_to_angularv;
	Angle += AngularV * T1;

#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
 800afa0:	2300      	movs	r3, #0
 800afa2:	613b      	str	r3, [r7, #16]
 800afa4:	2300      	movs	r3, #0
 800afa6:	60fb      	str	r3, [r7, #12]
 800afa8:	2300      	movs	r3, #0
 800afaa:	60bb      	str	r3, [r7, #8]
 800afac:	2300      	movs	r3, #0
 800afae:	607b      	str	r3, [r7, #4]
		int ang_out=0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	603b      	str	r3, [r7, #0]

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 800afb4:	4b69      	ldr	r3, [pc, #420]	; (800b15c <Explore_IT+0x314>)
 800afb6:	791b      	ldrb	r3, [r3, #4]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d008      	beq.n	800afce <Explore_IT+0x186>
 800afbc:	4b67      	ldr	r3, [pc, #412]	; (800b15c <Explore_IT+0x314>)
 800afbe:	799b      	ldrb	r3, [r3, #6]
 800afc0:	2b06      	cmp	r3, #6
 800afc2:	d004      	beq.n	800afce <Explore_IT+0x186>
 800afc4:	4b65      	ldr	r3, [pc, #404]	; (800b15c <Explore_IT+0x314>)
 800afc6:	799b      	ldrb	r3, [r3, #6]
 800afc8:	2b03      	cmp	r3, #3
 800afca:	f040 8117 	bne.w	800b1fc <Explore_IT+0x3b4>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 800afce:	4b64      	ldr	r3, [pc, #400]	; (800b160 <Explore_IT+0x318>)
 800afd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d116      	bne.n	800b004 <Explore_IT+0x1bc>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800afd6:	4b63      	ldr	r3, [pc, #396]	; (800b164 <Explore_IT+0x31c>)
 800afd8:	edd3 7a00 	vldr	s15, [r3]
 800afdc:	4b5e      	ldr	r3, [pc, #376]	; (800b158 <Explore_IT+0x310>)
 800afde:	ed93 7a00 	vldr	s14, [r3]
 800afe2:	eef0 0a47 	vmov.f32	s1, s14
 800afe6:	eeb0 0a67 	vmov.f32	s0, s15
 800afea:	2000      	movs	r0, #0
 800afec:	f004 febc 	bl	800fd68 <PIDControl>
 800aff0:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;	//
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	ee07 3a90 	vmov	s15, r3
 800aff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800affc:	4b5a      	ldr	r3, [pc, #360]	; (800b168 <Explore_IT+0x320>)
 800affe:	edc3 7a00 	vstr	s15, [r3]
 800b002:	e0fb      	b.n	800b1fc <Explore_IT+0x3b4>
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 800b004:	4b56      	ldr	r3, [pc, #344]	; (800b160 <Explore_IT+0x318>)
 800b006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b008:	2b01      	cmp	r3, #1
 800b00a:	d12a      	bne.n	800b062 <Explore_IT+0x21a>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800b00c:	4b57      	ldr	r3, [pc, #348]	; (800b16c <Explore_IT+0x324>)
 800b00e:	edd3 6a02 	vldr	s13, [r3, #8]
 800b012:	4b56      	ldr	r3, [pc, #344]	; (800b16c <Explore_IT+0x324>)
 800b014:	ed93 7a01 	vldr	s14, [r3, #4]
 800b018:	4b55      	ldr	r3, [pc, #340]	; (800b170 <Explore_IT+0x328>)
 800b01a:	edd3 7a00 	vldr	s15, [r3]
 800b01e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b022:	eef0 0a67 	vmov.f32	s1, s15
 800b026:	eeb0 0a66 	vmov.f32	s0, s13
 800b02a:	2001      	movs	r0, #1
 800b02c:	f004 fe9c 	bl	800fd68 <PIDControl>
 800b030:	6138      	str	r0, [r7, #16]
				TargetAngularV = (float)wall_d*0.001;//0.002 
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	ee07 3a90 	vmov	s15, r3
 800b038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b03c:	ee17 0a90 	vmov	r0, s15
 800b040:	f7fd f9ba 	bl	80083b8 <__aeabi_f2d>
 800b044:	a336      	add	r3, pc, #216	; (adr r3, 800b120 <Explore_IT+0x2d8>)
 800b046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04a:	f7fd fa0d 	bl	8008468 <__aeabi_dmul>
 800b04e:	4603      	mov	r3, r0
 800b050:	460c      	mov	r4, r1
 800b052:	4618      	mov	r0, r3
 800b054:	4621      	mov	r1, r4
 800b056:	f7fd fcff 	bl	8008a58 <__aeabi_d2f>
 800b05a:	4602      	mov	r2, r0
 800b05c:	4b42      	ldr	r3, [pc, #264]	; (800b168 <Explore_IT+0x320>)
 800b05e:	601a      	str	r2, [r3, #0]
 800b060:	e0cc      	b.n	800b1fc <Explore_IT+0x3b4>
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 800b062:	4b3f      	ldr	r3, [pc, #252]	; (800b160 <Explore_IT+0x318>)
 800b064:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d125      	bne.n	800b0b8 <Explore_IT+0x270>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800b06c:	4b3f      	ldr	r3, [pc, #252]	; (800b16c <Explore_IT+0x324>)
 800b06e:	edd3 7a02 	vldr	s15, [r3, #8]
 800b072:	4b40      	ldr	r3, [pc, #256]	; (800b174 <Explore_IT+0x32c>)
 800b074:	ed93 7a02 	vldr	s14, [r3, #8]
 800b078:	eef0 0a47 	vmov.f32	s1, s14
 800b07c:	eeb0 0a67 	vmov.f32	s0, s15
 800b080:	2002      	movs	r0, #2
 800b082:	f004 fe71 	bl	800fd68 <PIDControl>
 800b086:	60f8      	str	r0, [r7, #12]
				TargetAngularV = (float)wall_l*0.001;//0.002 
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	ee07 3a90 	vmov	s15, r3
 800b08e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b092:	ee17 0a90 	vmov	r0, s15
 800b096:	f7fd f98f 	bl	80083b8 <__aeabi_f2d>
 800b09a:	a321      	add	r3, pc, #132	; (adr r3, 800b120 <Explore_IT+0x2d8>)
 800b09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a0:	f7fd f9e2 	bl	8008468 <__aeabi_dmul>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	f7fd fcd4 	bl	8008a58 <__aeabi_d2f>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	4b2d      	ldr	r3, [pc, #180]	; (800b168 <Explore_IT+0x320>)
 800b0b4:	601a      	str	r2, [r3, #0]
 800b0b6:	e0a1      	b.n	800b1fc <Explore_IT+0x3b4>

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 800b0b8:	4b29      	ldr	r3, [pc, #164]	; (800b160 <Explore_IT+0x318>)
 800b0ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d15a      	bne.n	800b178 <Explore_IT+0x330>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800b0c2:	4b2c      	ldr	r3, [pc, #176]	; (800b174 <Explore_IT+0x32c>)
 800b0c4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b0c8:	4b28      	ldr	r3, [pc, #160]	; (800b16c <Explore_IT+0x324>)
 800b0ca:	ed93 7a01 	vldr	s14, [r3, #4]
 800b0ce:	eef0 0a47 	vmov.f32	s1, s14
 800b0d2:	eeb0 0a67 	vmov.f32	s0, s15
 800b0d6:	2003      	movs	r0, #3
 800b0d8:	f004 fe46 	bl	800fd68 <PIDControl>
 800b0dc:	60b8      	str	r0, [r7, #8]
				TargetAngularV = (float)wall_r*0.001;//0.002 
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	ee07 3a90 	vmov	s15, r3
 800b0e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0e8:	ee17 0a90 	vmov	r0, s15
 800b0ec:	f7fd f964 	bl	80083b8 <__aeabi_f2d>
 800b0f0:	a30b      	add	r3, pc, #44	; (adr r3, 800b120 <Explore_IT+0x2d8>)
 800b0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f6:	f7fd f9b7 	bl	8008468 <__aeabi_dmul>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	460c      	mov	r4, r1
 800b0fe:	4618      	mov	r0, r3
 800b100:	4621      	mov	r1, r4
 800b102:	f7fd fca9 	bl	8008a58 <__aeabi_d2f>
 800b106:	4602      	mov	r2, r0
 800b108:	4b17      	ldr	r3, [pc, #92]	; (800b168 <Explore_IT+0x320>)
 800b10a:	601a      	str	r2, [r3, #0]
 800b10c:	e076      	b.n	800b1fc <Explore_IT+0x3b4>
 800b10e:	bf00      	nop
 800b110:	47ae147b 	.word	0x47ae147b
 800b114:	3f847ae1 	.word	0x3f847ae1
 800b118:	7ae147ae 	.word	0x7ae147ae
 800b11c:	3fefae14 	.word	0x3fefae14
 800b120:	d2f1a9fc 	.word	0xd2f1a9fc
 800b124:	3f50624d 	.word	0x3f50624d
 800b128:	40000400 	.word	0x40000400
 800b12c:	20000990 	.word	0x20000990
 800b130:	40000800 	.word	0x40000800
 800b134:	3f8177cd 	.word	0x3f8177cd
 800b138:	20000528 	.word	0x20000528
 800b13c:	2000051c 	.word	0x2000051c
 800b140:	200002d4 	.word	0x200002d4
 800b144:	200002d0 	.word	0x200002d0
 800b148:	3a8b7d78 	.word	0x3a8b7d78
 800b14c:	2000021c 	.word	0x2000021c
 800b150:	20000224 	.word	0x20000224
 800b154:	3a83126f 	.word	0x3a83126f
 800b158:	20000228 	.word	0x20000228
 800b15c:	20000000 	.word	0x20000000
 800b160:	20000318 	.word	0x20000318
 800b164:	20000518 	.word	0x20000518
 800b168:	200004fc 	.word	0x200004fc
 800b16c:	2000055c 	.word	0x2000055c
 800b170:	20000510 	.word	0x20000510
 800b174:	20000778 	.word	0x20000778
			}
			else if( Pid[F_WALL_PID].flag == 1)
 800b178:	4b5b      	ldr	r3, [pc, #364]	; (800b2e8 <Explore_IT+0x4a0>)
 800b17a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d13c      	bne.n	800b1fc <Explore_IT+0x3b4>
			{
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800b182:	4b5a      	ldr	r3, [pc, #360]	; (800b2ec <Explore_IT+0x4a4>)
 800b184:	ed93 7a03 	vldr	s14, [r3, #12]
 800b188:	4b58      	ldr	r3, [pc, #352]	; (800b2ec <Explore_IT+0x4a4>)
 800b18a:	edd3 7a00 	vldr	s15, [r3]
 800b18e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b192:	eef0 0a67 	vmov.f32	s1, s15
 800b196:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800b2f0 <Explore_IT+0x4a8>
 800b19a:	2008      	movs	r0, #8
 800b19c:	f004 fde4 	bl	800fd68 <PIDControl>
 800b1a0:	6078      	str	r0, [r7, #4]
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	ee07 3a90 	vmov	s15, r3
 800b1a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1ac:	ee17 0a90 	vmov	r0, s15
 800b1b0:	f7fd f902 	bl	80083b8 <__aeabi_f2d>
 800b1b4:	a34a      	add	r3, pc, #296	; (adr r3, 800b2e0 <Explore_IT+0x498>)
 800b1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ba:	f7fd f955 	bl	8008468 <__aeabi_dmul>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	460c      	mov	r4, r1
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	4621      	mov	r1, r4
 800b1c6:	f7fd fc47 	bl	8008a58 <__aeabi_d2f>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	4b49      	ldr	r3, [pc, #292]	; (800b2f4 <Explore_IT+0x4ac>)
 800b1ce:	609a      	str	r2, [r3, #8]
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800b1d0:	4b49      	ldr	r3, [pc, #292]	; (800b2f8 <Explore_IT+0x4b0>)
 800b1d2:	edd3 7a00 	vldr	s15, [r3]
 800b1d6:	4b49      	ldr	r3, [pc, #292]	; (800b2fc <Explore_IT+0x4b4>)
 800b1d8:	ed93 7a00 	vldr	s14, [r3]
 800b1dc:	eef0 0a47 	vmov.f32	s1, s14
 800b1e0:	eeb0 0a67 	vmov.f32	s0, s15
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	f004 fdbf 	bl	800fd68 <PIDControl>
 800b1ea:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	ee07 3a90 	vmov	s15, r3
 800b1f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1f6:	4b42      	ldr	r3, [pc, #264]	; (800b300 <Explore_IT+0x4b8>)
 800b1f8:	edc3 7a00 	vstr	s15, [r3]

				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
			}
		}

	TargetVelocity[BODY] += Acceleration;
 800b1fc:	4b3d      	ldr	r3, [pc, #244]	; (800b2f4 <Explore_IT+0x4ac>)
 800b1fe:	ed93 7a02 	vldr	s14, [r3, #8]
 800b202:	4b40      	ldr	r3, [pc, #256]	; (800b304 <Explore_IT+0x4bc>)
 800b204:	edd3 7a00 	vldr	s15, [r3]
 800b208:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b20c:	4b39      	ldr	r3, [pc, #228]	; (800b2f4 <Explore_IT+0x4ac>)
 800b20e:	edc3 7a02 	vstr	s15, [r3, #8]
	AngularAcceleration += AngularLeapsity;
 800b212:	4b3d      	ldr	r3, [pc, #244]	; (800b308 <Explore_IT+0x4c0>)
 800b214:	ed93 7a00 	vldr	s14, [r3]
 800b218:	4b3c      	ldr	r3, [pc, #240]	; (800b30c <Explore_IT+0x4c4>)
 800b21a:	edd3 7a00 	vldr	s15, [r3]
 800b21e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b222:	4b39      	ldr	r3, [pc, #228]	; (800b308 <Explore_IT+0x4c0>)
 800b224:	edc3 7a00 	vstr	s15, [r3]
	TargetAngularV += AngularAcceleration;
 800b228:	4b35      	ldr	r3, [pc, #212]	; (800b300 <Explore_IT+0x4b8>)
 800b22a:	ed93 7a00 	vldr	s14, [r3]
 800b22e:	4b36      	ldr	r3, [pc, #216]	; (800b308 <Explore_IT+0x4c0>)
 800b230:	edd3 7a00 	vldr	s15, [r3]
 800b234:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b238:	4b31      	ldr	r3, [pc, #196]	; (800b300 <Explore_IT+0x4b8>)
 800b23a:	edc3 7a00 	vstr	s15, [r3]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b23e:	4b2d      	ldr	r3, [pc, #180]	; (800b2f4 <Explore_IT+0x4ac>)
 800b240:	ed93 7a02 	vldr	s14, [r3, #8]
 800b244:	4b2e      	ldr	r3, [pc, #184]	; (800b300 <Explore_IT+0x4b8>)
 800b246:	edd3 7a00 	vldr	s15, [r3]
 800b24a:	eddf 6a31 	vldr	s13, [pc, #196]	; 800b310 <Explore_IT+0x4c8>
 800b24e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b252:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b256:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b25a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b25e:	4b25      	ldr	r3, [pc, #148]	; (800b2f4 <Explore_IT+0x4ac>)
 800b260:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b264:	4b26      	ldr	r3, [pc, #152]	; (800b300 <Explore_IT+0x4b8>)
 800b266:	edd3 7a00 	vldr	s15, [r3]
 800b26a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800b310 <Explore_IT+0x4c8>
 800b26e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b272:	4b20      	ldr	r3, [pc, #128]	; (800b2f4 <Explore_IT+0x4ac>)
 800b274:	edd3 7a01 	vldr	s15, [r3, #4]
 800b278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b27c:	4b1d      	ldr	r3, [pc, #116]	; (800b2f4 <Explore_IT+0x4ac>)
 800b27e:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b282:	4b1c      	ldr	r3, [pc, #112]	; (800b2f4 <Explore_IT+0x4ac>)
 800b284:	edd3 7a00 	vldr	s15, [r3]
 800b288:	4b22      	ldr	r3, [pc, #136]	; (800b314 <Explore_IT+0x4cc>)
 800b28a:	ed93 7a00 	vldr	s14, [r3]
 800b28e:	eef0 0a47 	vmov.f32	s1, s14
 800b292:	eeb0 0a67 	vmov.f32	s0, s15
 800b296:	2004      	movs	r0, #4
 800b298:	f004 fd66 	bl	800fd68 <PIDControl>
 800b29c:	4602      	mov	r2, r0
 800b29e:	4b1e      	ldr	r3, [pc, #120]	; (800b318 <Explore_IT+0x4d0>)
 800b2a0:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b2a2:	4b14      	ldr	r3, [pc, #80]	; (800b2f4 <Explore_IT+0x4ac>)
 800b2a4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b2a8:	4b1a      	ldr	r3, [pc, #104]	; (800b314 <Explore_IT+0x4cc>)
 800b2aa:	ed93 7a01 	vldr	s14, [r3, #4]
 800b2ae:	eef0 0a47 	vmov.f32	s1, s14
 800b2b2:	eeb0 0a67 	vmov.f32	s0, s15
 800b2b6:	2005      	movs	r0, #5
 800b2b8:	f004 fd56 	bl	800fd68 <PIDControl>
 800b2bc:	4602      	mov	r2, r0
 800b2be:	4b17      	ldr	r3, [pc, #92]	; (800b31c <Explore_IT+0x4d4>)
 800b2c0:	601a      	str	r2, [r3, #0]

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b2c2:	4b15      	ldr	r3, [pc, #84]	; (800b318 <Explore_IT+0x4d0>)
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	4b15      	ldr	r3, [pc, #84]	; (800b31c <Explore_IT+0x4d4>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	f004 f853 	bl	800f378 <Motor_Switch>

}
 800b2d2:	bf00      	nop
 800b2d4:	3718      	adds	r7, #24
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bdb0      	pop	{r4, r5, r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	f3af 8000 	nop.w
 800b2e0:	d2f1a9fc 	.word	0xd2f1a9fc
 800b2e4:	3f50624d 	.word	0x3f50624d
 800b2e8:	20000318 	.word	0x20000318
 800b2ec:	2000055c 	.word	0x2000055c
 800b2f0:	457a0000 	.word	0x457a0000
 800b2f4:	200004ec 	.word	0x200004ec
 800b2f8:	20000518 	.word	0x20000518
 800b2fc:	20000228 	.word	0x20000228
 800b300:	200004fc 	.word	0x200004fc
 800b304:	2000022c 	.word	0x2000022c
 800b308:	20000230 	.word	0x20000230
 800b30c:	20000234 	.word	0x20000234
 800b310:	42176666 	.word	0x42176666
 800b314:	20000528 	.word	0x20000528
 800b318:	20000770 	.word	0x20000770
 800b31c:	2000078c 	.word	0x2000078c

0800b320 <WritingFree_IT>:
void WritingFree_IT()
{
 800b320:	b5b0      	push	{r4, r5, r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800b326:	4b90      	ldr	r3, [pc, #576]	; (800b568 <WritingFree_IT+0x248>)
 800b328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b32a:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b32e:	332f      	adds	r3, #47	; 0x2f
 800b330:	461a      	mov	r2, r3
 800b332:	4b8e      	ldr	r3, [pc, #568]	; (800b56c <WritingFree_IT+0x24c>)
 800b334:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800b336:	4b8c      	ldr	r3, [pc, #560]	; (800b568 <WritingFree_IT+0x248>)
 800b338:	f247 522f 	movw	r2, #29999	; 0x752f
 800b33c:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800b33e:	4b8c      	ldr	r3, [pc, #560]	; (800b570 <WritingFree_IT+0x250>)
 800b340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b342:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b346:	332f      	adds	r3, #47	; 0x2f
 800b348:	461a      	mov	r2, r3
 800b34a:	4b88      	ldr	r3, [pc, #544]	; (800b56c <WritingFree_IT+0x24c>)
 800b34c:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800b34e:	4b88      	ldr	r3, [pc, #544]	; (800b570 <WritingFree_IT+0x250>)
 800b350:	f247 522f 	movw	r2, #29999	; 0x752f
 800b354:	625a      	str	r2, [r3, #36]	; 0x24

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800b356:	4b85      	ldr	r3, [pc, #532]	; (800b56c <WritingFree_IT+0x24c>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	ee07 3a90 	vmov	s15, r3
 800b35e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b362:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800b574 <WritingFree_IT+0x254>
 800b366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b36a:	4b83      	ldr	r3, [pc, #524]	; (800b578 <WritingFree_IT+0x258>)
 800b36c:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800b370:	4b7e      	ldr	r3, [pc, #504]	; (800b56c <WritingFree_IT+0x24c>)
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	ee07 3a90 	vmov	s15, r3
 800b378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b37c:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800b574 <WritingFree_IT+0x254>
 800b380:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b384:	4b7c      	ldr	r3, [pc, #496]	; (800b578 <WritingFree_IT+0x258>)
 800b386:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800b38a:	4b7b      	ldr	r3, [pc, #492]	; (800b578 <WritingFree_IT+0x258>)
 800b38c:	ed93 7a00 	vldr	s14, [r3]
 800b390:	4b79      	ldr	r3, [pc, #484]	; (800b578 <WritingFree_IT+0x258>)
 800b392:	edd3 7a01 	vldr	s15, [r3, #4]
 800b396:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b39a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b39e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3a2:	4b75      	ldr	r3, [pc, #468]	; (800b578 <WritingFree_IT+0x258>)
 800b3a4:	edc3 7a02 	vstr	s15, [r3, #8]
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800b3a8:	4b74      	ldr	r3, [pc, #464]	; (800b57c <WritingFree_IT+0x25c>)
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	4b6f      	ldr	r3, [pc, #444]	; (800b56c <WritingFree_IT+0x24c>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4413      	add	r3, r2
 800b3b2:	4a72      	ldr	r2, [pc, #456]	; (800b57c <WritingFree_IT+0x25c>)
 800b3b4:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b3b6:	4b71      	ldr	r3, [pc, #452]	; (800b57c <WritingFree_IT+0x25c>)
 800b3b8:	685a      	ldr	r2, [r3, #4]
 800b3ba:	4b6c      	ldr	r3, [pc, #432]	; (800b56c <WritingFree_IT+0x24c>)
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	4413      	add	r3, r2
 800b3c0:	4a6e      	ldr	r2, [pc, #440]	; (800b57c <WritingFree_IT+0x25c>)
 800b3c2:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b3c4:	4b6d      	ldr	r3, [pc, #436]	; (800b57c <WritingFree_IT+0x25c>)
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	4b6c      	ldr	r3, [pc, #432]	; (800b57c <WritingFree_IT+0x25c>)
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	4a6b      	ldr	r2, [pc, #428]	; (800b57c <WritingFree_IT+0x25c>)
 800b3d0:	6093      	str	r3, [r2, #8]
#if 1

	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800b3d2:	2138      	movs	r1, #56	; 0x38
 800b3d4:	2037      	movs	r0, #55	; 0x37
 800b3d6:	f003 fd75 	bl	800eec4 <ReadIMU>
 800b3da:	eef0 7a40 	vmov.f32	s15, s0
 800b3de:	4b68      	ldr	r3, [pc, #416]	; (800b580 <WritingFree_IT+0x260>)
 800b3e0:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800b3e4:	4b66      	ldr	r3, [pc, #408]	; (800b580 <WritingFree_IT+0x260>)
 800b3e6:	ed93 7a00 	vldr	s14, [r3]
 800b3ea:	4b66      	ldr	r3, [pc, #408]	; (800b584 <WritingFree_IT+0x264>)
 800b3ec:	edd3 7a00 	vldr	s15, [r3]
 800b3f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b3f4:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800b588 <WritingFree_IT+0x268>
 800b3f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3fc:	edc7 7a01 	vstr	s15, [r7, #4]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f7fc ffd9 	bl	80083b8 <__aeabi_f2d>
 800b406:	a354      	add	r3, pc, #336	; (adr r3, 800b558 <WritingFree_IT+0x238>)
 800b408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40c:	f7fd f82c 	bl	8008468 <__aeabi_dmul>
 800b410:	4603      	mov	r3, r0
 800b412:	460c      	mov	r4, r1
 800b414:	4625      	mov	r5, r4
 800b416:	461c      	mov	r4, r3
 800b418:	4b5c      	ldr	r3, [pc, #368]	; (800b58c <WritingFree_IT+0x26c>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7fc ffcb 	bl	80083b8 <__aeabi_f2d>
 800b422:	a34f      	add	r3, pc, #316	; (adr r3, 800b560 <WritingFree_IT+0x240>)
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f7fd f81e 	bl	8008468 <__aeabi_dmul>
 800b42c:	4602      	mov	r2, r0
 800b42e:	460b      	mov	r3, r1
 800b430:	4620      	mov	r0, r4
 800b432:	4629      	mov	r1, r5
 800b434:	f7fc fe62 	bl	80080fc <__adddf3>
 800b438:	4603      	mov	r3, r0
 800b43a:	460c      	mov	r4, r1
 800b43c:	4618      	mov	r0, r3
 800b43e:	4621      	mov	r1, r4
 800b440:	f7fd fb0a 	bl	8008a58 <__aeabi_d2f>
 800b444:	4603      	mov	r3, r0
 800b446:	ee07 3a90 	vmov	s15, r3
 800b44a:	eef1 7a67 	vneg.f32	s15, s15
 800b44e:	4b50      	ldr	r3, [pc, #320]	; (800b590 <WritingFree_IT+0x270>)
 800b450:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800b454:	4a4d      	ldr	r2, [pc, #308]	; (800b58c <WritingFree_IT+0x26c>)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800b45a:	4b4d      	ldr	r3, [pc, #308]	; (800b590 <WritingFree_IT+0x270>)
 800b45c:	edd3 7a00 	vldr	s15, [r3]
 800b460:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800b594 <WritingFree_IT+0x274>
 800b464:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b468:	4b4b      	ldr	r3, [pc, #300]	; (800b598 <WritingFree_IT+0x278>)
 800b46a:	edd3 7a00 	vldr	s15, [r3]
 800b46e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b472:	4b49      	ldr	r3, [pc, #292]	; (800b598 <WritingFree_IT+0x278>)
 800b474:	edc3 7a00 	vstr	s15, [r3]
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
 800b478:	4b48      	ldr	r3, [pc, #288]	; (800b59c <WritingFree_IT+0x27c>)
 800b47a:	ed93 7a00 	vldr	s14, [r3]
 800b47e:	4b48      	ldr	r3, [pc, #288]	; (800b5a0 <WritingFree_IT+0x280>)
 800b480:	edd3 7a00 	vldr	s15, [r3]
 800b484:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b488:	4b44      	ldr	r3, [pc, #272]	; (800b59c <WritingFree_IT+0x27c>)
 800b48a:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[BODY] += Acceleration;
 800b48e:	4b45      	ldr	r3, [pc, #276]	; (800b5a4 <WritingFree_IT+0x284>)
 800b490:	ed93 7a02 	vldr	s14, [r3, #8]
 800b494:	4b44      	ldr	r3, [pc, #272]	; (800b5a8 <WritingFree_IT+0x288>)
 800b496:	edd3 7a00 	vldr	s15, [r3]
 800b49a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b49e:	4b41      	ldr	r3, [pc, #260]	; (800b5a4 <WritingFree_IT+0x284>)
 800b4a0:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800b4a4:	4b41      	ldr	r3, [pc, #260]	; (800b5ac <WritingFree_IT+0x28c>)
 800b4a6:	ed93 7a00 	vldr	s14, [r3]
 800b4aa:	4b3c      	ldr	r3, [pc, #240]	; (800b59c <WritingFree_IT+0x27c>)
 800b4ac:	edd3 7a00 	vldr	s15, [r3]
 800b4b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4b4:	4b3d      	ldr	r3, [pc, #244]	; (800b5ac <WritingFree_IT+0x28c>)
 800b4b6:	edc3 7a00 	vstr	s15, [r3]

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b4ba:	4b3a      	ldr	r3, [pc, #232]	; (800b5a4 <WritingFree_IT+0x284>)
 800b4bc:	ed93 7a02 	vldr	s14, [r3, #8]
 800b4c0:	4b3a      	ldr	r3, [pc, #232]	; (800b5ac <WritingFree_IT+0x28c>)
 800b4c2:	edd3 7a00 	vldr	s15, [r3]
 800b4c6:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b5b0 <WritingFree_IT+0x290>
 800b4ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4ce:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b4d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4da:	4b32      	ldr	r3, [pc, #200]	; (800b5a4 <WritingFree_IT+0x284>)
 800b4dc:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b4e0:	4b32      	ldr	r3, [pc, #200]	; (800b5ac <WritingFree_IT+0x28c>)
 800b4e2:	edd3 7a00 	vldr	s15, [r3]
 800b4e6:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b5b0 <WritingFree_IT+0x290>
 800b4ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b4ee:	4b2d      	ldr	r3, [pc, #180]	; (800b5a4 <WritingFree_IT+0x284>)
 800b4f0:	edd3 7a01 	vldr	s15, [r3, #4]
 800b4f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4f8:	4b2a      	ldr	r3, [pc, #168]	; (800b5a4 <WritingFree_IT+0x284>)
 800b4fa:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b4fe:	4b29      	ldr	r3, [pc, #164]	; (800b5a4 <WritingFree_IT+0x284>)
 800b500:	edd3 7a00 	vldr	s15, [r3]
 800b504:	4b1c      	ldr	r3, [pc, #112]	; (800b578 <WritingFree_IT+0x258>)
 800b506:	ed93 7a00 	vldr	s14, [r3]
 800b50a:	eef0 0a47 	vmov.f32	s1, s14
 800b50e:	eeb0 0a67 	vmov.f32	s0, s15
 800b512:	2004      	movs	r0, #4
 800b514:	f004 fc28 	bl	800fd68 <PIDControl>
 800b518:	4602      	mov	r2, r0
 800b51a:	4b26      	ldr	r3, [pc, #152]	; (800b5b4 <WritingFree_IT+0x294>)
 800b51c:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b51e:	4b21      	ldr	r3, [pc, #132]	; (800b5a4 <WritingFree_IT+0x284>)
 800b520:	edd3 7a01 	vldr	s15, [r3, #4]
 800b524:	4b14      	ldr	r3, [pc, #80]	; (800b578 <WritingFree_IT+0x258>)
 800b526:	ed93 7a01 	vldr	s14, [r3, #4]
 800b52a:	eef0 0a47 	vmov.f32	s1, s14
 800b52e:	eeb0 0a67 	vmov.f32	s0, s15
 800b532:	2005      	movs	r0, #5
 800b534:	f004 fc18 	bl	800fd68 <PIDControl>
 800b538:	4602      	mov	r2, r0
 800b53a:	4b1f      	ldr	r3, [pc, #124]	; (800b5b8 <WritingFree_IT+0x298>)
 800b53c:	601a      	str	r2, [r3, #0]

	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b53e:	4b1d      	ldr	r3, [pc, #116]	; (800b5b4 <WritingFree_IT+0x294>)
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	4b1d      	ldr	r3, [pc, #116]	; (800b5b8 <WritingFree_IT+0x298>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4619      	mov	r1, r3
 800b548:	4610      	mov	r0, r2
 800b54a:	f003 ff15 	bl	800f378 <Motor_Switch>


}
 800b54e:	bf00      	nop
 800b550:	3708      	adds	r7, #8
 800b552:	46bd      	mov	sp, r7
 800b554:	bdb0      	pop	{r4, r5, r7, pc}
 800b556:	bf00      	nop
 800b558:	47ae147b 	.word	0x47ae147b
 800b55c:	3f847ae1 	.word	0x3f847ae1
 800b560:	7ae147ae 	.word	0x7ae147ae
 800b564:	3fefae14 	.word	0x3fefae14
 800b568:	40000400 	.word	0x40000400
 800b56c:	20000990 	.word	0x20000990
 800b570:	40000800 	.word	0x40000800
 800b574:	3f8177cd 	.word	0x3f8177cd
 800b578:	20000528 	.word	0x20000528
 800b57c:	2000051c 	.word	0x2000051c
 800b580:	200002d4 	.word	0x200002d4
 800b584:	200002d0 	.word	0x200002d0
 800b588:	3a8b7d78 	.word	0x3a8b7d78
 800b58c:	20000220 	.word	0x20000220
 800b590:	20000224 	.word	0x20000224
 800b594:	3a83126f 	.word	0x3a83126f
 800b598:	20000228 	.word	0x20000228
 800b59c:	20000230 	.word	0x20000230
 800b5a0:	20000234 	.word	0x20000234
 800b5a4:	200004ec 	.word	0x200004ec
 800b5a8:	2000022c 	.word	0x2000022c
 800b5ac:	200004fc 	.word	0x200004fc
 800b5b0:	42176666 	.word	0x42176666
 800b5b4:	20000770 	.word	0x20000770
 800b5b8:	2000078c 	.word	0x2000078c

0800b5bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	4a26      	ldr	r2, [pc, #152]	; (800b660 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d10e      	bne.n	800b5ea <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		switch(IT_mode){
 800b5cc:	4b25      	ldr	r3, [pc, #148]	; (800b664 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b06      	cmp	r3, #6
 800b5d2:	d004      	beq.n	800b5de <HAL_TIM_PeriodElapsedCallback+0x22>
 800b5d4:	2b07      	cmp	r3, #7
 800b5d6:	d005      	beq.n	800b5e4 <HAL_TIM_PeriodElapsedCallback+0x28>
 800b5d8:	2b02      	cmp	r3, #2
 800b5da:	d008      	beq.n	800b5ee <HAL_TIM_PeriodElapsedCallback+0x32>
			break;
		case 2:

			break;
		default :
			break;
 800b5dc:	e008      	b.n	800b5f0 <HAL_TIM_PeriodElapsedCallback+0x34>
			Explore_IT();
 800b5de:	f7ff fc33 	bl	800ae48 <Explore_IT>
			break;
 800b5e2:	e005      	b.n	800b5f0 <HAL_TIM_PeriodElapsedCallback+0x34>
			WritingFree_IT();
 800b5e4:	f7ff fe9c 	bl	800b320 <WritingFree_IT>
			break;
 800b5e8:	e002      	b.n	800b5f0 <HAL_TIM_PeriodElapsedCallback+0x34>
		}
	}
 800b5ea:	bf00      	nop
 800b5ec:	e000      	b.n	800b5f0 <HAL_TIM_PeriodElapsedCallback+0x34>
			break;
 800b5ee:	bf00      	nop

	if( htim == &htim8)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a1d      	ldr	r2, [pc, #116]	; (800b668 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d12f      	bne.n	800b658 <HAL_TIM_PeriodElapsedCallback+0x9c>
	{
		//timer8 += t;

		//
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800b5f8:	4b1c      	ldr	r3, [pc, #112]	; (800b66c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	4619      	mov	r1, r3
 800b600:	200a      	movs	r0, #10
 800b602:	f003 ff29 	bl	800f458 <GetWallDataAverage>
 800b606:	eef0 7a40 	vmov.f32	s15, s0
 800b60a:	4b19      	ldr	r3, [pc, #100]	; (800b670 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b60c:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800b610:	4b16      	ldr	r3, [pc, #88]	; (800b66c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	2201      	movs	r2, #1
 800b616:	4619      	mov	r1, r3
 800b618:	200a      	movs	r0, #10
 800b61a:	f003 ff1d 	bl	800f458 <GetWallDataAverage>
 800b61e:	eef0 7a40 	vmov.f32	s15, s0
 800b622:	4b13      	ldr	r3, [pc, #76]	; (800b670 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b624:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800b628:	4b12      	ldr	r3, [pc, #72]	; (800b674 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	2202      	movs	r2, #2
 800b62e:	4619      	mov	r1, r3
 800b630:	200a      	movs	r0, #10
 800b632:	f003 ff11 	bl	800f458 <GetWallDataAverage>
 800b636:	eef0 7a40 	vmov.f32	s15, s0
 800b63a:	4b0d      	ldr	r3, [pc, #52]	; (800b670 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b63c:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800b640:	4b0c      	ldr	r3, [pc, #48]	; (800b674 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	2203      	movs	r2, #3
 800b646:	4619      	mov	r1, r3
 800b648:	200a      	movs	r0, #10
 800b64a:	f003 ff05 	bl	800f458 <GetWallDataAverage>
 800b64e:	eef0 7a40 	vmov.f32	s15, s0
 800b652:	4b07      	ldr	r3, [pc, #28]	; (800b670 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b654:	edc3 7a03 	vstr	s15, [r3, #12]
	}
}
 800b658:	bf00      	nop
 800b65a:	3708      	adds	r7, #8
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	20000dec 	.word	0x20000dec
 800b664:	200004e0 	.word	0x200004e0
 800b668:	20000ba4 	.word	0x20000ba4
 800b66c:	200002bc 	.word	0x200002bc
 800b670:	2000055c 	.word	0x2000055c
 800b674:	200002c8 	.word	0x200002c8

0800b678 <flash_store_init>:
//{
//
//}
//
void flash_store_init()
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b084      	sub	sp, #16
 800b67c:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b67e:	4b2c      	ldr	r3, [pc, #176]	; (800b730 <flash_store_init+0xb8>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	60fb      	str	r3, [r7, #12]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b684:	2300      	movs	r3, #0
 800b686:	60bb      	str	r3, [r7, #8]
 800b688:	e04b      	b.n	800b722 <flash_store_init+0xaa>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b68a:	2300      	movs	r3, #0
 800b68c:	607b      	str	r3, [r7, #4]
 800b68e:	e042      	b.n	800b716 <flash_store_init+0x9e>
			{
				FLASH_Write_Word(address+0, Wall[i][j].north);
 800b690:	4928      	ldr	r1, [pc, #160]	; (800b734 <flash_store_init+0xbc>)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	011a      	lsls	r2, r3, #4
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	4413      	add	r3, r2
 800b69a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b69e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b6a2:	b2db      	uxtb	r3, r3
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f003 fae8 	bl	800ec7c <FLASH_Write_Word>
				FLASH_Write_Word(address+4, Wall[i][j].east);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	1d18      	adds	r0, r3, #4
 800b6b0:	4920      	ldr	r1, [pc, #128]	; (800b734 <flash_store_init+0xbc>)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	011a      	lsls	r2, r3, #4
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b6be:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b6c2:	b2db      	uxtb	r3, r3
 800b6c4:	4619      	mov	r1, r3
 800b6c6:	f003 fad9 	bl	800ec7c <FLASH_Write_Word>
				FLASH_Write_Word(address+8, Wall[i][j].south);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f103 0008 	add.w	r0, r3, #8
 800b6d0:	4918      	ldr	r1, [pc, #96]	; (800b734 <flash_store_init+0xbc>)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	011a      	lsls	r2, r3, #4
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	4413      	add	r3, r2
 800b6da:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b6de:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b6e2:	b2db      	uxtb	r3, r3
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	f003 fac9 	bl	800ec7c <FLASH_Write_Word>
				FLASH_Write_Word(address+12, Wall[i][j].west);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f103 000c 	add.w	r0, r3, #12
 800b6f0:	4910      	ldr	r1, [pc, #64]	; (800b734 <flash_store_init+0xbc>)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	011a      	lsls	r2, r3, #4
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	4413      	add	r3, r2
 800b6fa:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b6fe:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b702:	b2db      	uxtb	r3, r3
 800b704:	4619      	mov	r1, r3
 800b706:	f003 fab9 	bl	800ec7c <FLASH_Write_Word>
				address += 16;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	3310      	adds	r3, #16
 800b70e:	60fb      	str	r3, [r7, #12]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	3301      	adds	r3, #1
 800b714:	607b      	str	r3, [r7, #4]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2b0f      	cmp	r3, #15
 800b71a:	ddb9      	ble.n	800b690 <flash_store_init+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	3301      	adds	r3, #1
 800b720:	60bb      	str	r3, [r7, #8]
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	2b0f      	cmp	r3, #15
 800b726:	ddb0      	ble.n	800b68a <flash_store_init+0x12>
			}
	}
}
 800b728:	bf00      	nop
 800b72a:	3710      	adds	r7, #16
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	0801a684 	.word	0x0801a684
 800b734:	2000099c 	.word	0x2000099c

0800b738 <wall_init>:
void wall_init(){
 800b738:	b480      	push	{r7}
 800b73a:	b085      	sub	sp, #20
 800b73c:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b73e:	2300      	movs	r3, #0
 800b740:	60fb      	str	r3, [r7, #12]
 800b742:	e03b      	b.n	800b7bc <wall_init+0x84>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b744:	2300      	movs	r3, #0
 800b746:	60bb      	str	r3, [r7, #8]
 800b748:	e032      	b.n	800b7b0 <wall_init+0x78>
				Wall[i][j].north = UNKNOWN;
 800b74a:	4945      	ldr	r1, [pc, #276]	; (800b860 <wall_init+0x128>)
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	011a      	lsls	r2, r3, #4
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	441a      	add	r2, r3
 800b754:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b758:	2002      	movs	r0, #2
 800b75a:	f360 0301 	bfi	r3, r0, #0, #2
 800b75e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b762:	493f      	ldr	r1, [pc, #252]	; (800b860 <wall_init+0x128>)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	011a      	lsls	r2, r3, #4
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	441a      	add	r2, r3
 800b76c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b770:	2002      	movs	r0, #2
 800b772:	f360 0383 	bfi	r3, r0, #2, #2
 800b776:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b77a:	4939      	ldr	r1, [pc, #228]	; (800b860 <wall_init+0x128>)
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	011a      	lsls	r2, r3, #4
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	441a      	add	r2, r3
 800b784:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b788:	2002      	movs	r0, #2
 800b78a:	f360 1305 	bfi	r3, r0, #4, #2
 800b78e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b792:	4933      	ldr	r1, [pc, #204]	; (800b860 <wall_init+0x128>)
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	011a      	lsls	r2, r3, #4
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	441a      	add	r2, r3
 800b79c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7a0:	2002      	movs	r0, #2
 800b7a2:	f360 1387 	bfi	r3, r0, #6, #2
 800b7a6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	60bb      	str	r3, [r7, #8]
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	2b0f      	cmp	r3, #15
 800b7b4:	ddc9      	ble.n	800b74a <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	3301      	adds	r3, #1
 800b7ba:	60fb      	str	r3, [r7, #12]
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2b0f      	cmp	r3, #15
 800b7c0:	ddc0      	ble.n	800b744 <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	607b      	str	r3, [r7, #4]
 800b7c6:	e02a      	b.n	800b81e <wall_init+0xe6>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b7c8:	4a25      	ldr	r2, [pc, #148]	; (800b860 <wall_init+0x128>)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	015b      	lsls	r3, r3, #5
 800b7ce:	4413      	add	r3, r2
 800b7d0:	f103 021e 	add.w	r2, r3, #30
 800b7d4:	7813      	ldrb	r3, [r2, #0]
 800b7d6:	2101      	movs	r1, #1
 800b7d8:	f361 0301 	bfi	r3, r1, #0, #2
 800b7dc:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b7de:	4920      	ldr	r1, [pc, #128]	; (800b860 <wall_init+0x128>)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b7e6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7ea:	2001      	movs	r0, #1
 800b7ec:	f360 0383 	bfi	r3, r0, #2, #2
 800b7f0:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b7f4:	4a1a      	ldr	r2, [pc, #104]	; (800b860 <wall_init+0x128>)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	015b      	lsls	r3, r3, #5
 800b7fa:	441a      	add	r2, r3
 800b7fc:	7813      	ldrb	r3, [r2, #0]
 800b7fe:	2101      	movs	r1, #1
 800b800:	f361 1305 	bfi	r3, r1, #4, #2
 800b804:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b806:	4916      	ldr	r1, [pc, #88]	; (800b860 <wall_init+0x128>)
 800b808:	687a      	ldr	r2, [r7, #4]
 800b80a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b80e:	2001      	movs	r0, #1
 800b810:	f360 1387 	bfi	r3, r0, #6, #2
 800b814:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	3301      	adds	r3, #1
 800b81c:	607b      	str	r3, [r7, #4]
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2b0f      	cmp	r3, #15
 800b822:	ddd1      	ble.n	800b7c8 <wall_init+0x90>
	}

	//
	Wall[0][0].east = WALL;
 800b824:	4a0e      	ldr	r2, [pc, #56]	; (800b860 <wall_init+0x128>)
 800b826:	7813      	ldrb	r3, [r2, #0]
 800b828:	2101      	movs	r1, #1
 800b82a:	f361 0383 	bfi	r3, r1, #2, #2
 800b82e:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b830:	4a0b      	ldr	r2, [pc, #44]	; (800b860 <wall_init+0x128>)
 800b832:	7813      	ldrb	r3, [r2, #0]
 800b834:	f36f 0301 	bfc	r3, #0, #2
 800b838:	7013      	strb	r3, [r2, #0]
	Wall[1][0].west = WALL;
 800b83a:	4a09      	ldr	r2, [pc, #36]	; (800b860 <wall_init+0x128>)
 800b83c:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b840:	2101      	movs	r1, #1
 800b842:	f361 1387 	bfi	r3, r1, #6, #2
 800b846:	f882 3020 	strb.w	r3, [r2, #32]
	Wall[0][1].south = NOWALL;
 800b84a:	4a05      	ldr	r2, [pc, #20]	; (800b860 <wall_init+0x128>)
 800b84c:	7893      	ldrb	r3, [r2, #2]
 800b84e:	f36f 1305 	bfc	r3, #4, #2
 800b852:	7093      	strb	r3, [r2, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b854:	bf00      	nop
 800b856:	3714      	adds	r7, #20
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr
 800b860:	2000099c 	.word	0x2000099c

0800b864 <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(){
 800b864:	b490      	push	{r4, r7}
 800b866:	b082      	sub	sp, #8
 800b868:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b86a:	4b8b      	ldr	r3, [pc, #556]	; (800ba98 <wall_set+0x234>)
 800b86c:	ed93 7a00 	vldr	s14, [r3]
 800b870:	4b89      	ldr	r3, [pc, #548]	; (800ba98 <wall_set+0x234>)
 800b872:	edd3 7a03 	vldr	s15, [r3, #12]
 800b876:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b87a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b87e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b882:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800ba9c <wall_set+0x238>
 800b886:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b88e:	bfcc      	ite	gt
 800b890:	2301      	movgt	r3, #1
 800b892:	2300      	movle	r3, #0
 800b894:	b2da      	uxtb	r2, r3
 800b896:	4b82      	ldr	r3, [pc, #520]	; (800baa0 <wall_set+0x23c>)
 800b898:	7adb      	ldrb	r3, [r3, #11]
 800b89a:	f107 0108 	add.w	r1, r7, #8
 800b89e:	440b      	add	r3, r1
 800b8a0:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800b8a4:	4b7c      	ldr	r3, [pc, #496]	; (800ba98 <wall_set+0x234>)
 800b8a6:	edd3 7a01 	vldr	s15, [r3, #4]
 800b8aa:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800baa4 <wall_set+0x240>
 800b8ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8b6:	bfcc      	ite	gt
 800b8b8:	2301      	movgt	r3, #1
 800b8ba:	2300      	movle	r3, #0
 800b8bc:	b2d9      	uxtb	r1, r3
 800b8be:	4b78      	ldr	r3, [pc, #480]	; (800baa0 <wall_set+0x23c>)
 800b8c0:	7adb      	ldrb	r3, [r3, #11]
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	425a      	negs	r2, r3
 800b8c6:	f003 0303 	and.w	r3, r3, #3
 800b8ca:	f002 0203 	and.w	r2, r2, #3
 800b8ce:	bf58      	it	pl
 800b8d0:	4253      	negpl	r3, r2
 800b8d2:	460a      	mov	r2, r1
 800b8d4:	f107 0108 	add.w	r1, r7, #8
 800b8d8:	440b      	add	r3, r1
 800b8da:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800b8de:	4b70      	ldr	r3, [pc, #448]	; (800baa0 <wall_set+0x23c>)
 800b8e0:	7adb      	ldrb	r3, [r3, #11]
 800b8e2:	3302      	adds	r3, #2
 800b8e4:	425a      	negs	r2, r3
 800b8e6:	f003 0303 	and.w	r3, r3, #3
 800b8ea:	f002 0203 	and.w	r2, r2, #3
 800b8ee:	bf58      	it	pl
 800b8f0:	4253      	negpl	r3, r2
 800b8f2:	f107 0208 	add.w	r2, r7, #8
 800b8f6:	4413      	add	r3, r2
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800b8fe:	4b66      	ldr	r3, [pc, #408]	; (800ba98 <wall_set+0x234>)
 800b900:	edd3 7a02 	vldr	s15, [r3, #8]
 800b904:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800baa8 <wall_set+0x244>
 800b908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b910:	bfcc      	ite	gt
 800b912:	2301      	movgt	r3, #1
 800b914:	2300      	movle	r3, #0
 800b916:	b2d9      	uxtb	r1, r3
 800b918:	4b61      	ldr	r3, [pc, #388]	; (800baa0 <wall_set+0x23c>)
 800b91a:	7adb      	ldrb	r3, [r3, #11]
 800b91c:	3303      	adds	r3, #3
 800b91e:	425a      	negs	r2, r3
 800b920:	f003 0303 	and.w	r3, r3, #3
 800b924:	f002 0203 	and.w	r2, r2, #3
 800b928:	bf58      	it	pl
 800b92a:	4253      	negpl	r3, r2
 800b92c:	460a      	mov	r2, r1
 800b92e:	f107 0108 	add.w	r1, r7, #8
 800b932:	440b      	add	r3, r1
 800b934:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800b938:	7939      	ldrb	r1, [r7, #4]
 800b93a:	4b59      	ldr	r3, [pc, #356]	; (800baa0 <wall_set+0x23c>)
 800b93c:	7a1b      	ldrb	r3, [r3, #8]
 800b93e:	461c      	mov	r4, r3
 800b940:	4b57      	ldr	r3, [pc, #348]	; (800baa0 <wall_set+0x23c>)
 800b942:	7a5b      	ldrb	r3, [r3, #9]
 800b944:	461a      	mov	r2, r3
 800b946:	460b      	mov	r3, r1
 800b948:	f003 0303 	and.w	r3, r3, #3
 800b94c:	b2d8      	uxtb	r0, r3
 800b94e:	4957      	ldr	r1, [pc, #348]	; (800baac <wall_set+0x248>)
 800b950:	0123      	lsls	r3, r4, #4
 800b952:	441a      	add	r2, r3
 800b954:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b958:	f360 0301 	bfi	r3, r0, #0, #2
 800b95c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800b960:	7979      	ldrb	r1, [r7, #5]
 800b962:	4b4f      	ldr	r3, [pc, #316]	; (800baa0 <wall_set+0x23c>)
 800b964:	7a1b      	ldrb	r3, [r3, #8]
 800b966:	461c      	mov	r4, r3
 800b968:	4b4d      	ldr	r3, [pc, #308]	; (800baa0 <wall_set+0x23c>)
 800b96a:	7a5b      	ldrb	r3, [r3, #9]
 800b96c:	461a      	mov	r2, r3
 800b96e:	460b      	mov	r3, r1
 800b970:	f003 0303 	and.w	r3, r3, #3
 800b974:	b2d8      	uxtb	r0, r3
 800b976:	494d      	ldr	r1, [pc, #308]	; (800baac <wall_set+0x248>)
 800b978:	0123      	lsls	r3, r4, #4
 800b97a:	441a      	add	r2, r3
 800b97c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b980:	f360 0383 	bfi	r3, r0, #2, #2
 800b984:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800b988:	79b9      	ldrb	r1, [r7, #6]
 800b98a:	4b45      	ldr	r3, [pc, #276]	; (800baa0 <wall_set+0x23c>)
 800b98c:	7a1b      	ldrb	r3, [r3, #8]
 800b98e:	461c      	mov	r4, r3
 800b990:	4b43      	ldr	r3, [pc, #268]	; (800baa0 <wall_set+0x23c>)
 800b992:	7a5b      	ldrb	r3, [r3, #9]
 800b994:	461a      	mov	r2, r3
 800b996:	460b      	mov	r3, r1
 800b998:	f003 0303 	and.w	r3, r3, #3
 800b99c:	b2d8      	uxtb	r0, r3
 800b99e:	4943      	ldr	r1, [pc, #268]	; (800baac <wall_set+0x248>)
 800b9a0:	0123      	lsls	r3, r4, #4
 800b9a2:	441a      	add	r2, r3
 800b9a4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9a8:	f360 1305 	bfi	r3, r0, #4, #2
 800b9ac:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800b9b0:	79f9      	ldrb	r1, [r7, #7]
 800b9b2:	4b3b      	ldr	r3, [pc, #236]	; (800baa0 <wall_set+0x23c>)
 800b9b4:	7a1b      	ldrb	r3, [r3, #8]
 800b9b6:	461c      	mov	r4, r3
 800b9b8:	4b39      	ldr	r3, [pc, #228]	; (800baa0 <wall_set+0x23c>)
 800b9ba:	7a5b      	ldrb	r3, [r3, #9]
 800b9bc:	461a      	mov	r2, r3
 800b9be:	460b      	mov	r3, r1
 800b9c0:	f003 0303 	and.w	r3, r3, #3
 800b9c4:	b2d8      	uxtb	r0, r3
 800b9c6:	4939      	ldr	r1, [pc, #228]	; (800baac <wall_set+0x248>)
 800b9c8:	0123      	lsls	r3, r4, #4
 800b9ca:	441a      	add	r2, r3
 800b9cc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9d0:	f360 1387 	bfi	r3, r0, #6, #2
 800b9d4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800b9d8:	4b31      	ldr	r3, [pc, #196]	; (800baa0 <wall_set+0x23c>)
 800b9da:	7a5b      	ldrb	r3, [r3, #9]
 800b9dc:	2b0e      	cmp	r3, #14
 800b9de:	d812      	bhi.n	800ba06 <wall_set+0x1a2>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800b9e0:	7939      	ldrb	r1, [r7, #4]
 800b9e2:	4b2f      	ldr	r3, [pc, #188]	; (800baa0 <wall_set+0x23c>)
 800b9e4:	7a1b      	ldrb	r3, [r3, #8]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	4b2d      	ldr	r3, [pc, #180]	; (800baa0 <wall_set+0x23c>)
 800b9ea:	7a5b      	ldrb	r3, [r3, #9]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	f001 0103 	and.w	r1, r1, #3
 800b9f2:	b2c8      	uxtb	r0, r1
 800b9f4:	492d      	ldr	r1, [pc, #180]	; (800baac <wall_set+0x248>)
 800b9f6:	0112      	lsls	r2, r2, #4
 800b9f8:	441a      	add	r2, r3
 800b9fa:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9fe:	f360 1305 	bfi	r3, r0, #4, #2
 800ba02:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800ba06:	4b26      	ldr	r3, [pc, #152]	; (800baa0 <wall_set+0x23c>)
 800ba08:	7a1b      	ldrb	r3, [r3, #8]
 800ba0a:	2b0e      	cmp	r3, #14
 800ba0c:	d811      	bhi.n	800ba32 <wall_set+0x1ce>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800ba0e:	7979      	ldrb	r1, [r7, #5]
 800ba10:	4b23      	ldr	r3, [pc, #140]	; (800baa0 <wall_set+0x23c>)
 800ba12:	7a1b      	ldrb	r3, [r3, #8]
 800ba14:	3301      	adds	r3, #1
 800ba16:	4a22      	ldr	r2, [pc, #136]	; (800baa0 <wall_set+0x23c>)
 800ba18:	7a52      	ldrb	r2, [r2, #9]
 800ba1a:	f001 0103 	and.w	r1, r1, #3
 800ba1e:	b2c8      	uxtb	r0, r1
 800ba20:	4922      	ldr	r1, [pc, #136]	; (800baac <wall_set+0x248>)
 800ba22:	011b      	lsls	r3, r3, #4
 800ba24:	441a      	add	r2, r3
 800ba26:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba2a:	f360 1387 	bfi	r3, r0, #6, #2
 800ba2e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800ba32:	4b1b      	ldr	r3, [pc, #108]	; (800baa0 <wall_set+0x23c>)
 800ba34:	7a5b      	ldrb	r3, [r3, #9]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d012      	beq.n	800ba60 <wall_set+0x1fc>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800ba3a:	79b9      	ldrb	r1, [r7, #6]
 800ba3c:	4b18      	ldr	r3, [pc, #96]	; (800baa0 <wall_set+0x23c>)
 800ba3e:	7a1b      	ldrb	r3, [r3, #8]
 800ba40:	461a      	mov	r2, r3
 800ba42:	4b17      	ldr	r3, [pc, #92]	; (800baa0 <wall_set+0x23c>)
 800ba44:	7a5b      	ldrb	r3, [r3, #9]
 800ba46:	3b01      	subs	r3, #1
 800ba48:	f001 0103 	and.w	r1, r1, #3
 800ba4c:	b2c8      	uxtb	r0, r1
 800ba4e:	4917      	ldr	r1, [pc, #92]	; (800baac <wall_set+0x248>)
 800ba50:	0112      	lsls	r2, r2, #4
 800ba52:	441a      	add	r2, r3
 800ba54:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba58:	f360 0301 	bfi	r3, r0, #0, #2
 800ba5c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800ba60:	4b0f      	ldr	r3, [pc, #60]	; (800baa0 <wall_set+0x23c>)
 800ba62:	7a1b      	ldrb	r3, [r3, #8]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d011      	beq.n	800ba8c <wall_set+0x228>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800ba68:	79f9      	ldrb	r1, [r7, #7]
 800ba6a:	4b0d      	ldr	r3, [pc, #52]	; (800baa0 <wall_set+0x23c>)
 800ba6c:	7a1b      	ldrb	r3, [r3, #8]
 800ba6e:	3b01      	subs	r3, #1
 800ba70:	4a0b      	ldr	r2, [pc, #44]	; (800baa0 <wall_set+0x23c>)
 800ba72:	7a52      	ldrb	r2, [r2, #9]
 800ba74:	f001 0103 	and.w	r1, r1, #3
 800ba78:	b2c8      	uxtb	r0, r1
 800ba7a:	490c      	ldr	r1, [pc, #48]	; (800baac <wall_set+0x248>)
 800ba7c:	011b      	lsls	r3, r3, #4
 800ba7e:	441a      	add	r2, r3
 800ba80:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba84:	f360 0383 	bfi	r3, r0, #2, #2
 800ba88:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800ba8c:	bf00      	nop
 800ba8e:	3708      	adds	r7, #8
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bc90      	pop	{r4, r7}
 800ba94:	4770      	bx	lr
 800ba96:	bf00      	nop
 800ba98:	2000055c 	.word	0x2000055c
 800ba9c:	42340000 	.word	0x42340000
 800baa0:	20000000 	.word	0x20000000
 800baa4:	42b40000 	.word	0x42b40000
 800baa8:	42c80000 	.word	0x42c80000
 800baac:	2000099c 	.word	0x2000099c

0800bab0 <init_map>:


void init_map(int x, int y)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b085      	sub	sp, #20
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
//Map0xffx,y0

	int i,j;

	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800baba:	2300      	movs	r3, #0
 800babc:	60fb      	str	r3, [r7, #12]
 800babe:	e013      	b.n	800bae8 <init_map+0x38>
	{
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800bac0:	2300      	movs	r3, #0
 800bac2:	60bb      	str	r3, [r7, #8]
 800bac4:	e00a      	b.n	800badc <init_map+0x2c>
		{
			walk_map[i][j] = 255;	//255
 800bac6:	491f      	ldr	r1, [pc, #124]	; (800bb44 <init_map+0x94>)
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	011a      	lsls	r2, r3, #4
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	4413      	add	r3, r2
 800bad0:	22ff      	movs	r2, #255	; 0xff
 800bad2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	3301      	adds	r3, #1
 800bada:	60bb      	str	r3, [r7, #8]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	2b0f      	cmp	r3, #15
 800bae0:	ddf1      	ble.n	800bac6 <init_map+0x16>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	3301      	adds	r3, #1
 800bae6:	60fb      	str	r3, [r7, #12]
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b0f      	cmp	r3, #15
 800baec:	dde8      	ble.n	800bac0 <init_map+0x10>
		}
	}

	walk_map[x][y] = 0;				//
 800baee:	4915      	ldr	r1, [pc, #84]	; (800bb44 <init_map+0x94>)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	011a      	lsls	r2, r3, #4
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	4413      	add	r3, r2
 800baf8:	2200      	movs	r2, #0
 800bafa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x][y+1] = 0;
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	3301      	adds	r3, #1
 800bb02:	4910      	ldr	r1, [pc, #64]	; (800bb44 <init_map+0x94>)
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	0112      	lsls	r2, r2, #4
 800bb08:	4413      	add	r3, r2
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y] = 0;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	3301      	adds	r3, #1
 800bb14:	490b      	ldr	r1, [pc, #44]	; (800bb44 <init_map+0x94>)
 800bb16:	011a      	lsls	r2, r3, #4
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	4413      	add	r3, r2
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y+1] = 0;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	1c5a      	adds	r2, r3, #1
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	4906      	ldr	r1, [pc, #24]	; (800bb44 <init_map+0x94>)
 800bb2c:	0112      	lsls	r2, r2, #4
 800bb2e:	4413      	add	r3, r2
 800bb30:	2200      	movs	r2, #0
 800bb32:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	//

}
 800bb36:	bf00      	nop
 800bb38:	3714      	adds	r7, #20
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb40:	4770      	bx	lr
 800bb42:	bf00      	nop
 800bb44:	2000056c 	.word	0x2000056c

0800bb48 <make_map>:


void make_map(int x, int y, int mask)	//
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b088      	sub	sp, #32
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	60b9      	str	r1, [r7, #8]
 800bb52:	607a      	str	r2, [r7, #4]
//mask(MASK_SEARCH or MASK_SECOND)
//MapMap
	int i,j;
	_Bool change_flag;			//Map

	init_map(x,y);				//Map
 800bb54:	68b9      	ldr	r1, [r7, #8]
 800bb56:	68f8      	ldr	r0, [r7, #12]
 800bb58:	f7ff ffaa 	bl	800bab0 <init_map>

	do //(6,9)(7,10)7,11
	{
		change_flag = false;				//
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	75fb      	strb	r3, [r7, #23]
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bb60:	2300      	movs	r3, #0
 800bb62:	61fb      	str	r3, [r7, #28]
 800bb64:	e0d8      	b.n	800bd18 <make_map+0x1d0>
		{
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bb66:	2300      	movs	r3, #0
 800bb68:	61bb      	str	r3, [r7, #24]
 800bb6a:	e0ce      	b.n	800bd0a <make_map+0x1c2>
			{
				if(walk_map[i][j] == 255)		//255
 800bb6c:	4970      	ldr	r1, [pc, #448]	; (800bd30 <make_map+0x1e8>)
 800bb6e:	69fb      	ldr	r3, [r7, #28]
 800bb70:	011a      	lsls	r2, r3, #4
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	4413      	add	r3, r2
 800bb76:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb7a:	2bff      	cmp	r3, #255	; 0xff
 800bb7c:	f000 80c1 	beq.w	800bd02 <make_map+0x1ba>
				{
					continue;
				}

				if(j < NUMBER_OF_SQUARES-1)					//
 800bb80:	69bb      	ldr	r3, [r7, #24]
 800bb82:	2b0e      	cmp	r3, #14
 800bb84:	dc2c      	bgt.n	800bbe0 <make_map+0x98>
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800bb86:	496b      	ldr	r1, [pc, #428]	; (800bd34 <make_map+0x1ec>)
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	011a      	lsls	r2, r3, #4
 800bb8c:	69bb      	ldr	r3, [r7, #24]
 800bb8e:	4413      	add	r3, r2
 800bb90:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bb94:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	4013      	ands	r3, r2
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d11d      	bne.n	800bbe0 <make_map+0x98>
					{
						if(walk_map[i][j+1] == 255)			//
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	3301      	adds	r3, #1
 800bba8:	4961      	ldr	r1, [pc, #388]	; (800bd30 <make_map+0x1e8>)
 800bbaa:	69fa      	ldr	r2, [r7, #28]
 800bbac:	0112      	lsls	r2, r2, #4
 800bbae:	4413      	add	r3, r2
 800bbb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbb4:	2bff      	cmp	r3, #255	; 0xff
 800bbb6:	d113      	bne.n	800bbe0 <make_map+0x98>
						{
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800bbb8:	495d      	ldr	r1, [pc, #372]	; (800bd30 <make_map+0x1e8>)
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	011a      	lsls	r2, r3, #4
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bbc6:	69bb      	ldr	r3, [r7, #24]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	3201      	adds	r2, #1
 800bbcc:	b290      	uxth	r0, r2
 800bbce:	4958      	ldr	r1, [pc, #352]	; (800bd30 <make_map+0x1e8>)
 800bbd0:	69fa      	ldr	r2, [r7, #28]
 800bbd2:	0112      	lsls	r2, r2, #4
 800bbd4:	4413      	add	r3, r2
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bbdc:	2301      	movs	r3, #1
 800bbde:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i < NUMBER_OF_SQUARES-1)					//
 800bbe0:	69fb      	ldr	r3, [r7, #28]
 800bbe2:	2b0e      	cmp	r3, #14
 800bbe4:	dc2c      	bgt.n	800bc40 <make_map+0xf8>
				{
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800bbe6:	4953      	ldr	r1, [pc, #332]	; (800bd34 <make_map+0x1ec>)
 800bbe8:	69fb      	ldr	r3, [r7, #28]
 800bbea:	011a      	lsls	r2, r3, #4
 800bbec:	69bb      	ldr	r3, [r7, #24]
 800bbee:	4413      	add	r3, r2
 800bbf0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bbf4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bbf8:	b2db      	uxtb	r3, r3
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	4013      	ands	r3, r2
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d11d      	bne.n	800bc40 <make_map+0xf8>
					{
						if(walk_map[i+1][j] == 255)			//
 800bc04:	69fb      	ldr	r3, [r7, #28]
 800bc06:	3301      	adds	r3, #1
 800bc08:	4949      	ldr	r1, [pc, #292]	; (800bd30 <make_map+0x1e8>)
 800bc0a:	011a      	lsls	r2, r3, #4
 800bc0c:	69bb      	ldr	r3, [r7, #24]
 800bc0e:	4413      	add	r3, r2
 800bc10:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc14:	2bff      	cmp	r3, #255	; 0xff
 800bc16:	d113      	bne.n	800bc40 <make_map+0xf8>
						{
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800bc18:	4945      	ldr	r1, [pc, #276]	; (800bd30 <make_map+0x1e8>)
 800bc1a:	69fb      	ldr	r3, [r7, #28]
 800bc1c:	011a      	lsls	r2, r3, #4
 800bc1e:	69bb      	ldr	r3, [r7, #24]
 800bc20:	4413      	add	r3, r2
 800bc22:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bc26:	69fb      	ldr	r3, [r7, #28]
 800bc28:	3301      	adds	r3, #1
 800bc2a:	3201      	adds	r2, #1
 800bc2c:	b290      	uxth	r0, r2
 800bc2e:	4940      	ldr	r1, [pc, #256]	; (800bd30 <make_map+0x1e8>)
 800bc30:	011a      	lsls	r2, r3, #4
 800bc32:	69bb      	ldr	r3, [r7, #24]
 800bc34:	4413      	add	r3, r2
 800bc36:	4602      	mov	r2, r0
 800bc38:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(j > 0)						//
 800bc40:	69bb      	ldr	r3, [r7, #24]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	dd2c      	ble.n	800bca0 <make_map+0x158>
				{
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800bc46:	493b      	ldr	r1, [pc, #236]	; (800bd34 <make_map+0x1ec>)
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	011a      	lsls	r2, r3, #4
 800bc4c:	69bb      	ldr	r3, [r7, #24]
 800bc4e:	4413      	add	r3, r2
 800bc50:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bc54:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bc58:	b2db      	uxtb	r3, r3
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	4013      	ands	r3, r2
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d11d      	bne.n	800bca0 <make_map+0x158>
					{
						if(walk_map[i][j-1] == 255)			//
 800bc64:	69bb      	ldr	r3, [r7, #24]
 800bc66:	3b01      	subs	r3, #1
 800bc68:	4931      	ldr	r1, [pc, #196]	; (800bd30 <make_map+0x1e8>)
 800bc6a:	69fa      	ldr	r2, [r7, #28]
 800bc6c:	0112      	lsls	r2, r2, #4
 800bc6e:	4413      	add	r3, r2
 800bc70:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc74:	2bff      	cmp	r3, #255	; 0xff
 800bc76:	d113      	bne.n	800bca0 <make_map+0x158>
						{
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800bc78:	492d      	ldr	r1, [pc, #180]	; (800bd30 <make_map+0x1e8>)
 800bc7a:	69fb      	ldr	r3, [r7, #28]
 800bc7c:	011a      	lsls	r2, r3, #4
 800bc7e:	69bb      	ldr	r3, [r7, #24]
 800bc80:	4413      	add	r3, r2
 800bc82:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bc86:	69bb      	ldr	r3, [r7, #24]
 800bc88:	3b01      	subs	r3, #1
 800bc8a:	3201      	adds	r2, #1
 800bc8c:	b290      	uxth	r0, r2
 800bc8e:	4928      	ldr	r1, [pc, #160]	; (800bd30 <make_map+0x1e8>)
 800bc90:	69fa      	ldr	r2, [r7, #28]
 800bc92:	0112      	lsls	r2, r2, #4
 800bc94:	4413      	add	r3, r2
 800bc96:	4602      	mov	r2, r0
 800bc98:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i > 0)						//
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	dd2e      	ble.n	800bd04 <make_map+0x1bc>
				{
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800bca6:	4923      	ldr	r1, [pc, #140]	; (800bd34 <make_map+0x1ec>)
 800bca8:	69fb      	ldr	r3, [r7, #28]
 800bcaa:	011a      	lsls	r2, r3, #4
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	4413      	add	r3, r2
 800bcb0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bcb4:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bcb8:	b2db      	uxtb	r3, r3
 800bcba:	461a      	mov	r2, r3
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4013      	ands	r3, r2
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d11f      	bne.n	800bd04 <make_map+0x1bc>
					{
						if(walk_map[i-1][j] == 255)			//
 800bcc4:	69fb      	ldr	r3, [r7, #28]
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	4919      	ldr	r1, [pc, #100]	; (800bd30 <make_map+0x1e8>)
 800bcca:	011a      	lsls	r2, r3, #4
 800bccc:	69bb      	ldr	r3, [r7, #24]
 800bcce:	4413      	add	r3, r2
 800bcd0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bcd4:	2bff      	cmp	r3, #255	; 0xff
 800bcd6:	d115      	bne.n	800bd04 <make_map+0x1bc>
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800bcd8:	4915      	ldr	r1, [pc, #84]	; (800bd30 <make_map+0x1e8>)
 800bcda:	69fb      	ldr	r3, [r7, #28]
 800bcdc:	011a      	lsls	r2, r3, #4
 800bcde:	69bb      	ldr	r3, [r7, #24]
 800bce0:	4413      	add	r3, r2
 800bce2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bce6:	69fb      	ldr	r3, [r7, #28]
 800bce8:	3b01      	subs	r3, #1
 800bcea:	3201      	adds	r2, #1
 800bcec:	b290      	uxth	r0, r2
 800bcee:	4910      	ldr	r1, [pc, #64]	; (800bd30 <make_map+0x1e8>)
 800bcf0:	011a      	lsls	r2, r3, #4
 800bcf2:	69bb      	ldr	r3, [r7, #24]
 800bcf4:	4413      	add	r3, r2
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	75fb      	strb	r3, [r7, #23]
 800bd00:	e000      	b.n	800bd04 <make_map+0x1bc>
					continue;
 800bd02:	bf00      	nop
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bd04:	69bb      	ldr	r3, [r7, #24]
 800bd06:	3301      	adds	r3, #1
 800bd08:	61bb      	str	r3, [r7, #24]
 800bd0a:	69bb      	ldr	r3, [r7, #24]
 800bd0c:	2b0f      	cmp	r3, #15
 800bd0e:	f77f af2d 	ble.w	800bb6c <make_map+0x24>
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	3301      	adds	r3, #1
 800bd16:	61fb      	str	r3, [r7, #28]
 800bd18:	69fb      	ldr	r3, [r7, #28]
 800bd1a:	2b0f      	cmp	r3, #15
 800bd1c:	f77f af23 	ble.w	800bb66 <make_map+0x1e>

			}

		}

	}while(change_flag == true);	//
 800bd20:	7dfb      	ldrb	r3, [r7, #23]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f47f af1a 	bne.w	800bb5c <make_map+0x14>

}
 800bd28:	bf00      	nop
 800bd2a:	3720      	adds	r7, #32
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}
 800bd30:	2000056c 	.word	0x2000056c
 800bd34:	2000099c 	.word	0x2000099c

0800bd38 <wall_ram_print>:
	flash_store_init();

}
//
//
void wall_ram_print(){
 800bd38:	b5b0      	push	{r4, r5, r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af02      	add	r7, sp, #8

	//
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800bd3e:	230f      	movs	r3, #15
 800bd40:	607b      	str	r3, [r7, #4]
 800bd42:	e040      	b.n	800bdc6 <wall_ram_print+0x8e>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800bd44:	2300      	movs	r3, #0
 800bd46:	603b      	str	r3, [r7, #0]
 800bd48:	e034      	b.n	800bdb4 <wall_ram_print+0x7c>
			//
			//
			//  ...
			//4
		    printf("%d%d%d%d ",Wall[i][j].north, Wall[i][j].east, Wall[i][j].south, Wall[i][j].west);
 800bd4a:	4925      	ldr	r1, [pc, #148]	; (800bde0 <wall_ram_print+0xa8>)
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	011a      	lsls	r2, r3, #4
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	4413      	add	r3, r2
 800bd54:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bd58:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	4618      	mov	r0, r3
 800bd60:	491f      	ldr	r1, [pc, #124]	; (800bde0 <wall_ram_print+0xa8>)
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	011a      	lsls	r2, r3, #4
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4413      	add	r3, r2
 800bd6a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bd6e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	461c      	mov	r4, r3
 800bd76:	491a      	ldr	r1, [pc, #104]	; (800bde0 <wall_ram_print+0xa8>)
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	011a      	lsls	r2, r3, #4
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	4413      	add	r3, r2
 800bd80:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bd84:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	461d      	mov	r5, r3
 800bd8c:	4914      	ldr	r1, [pc, #80]	; (800bde0 <wall_ram_print+0xa8>)
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	011a      	lsls	r2, r3, #4
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	4413      	add	r3, r2
 800bd96:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bd9a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	9300      	str	r3, [sp, #0]
 800bda2:	462b      	mov	r3, r5
 800bda4:	4622      	mov	r2, r4
 800bda6:	4601      	mov	r1, r0
 800bda8:	480e      	ldr	r0, [pc, #56]	; (800bde4 <wall_ram_print+0xac>)
 800bdaa:	f00a f93b 	bl	8016024 <iprintf>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	603b      	str	r3, [r7, #0]
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	2b0f      	cmp	r3, #15
 800bdb8:	ddc7      	ble.n	800bd4a <wall_ram_print+0x12>

		}
		printf("\r\n");
 800bdba:	480b      	ldr	r0, [pc, #44]	; (800bde8 <wall_ram_print+0xb0>)
 800bdbc:	f00a f9a6 	bl	801610c <puts>
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3b01      	subs	r3, #1
 800bdc4:	607b      	str	r3, [r7, #4]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	dabb      	bge.n	800bd44 <wall_ram_print+0xc>
	}

	printf("\r\n");
 800bdcc:	4806      	ldr	r0, [pc, #24]	; (800bde8 <wall_ram_print+0xb0>)
 800bdce:	f00a f99d 	bl	801610c <puts>
	printf("\r\n");
 800bdd2:	4805      	ldr	r0, [pc, #20]	; (800bde8 <wall_ram_print+0xb0>)
 800bdd4:	f00a f99a 	bl	801610c <puts>
}
 800bdd8:	bf00      	nop
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bdb0      	pop	{r4, r5, r7, pc}
 800bde0:	2000099c 	.word	0x2000099c
 800bde4:	0801a40c 	.word	0x0801a40c
 800bde8:	0801a3f8 	.word	0x0801a3f8

0800bdec <flash_copy_to_ram>:
//	}

}

void flash_copy_to_ram()
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b088      	sub	sp, #32
 800bdf0:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800bdf2:	4b3e      	ldr	r3, [pc, #248]	; (800beec <flash_copy_to_ram+0x100>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	61fb      	str	r3, [r7, #28]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	61bb      	str	r3, [r7, #24]
 800bdfc:	e06f      	b.n	800bede <flash_copy_to_ram+0xf2>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800bdfe:	2300      	movs	r3, #0
 800be00:	617b      	str	r3, [r7, #20]
 800be02:	e066      	b.n	800bed2 <flash_copy_to_ram+0xe6>
			{
				uint32_t wall_data[4]={0};
 800be04:	1d3b      	adds	r3, r7, #4
 800be06:	2200      	movs	r2, #0
 800be08:	601a      	str	r2, [r3, #0]
 800be0a:	605a      	str	r2, [r3, #4]
 800be0c:	609a      	str	r2, [r3, #8]
 800be0e:	60da      	str	r2, [r3, #12]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800be10:	1d3b      	adds	r3, r7, #4
 800be12:	4619      	mov	r1, r3
 800be14:	69f8      	ldr	r0, [r7, #28]
 800be16:	f002 ff59 	bl	800eccc <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800be1a:	69fb      	ldr	r3, [r7, #28]
 800be1c:	1d1a      	adds	r2, r3, #4
 800be1e:	1d3b      	adds	r3, r7, #4
 800be20:	3304      	adds	r3, #4
 800be22:	4619      	mov	r1, r3
 800be24:	4610      	mov	r0, r2
 800be26:	f002 ff51 	bl	800eccc <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	f103 0208 	add.w	r2, r3, #8
 800be30:	1d3b      	adds	r3, r7, #4
 800be32:	3308      	adds	r3, #8
 800be34:	4619      	mov	r1, r3
 800be36:	4610      	mov	r0, r2
 800be38:	f002 ff48 	bl	800eccc <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800be3c:	69fb      	ldr	r3, [r7, #28]
 800be3e:	f103 020c 	add.w	r2, r3, #12
 800be42:	1d3b      	adds	r3, r7, #4
 800be44:	330c      	adds	r3, #12
 800be46:	4619      	mov	r1, r3
 800be48:	4610      	mov	r0, r2
 800be4a:	f002 ff3f 	bl	800eccc <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f003 0303 	and.w	r3, r3, #3
 800be54:	b2d8      	uxtb	r0, r3
 800be56:	4926      	ldr	r1, [pc, #152]	; (800bef0 <flash_copy_to_ram+0x104>)
 800be58:	697b      	ldr	r3, [r7, #20]
 800be5a:	011a      	lsls	r2, r3, #4
 800be5c:	69bb      	ldr	r3, [r7, #24]
 800be5e:	441a      	add	r2, r3
 800be60:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be64:	f360 0301 	bfi	r3, r0, #0, #2
 800be68:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = wall_data[1];
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	f003 0303 	and.w	r3, r3, #3
 800be72:	b2d8      	uxtb	r0, r3
 800be74:	491e      	ldr	r1, [pc, #120]	; (800bef0 <flash_copy_to_ram+0x104>)
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	011a      	lsls	r2, r3, #4
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	441a      	add	r2, r3
 800be7e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be82:	f360 0383 	bfi	r3, r0, #2, #2
 800be86:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = wall_data[2];
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f003 0303 	and.w	r3, r3, #3
 800be90:	b2d8      	uxtb	r0, r3
 800be92:	4917      	ldr	r1, [pc, #92]	; (800bef0 <flash_copy_to_ram+0x104>)
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	011a      	lsls	r2, r3, #4
 800be98:	69bb      	ldr	r3, [r7, #24]
 800be9a:	441a      	add	r2, r3
 800be9c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bea0:	f360 1305 	bfi	r3, r0, #4, #2
 800bea4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = wall_data[3];
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	f003 0303 	and.w	r3, r3, #3
 800beae:	b2d8      	uxtb	r0, r3
 800beb0:	490f      	ldr	r1, [pc, #60]	; (800bef0 <flash_copy_to_ram+0x104>)
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	011a      	lsls	r2, r3, #4
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	441a      	add	r2, r3
 800beba:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bebe:	f360 1387 	bfi	r3, r0, #6, #2
 800bec2:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				address += 16;
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	3310      	adds	r3, #16
 800beca:	61fb      	str	r3, [r7, #28]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	3301      	adds	r3, #1
 800bed0:	617b      	str	r3, [r7, #20]
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	2b0f      	cmp	r3, #15
 800bed6:	dd95      	ble.n	800be04 <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800bed8:	69bb      	ldr	r3, [r7, #24]
 800beda:	3301      	adds	r3, #1
 800bedc:	61bb      	str	r3, [r7, #24]
 800bede:	69bb      	ldr	r3, [r7, #24]
 800bee0:	2b0f      	cmp	r3, #15
 800bee2:	dd8c      	ble.n	800bdfe <flash_copy_to_ram+0x12>
			}
	}

}
 800bee4:	bf00      	nop
 800bee6:	3720      	adds	r7, #32
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	0801a684 	.word	0x0801a684
 800bef0:	2000099c 	.word	0x2000099c

0800bef4 <InitExplore>:
#include "Interrupt.h"
#include "Debug.h"

#include <main.h>
void InitExplore()
{
 800bef4:	b590      	push	{r4, r7, lr}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800befa:	2100      	movs	r1, #0
 800befc:	2004      	movs	r0, #4
 800befe:	f003 fedf 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bf02:	2100      	movs	r1, #0
 800bf04:	2005      	movs	r0, #5
 800bf06:	f003 fedb 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	2002      	movs	r0, #2
 800bf0e:	f003 fed7 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bf12:	2100      	movs	r1, #0
 800bf14:	2003      	movs	r0, #3
 800bf16:	f003 fed3 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bf1a:	2100      	movs	r1, #0
 800bf1c:	2001      	movs	r0, #1
 800bf1e:	f003 fecf 	bl	800fcc0 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bf22:	2100      	movs	r1, #0
 800bf24:	2000      	movs	r0, #0
 800bf26:	f003 fecb 	bl	800fcc0 <PIDChangeFlag>


	Load_Gain();
 800bf2a:	f003 fc0d 	bl	800f748 <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800bf2e:	f003 f857 	bl	800efe0 <IMU_init>
 800bf32:	4603      	mov	r3, r0
 800bf34:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800bf36:	79fb      	ldrb	r3, [r7, #7]
 800bf38:	4619      	mov	r1, r3
 800bf3a:	4840      	ldr	r0, [pc, #256]	; (800c03c <InitExplore+0x148>)
 800bf3c:	f00a f872 	bl	8016024 <iprintf>
#if 1 //IMU
	imu_check =IMU_init();
 800bf40:	f003 f84e 	bl	800efe0 <IMU_init>
 800bf44:	4603      	mov	r3, r0
 800bf46:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800bf48:	79fb      	ldrb	r3, [r7, #7]
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	483b      	ldr	r0, [pc, #236]	; (800c03c <InitExplore+0x148>)
 800bf4e:	f00a f869 	bl	8016024 <iprintf>
#endif
	HAL_Delay(100);
 800bf52:	2064      	movs	r0, #100	; 0x64
 800bf54:	f004 f9f8 	bl	8010348 <HAL_Delay>

	ZGyro = ReadIMU(0x37, 0x38);
 800bf58:	2138      	movs	r1, #56	; 0x38
 800bf5a:	2037      	movs	r0, #55	; 0x37
 800bf5c:	f002 ffb2 	bl	800eec4 <ReadIMU>
 800bf60:	eef0 7a40 	vmov.f32	s15, s0
 800bf64:	4b36      	ldr	r3, [pc, #216]	; (800c040 <InitExplore+0x14c>)
 800bf66:	edc3 7a00 	vstr	s15, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800bf6a:	4b35      	ldr	r3, [pc, #212]	; (800c040 <InitExplore+0x14c>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7fc fa22 	bl	80083b8 <__aeabi_f2d>
 800bf74:	4603      	mov	r3, r0
 800bf76:	460c      	mov	r4, r1
 800bf78:	461a      	mov	r2, r3
 800bf7a:	4623      	mov	r3, r4
 800bf7c:	4831      	ldr	r0, [pc, #196]	; (800c044 <InitExplore+0x150>)
 800bf7e:	f00a f851 	bl	8016024 <iprintf>
//	  }

  }
#endif
	//
	Motor_PWM_Start();
 800bf82:	f003 f9c3 	bl	800f30c <Motor_PWM_Start>
	EncoderStart(); //
 800bf86:	f003 f8d7 	bl	800f138 <EncoderStart>
	EmitterON();
 800bf8a:	f003 f8e5 	bl	800f158 <EmitterON>
	ADCStart();
 800bf8e:	f002 fdf5 	bl	800eb7c <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bf92:	f247 512f 	movw	r1, #29999	; 0x752f
 800bf96:	482c      	ldr	r0, [pc, #176]	; (800c048 <InitExplore+0x154>)
 800bf98:	f003 fa50 	bl	800f43c <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800bf9c:	f247 512f 	movw	r1, #29999	; 0x752f
 800bfa0:	482a      	ldr	r0, [pc, #168]	; (800c04c <InitExplore+0x158>)
 800bfa2:	f003 fa4b 	bl	800f43c <InitPulse>
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bfa6:	482a      	ldr	r0, [pc, #168]	; (800c050 <InitExplore+0x15c>)
 800bfa8:	f007 f8b5 	bl	8013116 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800bfac:	4829      	ldr	r0, [pc, #164]	; (800c054 <InitExplore+0x160>)
 800bfae:	f007 f8b2 	bl	8013116 <HAL_TIM_Base_Start_IT>
		printf("%f, %f ang/s, %f rad/s\r\n",ZGyro,ZGyro/16.4f, AngularV);
	}

#endif

	TargetVelocity[BODY] = 0;
 800bfb2:	4b29      	ldr	r3, [pc, #164]	; (800c058 <InitExplore+0x164>)
 800bfb4:	f04f 0200 	mov.w	r2, #0
 800bfb8:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bfba:	4b28      	ldr	r3, [pc, #160]	; (800c05c <InitExplore+0x168>)
 800bfbc:	f04f 0200 	mov.w	r2, #0
 800bfc0:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bfc2:	4b27      	ldr	r3, [pc, #156]	; (800c060 <InitExplore+0x16c>)
 800bfc4:	f04f 0200 	mov.w	r2, #0
 800bfc8:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bfca:	4b26      	ldr	r3, [pc, #152]	; (800c064 <InitExplore+0x170>)
 800bfcc:	f04f 0200 	mov.w	r2, #0
 800bfd0:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bfd2:	4b25      	ldr	r3, [pc, #148]	; (800c068 <InitExplore+0x174>)
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bfd8:	4b23      	ldr	r3, [pc, #140]	; (800c068 <InitExplore+0x174>)
 800bfda:	2200      	movs	r2, #0
 800bfdc:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bfde:	4b22      	ldr	r3, [pc, #136]	; (800c068 <InitExplore+0x174>)
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800bfe4:	f003 f826 	bl	800f034 <IMU_Calib>
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800bfe8:	4b20      	ldr	r3, [pc, #128]	; (800c06c <InitExplore+0x178>)
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	4a20      	ldr	r2, [pc, #128]	; (800c070 <InitExplore+0x17c>)
 800bfee:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800bff0:	4b1e      	ldr	r3, [pc, #120]	; (800c06c <InitExplore+0x178>)
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	4a1e      	ldr	r2, [pc, #120]	; (800c070 <InitExplore+0x17c>)
 800bff6:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bff8:	4b1d      	ldr	r3, [pc, #116]	; (800c070 <InitExplore+0x17c>)
 800bffa:	ed93 7a02 	vldr	s14, [r3, #8]
 800bffe:	4b1c      	ldr	r3, [pc, #112]	; (800c070 <InitExplore+0x17c>)
 800c000:	edd3 7a01 	vldr	s15, [r3, #4]
 800c004:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c008:	4b1a      	ldr	r3, [pc, #104]	; (800c074 <InitExplore+0x180>)
 800c00a:	edc3 7a00 	vstr	s15, [r3]

#endif
	PIDReset(L_VELO_PID);
 800c00e:	2004      	movs	r0, #4
 800c010:	f003 fe6c 	bl	800fcec <PIDReset>
	PIDReset(R_VELO_PID);
 800c014:	2005      	movs	r0, #5
 800c016:	f003 fe69 	bl	800fcec <PIDReset>

	PIDReset(A_VELO_PID);
 800c01a:	2000      	movs	r0, #0
 800c01c:	f003 fe66 	bl	800fcec <PIDReset>
	PIDReset(L_WALL_PID);
 800c020:	2002      	movs	r0, #2
 800c022:	f003 fe63 	bl	800fcec <PIDReset>
	PIDReset(R_WALL_PID);
 800c026:	2003      	movs	r0, #3
 800c028:	f003 fe60 	bl	800fcec <PIDReset>
	PIDReset(D_WALL_PID);
 800c02c:	2001      	movs	r0, #1
 800c02e:	f003 fe5d 	bl	800fcec <PIDReset>

#endif
}
 800c032:	bf00      	nop
 800c034:	370c      	adds	r7, #12
 800c036:	46bd      	mov	sp, r7
 800c038:	bd90      	pop	{r4, r7, pc}
 800c03a:	bf00      	nop
 800c03c:	0801a41c 	.word	0x0801a41c
 800c040:	200002d4 	.word	0x200002d4
 800c044:	0801a438 	.word	0x0801a438
 800c048:	40000424 	.word	0x40000424
 800c04c:	40000824 	.word	0x40000824
 800c050:	20000dec 	.word	0x20000dec
 800c054:	20000ba4 	.word	0x20000ba4
 800c058:	200004ec 	.word	0x200004ec
 800c05c:	200004fc 	.word	0x200004fc
 800c060:	2000022c 	.word	0x2000022c
 800c064:	20000230 	.word	0x20000230
 800c068:	2000051c 	.word	0x2000051c
 800c06c:	2000055c 	.word	0x2000055c
 800c070:	20000778 	.word	0x20000778
 800c074:	20000510 	.word	0x20000510

0800c078 <InitFastest>:

void InitFastest()
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
	Motor_PWM_Start();
 800c07e:	f003 f945 	bl	800f30c <Motor_PWM_Start>
	EncoderStart(); //
 800c082:	f003 f859 	bl	800f138 <EncoderStart>
	EmitterON();
 800c086:	f003 f867 	bl	800f158 <EmitterON>
	ADCStart();
 800c08a:	f002 fd77 	bl	800eb7c <ADCStart>

	uint8_t imu_check;
	imu_check =IMU_init();
 800c08e:	f002 ffa7 	bl	800efe0 <IMU_init>
 800c092:	4603      	mov	r3, r0
 800c094:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800c096:	79fb      	ldrb	r3, [r7, #7]
 800c098:	4619      	mov	r1, r3
 800c09a:	4838      	ldr	r0, [pc, #224]	; (800c17c <InitFastest+0x104>)
 800c09c:	f009 ffc2 	bl	8016024 <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800c0a0:	2100      	movs	r1, #0
 800c0a2:	2004      	movs	r0, #4
 800c0a4:	f003 fe0c 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800c0a8:	2100      	movs	r1, #0
 800c0aa:	2005      	movs	r0, #5
 800c0ac:	f003 fe08 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c0b0:	2100      	movs	r1, #0
 800c0b2:	2002      	movs	r0, #2
 800c0b4:	f003 fe04 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c0b8:	2100      	movs	r1, #0
 800c0ba:	2003      	movs	r0, #3
 800c0bc:	f003 fe00 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c0c0:	2100      	movs	r1, #0
 800c0c2:	2001      	movs	r0, #1
 800c0c4:	f003 fdfc 	bl	800fcc0 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	2000      	movs	r0, #0
 800c0cc:	f003 fdf8 	bl	800fcc0 <PIDChangeFlag>


	Load_Gain();
 800c0d0:	f003 fb3a 	bl	800f748 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800c0d4:	f247 512f 	movw	r1, #29999	; 0x752f
 800c0d8:	4829      	ldr	r0, [pc, #164]	; (800c180 <InitFastest+0x108>)
 800c0da:	f003 f9af 	bl	800f43c <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800c0de:	f247 512f 	movw	r1, #29999	; 0x752f
 800c0e2:	4828      	ldr	r0, [pc, #160]	; (800c184 <InitFastest+0x10c>)
 800c0e4:	f003 f9aa 	bl	800f43c <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800c0e8:	4827      	ldr	r0, [pc, #156]	; (800c188 <InitFastest+0x110>)
 800c0ea:	f007 f814 	bl	8013116 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800c0ee:	4827      	ldr	r0, [pc, #156]	; (800c18c <InitFastest+0x114>)
 800c0f0:	f007 f811 	bl	8013116 <HAL_TIM_Base_Start_IT>


	//
	//

	TargetVelocity[BODY] = 0;
 800c0f4:	4b26      	ldr	r3, [pc, #152]	; (800c190 <InitFastest+0x118>)
 800c0f6:	f04f 0200 	mov.w	r2, #0
 800c0fa:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800c0fc:	4b25      	ldr	r3, [pc, #148]	; (800c194 <InitFastest+0x11c>)
 800c0fe:	f04f 0200 	mov.w	r2, #0
 800c102:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800c104:	4b24      	ldr	r3, [pc, #144]	; (800c198 <InitFastest+0x120>)
 800c106:	f04f 0200 	mov.w	r2, #0
 800c10a:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800c10c:	4b23      	ldr	r3, [pc, #140]	; (800c19c <InitFastest+0x124>)
 800c10e:	f04f 0200 	mov.w	r2, #0
 800c112:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800c114:	4b22      	ldr	r3, [pc, #136]	; (800c1a0 <InitFastest+0x128>)
 800c116:	2200      	movs	r2, #0
 800c118:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800c11a:	4b21      	ldr	r3, [pc, #132]	; (800c1a0 <InitFastest+0x128>)
 800c11c:	2200      	movs	r2, #0
 800c11e:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800c120:	4b1f      	ldr	r3, [pc, #124]	; (800c1a0 <InitFastest+0x128>)
 800c122:	2200      	movs	r2, #0
 800c124:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800c126:	f002 ff85 	bl	800f034 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800c12a:	4b1e      	ldr	r3, [pc, #120]	; (800c1a4 <InitFastest+0x12c>)
 800c12c:	689b      	ldr	r3, [r3, #8]
 800c12e:	4a1e      	ldr	r2, [pc, #120]	; (800c1a8 <InitFastest+0x130>)
 800c130:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800c132:	4b1c      	ldr	r3, [pc, #112]	; (800c1a4 <InitFastest+0x12c>)
 800c134:	685b      	ldr	r3, [r3, #4]
 800c136:	4a1c      	ldr	r2, [pc, #112]	; (800c1a8 <InitFastest+0x130>)
 800c138:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800c13a:	4b1b      	ldr	r3, [pc, #108]	; (800c1a8 <InitFastest+0x130>)
 800c13c:	ed93 7a02 	vldr	s14, [r3, #8]
 800c140:	4b19      	ldr	r3, [pc, #100]	; (800c1a8 <InitFastest+0x130>)
 800c142:	edd3 7a01 	vldr	s15, [r3, #4]
 800c146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c14a:	4b18      	ldr	r3, [pc, #96]	; (800c1ac <InitFastest+0x134>)
 800c14c:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800c150:	2004      	movs	r0, #4
 800c152:	f003 fdcb 	bl	800fcec <PIDReset>
	PIDReset(R_VELO_PID);
 800c156:	2005      	movs	r0, #5
 800c158:	f003 fdc8 	bl	800fcec <PIDReset>
	PIDReset(A_VELO_PID);
 800c15c:	2000      	movs	r0, #0
 800c15e:	f003 fdc5 	bl	800fcec <PIDReset>
	PIDReset(L_WALL_PID);
 800c162:	2002      	movs	r0, #2
 800c164:	f003 fdc2 	bl	800fcec <PIDReset>
	PIDReset(R_WALL_PID);
 800c168:	2003      	movs	r0, #3
 800c16a:	f003 fdbf 	bl	800fcec <PIDReset>
	PIDReset(D_WALL_PID);
 800c16e:	2001      	movs	r0, #1
 800c170:	f003 fdbc 	bl	800fcec <PIDReset>


}
 800c174:	bf00      	nop
 800c176:	3708      	adds	r7, #8
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	0801a41c 	.word	0x0801a41c
 800c180:	40000424 	.word	0x40000424
 800c184:	40000824 	.word	0x40000824
 800c188:	20000dec 	.word	0x20000dec
 800c18c:	20000ba4 	.word	0x20000ba4
 800c190:	200004ec 	.word	0x200004ec
 800c194:	200004fc 	.word	0x200004fc
 800c198:	2000022c 	.word	0x2000022c
 800c19c:	20000230 	.word	0x20000230
 800c1a0:	2000051c 	.word	0x2000051c
 800c1a4:	2000055c 	.word	0x2000055c
 800c1a8:	20000778 	.word	0x20000778
 800c1ac:	20000510 	.word	0x20000510

0800c1b0 <Debug>:
void Debug()
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b082      	sub	sp, #8
 800c1b4:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800c1b6:	f7ff fe9d 	bl	800bef4 <InitExplore>
	InitPosition();
 800c1ba:	f7fc fe1d 	bl	8008df8 <InitPosition>
	wall_init();
 800c1be:	f7ff fabb 	bl	800b738 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c1c2:	4b37      	ldr	r3, [pc, #220]	; (800c2a0 <Debug+0xf0>)
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c1c8:	4b35      	ldr	r3, [pc, #212]	; (800c2a0 <Debug+0xf0>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c1ce:	4b34      	ldr	r3, [pc, #208]	; (800c2a0 <Debug+0xf0>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c1d4:	2101      	movs	r1, #1
 800c1d6:	2004      	movs	r0, #4
 800c1d8:	f003 fd72 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c1dc:	2101      	movs	r1, #1
 800c1de:	2005      	movs	r0, #5
 800c1e0:	f003 fd6e 	bl	800fcc0 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c1e4:	4b2e      	ldr	r3, [pc, #184]	; (800c2a0 <Debug+0xf0>)
 800c1e6:	6899      	ldr	r1, [r3, #8]
 800c1e8:	4b2d      	ldr	r3, [pc, #180]	; (800c2a0 <Debug+0xf0>)
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	4b2c      	ldr	r3, [pc, #176]	; (800c2a0 <Debug+0xf0>)
 800c1ee:	685b      	ldr	r3, [r3, #4]
 800c1f0:	482c      	ldr	r0, [pc, #176]	; (800c2a4 <Debug+0xf4>)
 800c1f2:	f009 ff17 	bl	8016024 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c1f6:	2100      	movs	r1, #0
 800c1f8:	2001      	movs	r0, #1
 800c1fa:	f003 fd61 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c1fe:	2100      	movs	r1, #0
 800c200:	2002      	movs	r0, #2
 800c202:	f003 fd5d 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c206:	2100      	movs	r1, #0
 800c208:	2003      	movs	r0, #3
 800c20a:	f003 fd59 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800c20e:	2101      	movs	r1, #1
 800c210:	2000      	movs	r0, #0
 800c212:	f003 fd55 	bl	800fcc0 <PIDChangeFlag>
	ExploreVelocity=0;
 800c216:	4b24      	ldr	r3, [pc, #144]	; (800c2a8 <Debug+0xf8>)
 800c218:	f04f 0200 	mov.w	r2, #0
 800c21c:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800c21e:	2003      	movs	r0, #3
 800c220:	f002 ffb6 	bl	800f190 <ChangeLED>
	//HAL_Delay(500);

	//IT_mode = WRITINGFREE;
	IT_mode = EXPLORE;
 800c224:	4b21      	ldr	r3, [pc, #132]	; (800c2ac <Debug+0xfc>)
 800c226:	2206      	movs	r2, #6
 800c228:	601a      	str	r2, [r3, #0]
		printf("%f, %f, %f, %f\r\n", Photo[FL], Photo[FR], Photo[FL] - Photo[FR],Photo[FL] + Photo[FR] );
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
 800c22a:	4b1f      	ldr	r3, [pc, #124]	; (800c2a8 <Debug+0xf8>)
 800c22c:	4a20      	ldr	r2, [pc, #128]	; (800c2b0 <Debug+0x100>)
 800c22e:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800c230:	4b20      	ldr	r3, [pc, #128]	; (800c2b4 <Debug+0x104>)
 800c232:	2200      	movs	r2, #0
 800c234:	711a      	strb	r2, [r3, #4]
	Accel(61.75,ExploreVelocity);
 800c236:	4b1c      	ldr	r3, [pc, #112]	; (800c2a8 <Debug+0xf8>)
 800c238:	edd3 7a00 	vldr	s15, [r3]
 800c23c:	eef0 0a67 	vmov.f32	s1, s15
 800c240:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c2b8 <Debug+0x108>
 800c244:	f7fd ff24 	bl	800a090 <Accel>
	for(int i=0; i < 1; i++)
 800c248:	2300      	movs	r3, #0
 800c24a:	607b      	str	r3, [r7, #4]
 800c24c:	e015      	b.n	800c27a <Debug+0xca>
	{
		Pos.Dir = front;
 800c24e:	4b19      	ldr	r3, [pc, #100]	; (800c2b4 <Debug+0x104>)
 800c250:	2200      	movs	r2, #0
 800c252:	711a      	strb	r2, [r3, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800c254:	4b14      	ldr	r3, [pc, #80]	; (800c2a8 <Debug+0xf8>)
 800c256:	edd3 7a00 	vldr	s15, [r3]
 800c25a:	4b18      	ldr	r3, [pc, #96]	; (800c2bc <Debug+0x10c>)
 800c25c:	ed93 7a00 	vldr	s14, [r3]
 800c260:	eeb0 1a47 	vmov.f32	s2, s14
 800c264:	eef0 0a67 	vmov.f32	s1, s15
 800c268:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800c2c0 <Debug+0x110>
 800c26c:	f7fe fb88 	bl	800a980 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800c270:	f7fd fb46 	bl	8009900 <SlalomRight>
	for(int i=0; i < 1; i++)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	3301      	adds	r3, #1
 800c278:	607b      	str	r3, [r7, #4]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	dde6      	ble.n	800c24e <Debug+0x9e>

	}
	Pos.Dir = front;
 800c280:	4b0c      	ldr	r3, [pc, #48]	; (800c2b4 <Debug+0x104>)
 800c282:	2200      	movs	r2, #0
 800c284:	711a      	strb	r2, [r3, #4]
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800c286:	4b0f      	ldr	r3, [pc, #60]	; (800c2c4 <Debug+0x114>)
 800c288:	f04f 0200 	mov.w	r2, #0
 800c28c:	609a      	str	r2, [r3, #8]
	HAL_Delay(1000);
 800c28e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c292:	f004 f859 	bl	8010348 <HAL_Delay>
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800c296:	bf00      	nop
 800c298:	3708      	adds	r7, #8
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	2000051c 	.word	0x2000051c
 800c2a4:	0801a444 	.word	0x0801a444
 800c2a8:	2000076c 	.word	0x2000076c
 800c2ac:	200004e0 	.word	0x200004e0
 800c2b0:	43070000 	.word	0x43070000
 800c2b4:	20000000 	.word	0x20000000
 800c2b8:	42770000 	.word	0x42770000
 800c2bc:	200004f8 	.word	0x200004f8
 800c2c0:	42b40000 	.word	0x42b40000
 800c2c4:	200004ec 	.word	0x200004ec

0800c2c8 <ParameterSetting>:
void ParameterSetting()
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	af00      	add	r7, sp, #0
	Load_Gain();
 800c2cc:	f003 fa3c 	bl	800f748 <Load_Gain>
	Change_Gain();
 800c2d0:	f003 faf6 	bl	800f8c0 <Change_Gain>

}
 800c2d4:	bf00      	nop
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c2dc:	4b18      	ldr	r3, [pc, #96]	; (800c340 <GainTestRWall+0x68>)
 800c2de:	2206      	movs	r2, #6
 800c2e0:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c2e2:	f7ff fe07 	bl	800bef4 <InitExplore>
	InitPosition();
 800c2e6:	f7fc fd87 	bl	8008df8 <InitPosition>
	wall_init();
 800c2ea:	f7ff fa25 	bl	800b738 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c2ee:	4b15      	ldr	r3, [pc, #84]	; (800c344 <GainTestRWall+0x6c>)
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c2f4:	4b13      	ldr	r3, [pc, #76]	; (800c344 <GainTestRWall+0x6c>)
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c2fa:	4b12      	ldr	r3, [pc, #72]	; (800c344 <GainTestRWall+0x6c>)
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c300:	2101      	movs	r1, #1
 800c302:	2004      	movs	r0, #4
 800c304:	f003 fcdc 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c308:	2101      	movs	r1, #1
 800c30a:	2005      	movs	r0, #5
 800c30c:	f003 fcd8 	bl	800fcc0 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c310:	2100      	movs	r1, #0
 800c312:	2001      	movs	r0, #1
 800c314:	f003 fcd4 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c318:	2100      	movs	r1, #0
 800c31a:	2002      	movs	r0, #2
 800c31c:	f003 fcd0 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800c320:	2101      	movs	r1, #1
 800c322:	2003      	movs	r0, #3
 800c324:	f003 fccc 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c328:	4b07      	ldr	r3, [pc, #28]	; (800c348 <GainTestRWall+0x70>)
 800c32a:	f04f 0200 	mov.w	r2, #0
 800c32e:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800c330:	2001      	movs	r0, #1
 800c332:	f002 ff2d 	bl	800f190 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c336:	4b05      	ldr	r3, [pc, #20]	; (800c34c <GainTestRWall+0x74>)
 800c338:	f04f 0200 	mov.w	r2, #0
 800c33c:	609a      	str	r2, [r3, #8]
 800c33e:	e7fa      	b.n	800c336 <GainTestRWall+0x5e>
 800c340:	200004e0 	.word	0x200004e0
 800c344:	2000051c 	.word	0x2000051c
 800c348:	2000076c 	.word	0x2000076c
 800c34c:	200004ec 	.word	0x200004ec

0800c350 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800c350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c354:	b086      	sub	sp, #24
 800c356:	af06      	add	r7, sp, #24
	IT_mode = EXPLORE;
 800c358:	4b2c      	ldr	r3, [pc, #176]	; (800c40c <GainTestDWall+0xbc>)
 800c35a:	2206      	movs	r2, #6
 800c35c:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c35e:	f7ff fdc9 	bl	800bef4 <InitExplore>
	InitPosition();
 800c362:	f7fc fd49 	bl	8008df8 <InitPosition>
	wall_init();
 800c366:	f7ff f9e7 	bl	800b738 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c36a:	4b29      	ldr	r3, [pc, #164]	; (800c410 <GainTestDWall+0xc0>)
 800c36c:	2200      	movs	r2, #0
 800c36e:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c370:	4b27      	ldr	r3, [pc, #156]	; (800c410 <GainTestDWall+0xc0>)
 800c372:	2200      	movs	r2, #0
 800c374:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c376:	4b26      	ldr	r3, [pc, #152]	; (800c410 <GainTestDWall+0xc0>)
 800c378:	2200      	movs	r2, #0
 800c37a:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c37c:	2101      	movs	r1, #1
 800c37e:	2004      	movs	r0, #4
 800c380:	f003 fc9e 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c384:	2101      	movs	r1, #1
 800c386:	2005      	movs	r0, #5
 800c388:	f003 fc9a 	bl	800fcc0 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800c38c:	2101      	movs	r1, #1
 800c38e:	2001      	movs	r0, #1
 800c390:	f003 fc96 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c394:	2100      	movs	r1, #0
 800c396:	2002      	movs	r0, #2
 800c398:	f003 fc92 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c39c:	2100      	movs	r1, #0
 800c39e:	2003      	movs	r0, #3
 800c3a0:	f003 fc8e 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c3a4:	4b1b      	ldr	r3, [pc, #108]	; (800c414 <GainTestDWall+0xc4>)
 800c3a6:	f04f 0200 	mov.w	r2, #0
 800c3aa:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800c3ac:	2002      	movs	r0, #2
 800c3ae:	f002 feef 	bl	800f190 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c3b2:	4b19      	ldr	r3, [pc, #100]	; (800c418 <GainTestDWall+0xc8>)
 800c3b4:	f04f 0200 	mov.w	r2, #0
 800c3b8:	609a      	str	r2, [r3, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800c3ba:	4b18      	ldr	r3, [pc, #96]	; (800c41c <GainTestDWall+0xcc>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7fb fffa 	bl	80083b8 <__aeabi_f2d>
 800c3c4:	4682      	mov	sl, r0
 800c3c6:	468b      	mov	fp, r1
 800c3c8:	4b14      	ldr	r3, [pc, #80]	; (800c41c <GainTestDWall+0xcc>)
 800c3ca:	68db      	ldr	r3, [r3, #12]
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f7fb fff3 	bl	80083b8 <__aeabi_f2d>
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	460d      	mov	r5, r1
 800c3d6:	4b11      	ldr	r3, [pc, #68]	; (800c41c <GainTestDWall+0xcc>)
 800c3d8:	689b      	ldr	r3, [r3, #8]
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fb ffec 	bl	80083b8 <__aeabi_f2d>
 800c3e0:	4680      	mov	r8, r0
 800c3e2:	4689      	mov	r9, r1
 800c3e4:	4b0d      	ldr	r3, [pc, #52]	; (800c41c <GainTestDWall+0xcc>)
 800c3e6:	685b      	ldr	r3, [r3, #4]
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f7fb ffe5 	bl	80083b8 <__aeabi_f2d>
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3f6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c3fa:	e9cd 4500 	strd	r4, r5, [sp]
 800c3fe:	4652      	mov	r2, sl
 800c400:	465b      	mov	r3, fp
 800c402:	4807      	ldr	r0, [pc, #28]	; (800c420 <GainTestDWall+0xd0>)
 800c404:	f009 fe0e 	bl	8016024 <iprintf>
		TargetVelocity[BODY] = 0;
 800c408:	e7d3      	b.n	800c3b2 <GainTestDWall+0x62>
 800c40a:	bf00      	nop
 800c40c:	200004e0 	.word	0x200004e0
 800c410:	2000051c 	.word	0x2000051c
 800c414:	2000076c 	.word	0x2000076c
 800c418:	200004ec 	.word	0x200004ec
 800c41c:	2000055c 	.word	0x2000055c
 800c420:	0801a478 	.word	0x0801a478

0800c424 <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c428:	4b1a      	ldr	r3, [pc, #104]	; (800c494 <GainTestAVelo+0x70>)
 800c42a:	2206      	movs	r2, #6
 800c42c:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c42e:	f7ff fd61 	bl	800bef4 <InitExplore>
	InitPosition();
 800c432:	f7fc fce1 	bl	8008df8 <InitPosition>
	wall_init();
 800c436:	f7ff f97f 	bl	800b738 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c43a:	4b17      	ldr	r3, [pc, #92]	; (800c498 <GainTestAVelo+0x74>)
 800c43c:	2200      	movs	r2, #0
 800c43e:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c440:	4b15      	ldr	r3, [pc, #84]	; (800c498 <GainTestAVelo+0x74>)
 800c442:	2200      	movs	r2, #0
 800c444:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c446:	4b14      	ldr	r3, [pc, #80]	; (800c498 <GainTestAVelo+0x74>)
 800c448:	2200      	movs	r2, #0
 800c44a:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c44c:	2101      	movs	r1, #1
 800c44e:	2004      	movs	r0, #4
 800c450:	f003 fc36 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c454:	2101      	movs	r1, #1
 800c456:	2005      	movs	r0, #5
 800c458:	f003 fc32 	bl	800fcc0 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800c45c:	2101      	movs	r1, #1
 800c45e:	2000      	movs	r0, #0
 800c460:	f003 fc2e 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c464:	2100      	movs	r1, #0
 800c466:	2001      	movs	r0, #1
 800c468:	f003 fc2a 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c46c:	2100      	movs	r1, #0
 800c46e:	2002      	movs	r0, #2
 800c470:	f003 fc26 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c474:	2100      	movs	r1, #0
 800c476:	2003      	movs	r0, #3
 800c478:	f003 fc22 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c47c:	4b07      	ldr	r3, [pc, #28]	; (800c49c <GainTestAVelo+0x78>)
 800c47e:	f04f 0200 	mov.w	r2, #0
 800c482:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800c484:	2005      	movs	r0, #5
 800c486:	f002 fe83 	bl	800f190 <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c48a:	4b05      	ldr	r3, [pc, #20]	; (800c4a0 <GainTestAVelo+0x7c>)
 800c48c:	f04f 0200 	mov.w	r2, #0
 800c490:	609a      	str	r2, [r3, #8]
 800c492:	e7fa      	b.n	800c48a <GainTestAVelo+0x66>
 800c494:	200004e0 	.word	0x200004e0
 800c498:	2000051c 	.word	0x2000051c
 800c49c:	2000076c 	.word	0x2000076c
 800c4a0:	200004ec 	.word	0x200004ec

0800c4a4 <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800c4a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c4a8:	b08a      	sub	sp, #40	; 0x28
 800c4aa:	af08      	add	r7, sp, #32
	IT_mode = WRITINGFREE;
 800c4ac:	4b3c      	ldr	r3, [pc, #240]	; (800c5a0 <WritingFree+0xfc>)
 800c4ae:	2207      	movs	r2, #7
 800c4b0:	601a      	str	r2, [r3, #0]

	InitExplore();
 800c4b2:	f7ff fd1f 	bl	800bef4 <InitExplore>

	printf("3\r\n");
 800c4b6:	483b      	ldr	r0, [pc, #236]	; (800c5a4 <WritingFree+0x100>)
 800c4b8:	f009 fe28 	bl	801610c <puts>

	InitPosition();
 800c4bc:	f7fc fc9c 	bl	8008df8 <InitPosition>

	wall_init();
 800c4c0:	f7ff f93a 	bl	800b738 <wall_init>
	printf("4\r\n");
 800c4c4:	4838      	ldr	r0, [pc, #224]	; (800c5a8 <WritingFree+0x104>)
 800c4c6:	f009 fe21 	bl	801610c <puts>

	TotalPulse[RIGHT] = 0;
 800c4ca:	4b38      	ldr	r3, [pc, #224]	; (800c5ac <WritingFree+0x108>)
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c4d0:	4b36      	ldr	r3, [pc, #216]	; (800c5ac <WritingFree+0x108>)
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c4d6:	4b35      	ldr	r3, [pc, #212]	; (800c5ac <WritingFree+0x108>)
 800c4d8:	2200      	movs	r2, #0
 800c4da:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c4dc:	2101      	movs	r1, #1
 800c4de:	2004      	movs	r0, #4
 800c4e0:	f003 fbee 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c4e4:	2101      	movs	r1, #1
 800c4e6:	2005      	movs	r0, #5
 800c4e8:	f003 fbea 	bl	800fcc0 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c4ec:	2100      	movs	r1, #0
 800c4ee:	2001      	movs	r0, #1
 800c4f0:	f003 fbe6 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c4f4:	2100      	movs	r1, #0
 800c4f6:	2002      	movs	r0, #2
 800c4f8:	f003 fbe2 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c4fc:	2100      	movs	r1, #0
 800c4fe:	2003      	movs	r0, #3
 800c500:	f003 fbde 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c504:	4b2a      	ldr	r3, [pc, #168]	; (800c5b0 <WritingFree+0x10c>)
 800c506:	f04f 0200 	mov.w	r2, #0
 800c50a:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800c50c:	2007      	movs	r0, #7
 800c50e:	f002 fe3f 	bl	800f190 <ChangeLED>
#else
	while(1)
	{
//		ExploreVelocity=300;
//		GoStraight(9000, ExploreVelocity, 0);
		TargetVelocity[BODY] = 0;
 800c512:	4b28      	ldr	r3, [pc, #160]	; (800c5b4 <WritingFree+0x110>)
 800c514:	f04f 0200 	mov.w	r2, #0
 800c518:	609a      	str	r2, [r3, #8]


		printf("%f, %f, %f, %f, %f\r\n",ZGyro, Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800c51a:	4b27      	ldr	r3, [pc, #156]	; (800c5b8 <WritingFree+0x114>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4618      	mov	r0, r3
 800c520:	f7fb ff4a 	bl	80083b8 <__aeabi_f2d>
 800c524:	e9c7 0100 	strd	r0, r1, [r7]
 800c528:	4b24      	ldr	r3, [pc, #144]	; (800c5bc <WritingFree+0x118>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4618      	mov	r0, r3
 800c52e:	f7fb ff43 	bl	80083b8 <__aeabi_f2d>
 800c532:	4604      	mov	r4, r0
 800c534:	460d      	mov	r5, r1
 800c536:	4b21      	ldr	r3, [pc, #132]	; (800c5bc <WritingFree+0x118>)
 800c538:	68db      	ldr	r3, [r3, #12]
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7fb ff3c 	bl	80083b8 <__aeabi_f2d>
 800c540:	4680      	mov	r8, r0
 800c542:	4689      	mov	r9, r1
 800c544:	4b1d      	ldr	r3, [pc, #116]	; (800c5bc <WritingFree+0x118>)
 800c546:	ed93 7a00 	vldr	s14, [r3]
 800c54a:	4b1c      	ldr	r3, [pc, #112]	; (800c5bc <WritingFree+0x118>)
 800c54c:	edd3 7a03 	vldr	s15, [r3, #12]
 800c550:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c554:	ee17 0a90 	vmov	r0, s15
 800c558:	f7fb ff2e 	bl	80083b8 <__aeabi_f2d>
 800c55c:	4682      	mov	sl, r0
 800c55e:	468b      	mov	fp, r1
 800c560:	4b16      	ldr	r3, [pc, #88]	; (800c5bc <WritingFree+0x118>)
 800c562:	ed93 7a00 	vldr	s14, [r3]
 800c566:	4b15      	ldr	r3, [pc, #84]	; (800c5bc <WritingFree+0x118>)
 800c568:	edd3 7a03 	vldr	s15, [r3, #12]
 800c56c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c570:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c574:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c578:	ee16 0a90 	vmov	r0, s13
 800c57c:	f7fb ff1c 	bl	80083b8 <__aeabi_f2d>
 800c580:	4602      	mov	r2, r0
 800c582:	460b      	mov	r3, r1
 800c584:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c588:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800c58c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c590:	e9cd 4500 	strd	r4, r5, [sp]
 800c594:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c598:	4809      	ldr	r0, [pc, #36]	; (800c5c0 <WritingFree+0x11c>)
 800c59a:	f009 fd43 	bl	8016024 <iprintf>
		TargetVelocity[BODY] = 0;
 800c59e:	e7b8      	b.n	800c512 <WritingFree+0x6e>
 800c5a0:	200004e0 	.word	0x200004e0
 800c5a4:	0801a4a8 	.word	0x0801a4a8
 800c5a8:	0801a4ac 	.word	0x0801a4ac
 800c5ac:	2000051c 	.word	0x2000051c
 800c5b0:	2000076c 	.word	0x2000076c
 800c5b4:	200004ec 	.word	0x200004ec
 800c5b8:	200002d4 	.word	0x200002d4
 800c5bc:	2000055c 	.word	0x2000055c
 800c5c0:	0801a4b0 	.word	0x0801a4b0

0800c5c4 <FastestRun>:
	}
	//
}

void FastestRun()
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af02      	add	r7, sp, #8
	IT_mode = EXPLORE;
 800c5ca:	4b76      	ldr	r3, [pc, #472]	; (800c7a4 <FastestRun+0x1e0>)
 800c5cc:	2206      	movs	r2, #6
 800c5ce:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//
	HAL_Delay(100);
 800c5d0:	2064      	movs	r0, #100	; 0x64
 800c5d2:	f003 feb9 	bl	8010348 <HAL_Delay>
	int8_t mode=1;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	71bb      	strb	r3, [r7, #6]
	  ModeSelect( 1, 2, &mode);
 800c5da:	1dbb      	adds	r3, r7, #6
 800c5dc:	461a      	mov	r2, r3
 800c5de:	2102      	movs	r1, #2
 800c5e0:	2001      	movs	r0, #1
 800c5e2:	f003 fd87 	bl	80100f4 <ModeSelect>
	  Signal( mode );
 800c5e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f003 fd0a 	bl	8010004 <Signal>

		HAL_Delay(100);
 800c5f0:	2064      	movs	r0, #100	; 0x64
 800c5f2:	f003 fea9 	bl	8010348 <HAL_Delay>
		  int8_t mode2=1;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	717b      	strb	r3, [r7, #5]
		  ModeSelect( 1, 4, &mode2);
 800c5fa:	1d7b      	adds	r3, r7, #5
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	2104      	movs	r1, #4
 800c600:	2001      	movs	r0, #1
 800c602:	f003 fd77 	bl	80100f4 <ModeSelect>
		  Signal( mode2 );
 800c606:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c60a:	4618      	mov	r0, r3
 800c60c:	f003 fcfa 	bl	8010004 <Signal>

		  PhotoSwitch();
 800c610:	f003 fd4e 	bl	80100b0 <PhotoSwitch>
	InitFastest();
 800c614:	f7ff fd30 	bl	800c078 <InitFastest>
	InitPosition();
 800c618:	f7fc fbee 	bl	8008df8 <InitPosition>


	wall_init();
 800c61c:	f7ff f88c 	bl	800b738 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c620:	4b61      	ldr	r3, [pc, #388]	; (800c7a8 <FastestRun+0x1e4>)
 800c622:	2200      	movs	r2, #0
 800c624:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c626:	4b60      	ldr	r3, [pc, #384]	; (800c7a8 <FastestRun+0x1e4>)
 800c628:	2200      	movs	r2, #0
 800c62a:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c62c:	4b5e      	ldr	r3, [pc, #376]	; (800c7a8 <FastestRun+0x1e4>)
 800c62e:	2200      	movs	r2, #0
 800c630:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c632:	2101      	movs	r1, #1
 800c634:	2004      	movs	r0, #4
 800c636:	f003 fb43 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c63a:	2101      	movs	r1, #1
 800c63c:	2005      	movs	r0, #5
 800c63e:	f003 fb3f 	bl	800fcc0 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c642:	4b59      	ldr	r3, [pc, #356]	; (800c7a8 <FastestRun+0x1e4>)
 800c644:	6899      	ldr	r1, [r3, #8]
 800c646:	4b58      	ldr	r3, [pc, #352]	; (800c7a8 <FastestRun+0x1e4>)
 800c648:	681a      	ldr	r2, [r3, #0]
 800c64a:	4b57      	ldr	r3, [pc, #348]	; (800c7a8 <FastestRun+0x1e4>)
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	4857      	ldr	r0, [pc, #348]	; (800c7ac <FastestRun+0x1e8>)
 800c650:	f009 fce8 	bl	8016024 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c654:	2100      	movs	r1, #0
 800c656:	2001      	movs	r0, #1
 800c658:	f003 fb32 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c65c:	2100      	movs	r1, #0
 800c65e:	2002      	movs	r0, #2
 800c660:	f003 fb2e 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c664:	2100      	movs	r1, #0
 800c666:	2003      	movs	r0, #3
 800c668:	f003 fb2a 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode;
	if(mode == 1)
 800c66c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c670:	2b01      	cmp	r3, #1
 800c672:	d105      	bne.n	800c680 <FastestRun+0xbc>
	{
		ExploreVelocity = 400;
 800c674:	4b4e      	ldr	r3, [pc, #312]	; (800c7b0 <FastestRun+0x1ec>)
 800c676:	4a4f      	ldr	r2, [pc, #316]	; (800c7b4 <FastestRun+0x1f0>)
 800c678:	601a      	str	r2, [r3, #0]
		turn_mode = 'T';
 800c67a:	2354      	movs	r3, #84	; 0x54
 800c67c:	71fb      	strb	r3, [r7, #7]
 800c67e:	e005      	b.n	800c68c <FastestRun+0xc8>
	}
	else if(mode == 2)
 800c680:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c684:	2b02      	cmp	r3, #2
 800c686:	d101      	bne.n	800c68c <FastestRun+0xc8>
	{
		turn_mode = 'S';
 800c688:	2353      	movs	r3, #83	; 0x53
 800c68a:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c68c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c690:	3b01      	subs	r3, #1
 800c692:	2b03      	cmp	r3, #3
 800c694:	d864      	bhi.n	800c760 <FastestRun+0x19c>
 800c696:	a201      	add	r2, pc, #4	; (adr r2, 800c69c <FastestRun+0xd8>)
 800c698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69c:	0800c6ad 	.word	0x0800c6ad
 800c6a0:	0800c6d9 	.word	0x0800c6d9
 800c6a4:	0800c705 	.word	0x0800c705
 800c6a8:	0800c733 	.word	0x0800c733
	{
	case 1:
		ExploreVelocity=90;
 800c6ac:	4b40      	ldr	r3, [pc, #256]	; (800c7b0 <FastestRun+0x1ec>)
 800c6ae:	4a42      	ldr	r2, [pc, #264]	; (800c7b8 <FastestRun+0x1f4>)
 800c6b0:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800c6b2:	4b42      	ldr	r3, [pc, #264]	; (800c7bc <FastestRun+0x1f8>)
 800c6b4:	4a42      	ldr	r2, [pc, #264]	; (800c7c0 <FastestRun+0x1fc>)
 800c6b6:	601a      	str	r2, [r3, #0]
		Sla.Fol = 13;
 800c6b8:	4b40      	ldr	r3, [pc, #256]	; (800c7bc <FastestRun+0x1f8>)
 800c6ba:	4a42      	ldr	r2, [pc, #264]	; (800c7c4 <FastestRun+0x200>)
 800c6bc:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c6be:	4b3f      	ldr	r3, [pc, #252]	; (800c7bc <FastestRun+0x1f8>)
 800c6c0:	4a41      	ldr	r2, [pc, #260]	; (800c7c8 <FastestRun+0x204>)
 800c6c2:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c6c4:	4b3d      	ldr	r3, [pc, #244]	; (800c7bc <FastestRun+0x1f8>)
 800c6c6:	4a41      	ldr	r2, [pc, #260]	; (800c7cc <FastestRun+0x208>)
 800c6c8:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c6ca:	4b3c      	ldr	r3, [pc, #240]	; (800c7bc <FastestRun+0x1f8>)
 800c6cc:	4a40      	ldr	r2, [pc, #256]	; (800c7d0 <FastestRun+0x20c>)
 800c6ce:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c6d0:	4b3a      	ldr	r3, [pc, #232]	; (800c7bc <FastestRun+0x1f8>)
 800c6d2:	4a39      	ldr	r2, [pc, #228]	; (800c7b8 <FastestRun+0x1f4>)
 800c6d4:	619a      	str	r2, [r3, #24]
		break;
 800c6d6:	e043      	b.n	800c760 <FastestRun+0x19c>
	case 2:
		//
		ExploreVelocity=135;
 800c6d8:	4b35      	ldr	r3, [pc, #212]	; (800c7b0 <FastestRun+0x1ec>)
 800c6da:	4a3e      	ldr	r2, [pc, #248]	; (800c7d4 <FastestRun+0x210>)
 800c6dc:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800c6de:	4b37      	ldr	r3, [pc, #220]	; (800c7bc <FastestRun+0x1f8>)
 800c6e0:	4a3d      	ldr	r2, [pc, #244]	; (800c7d8 <FastestRun+0x214>)
 800c6e2:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c6e4:	4b35      	ldr	r3, [pc, #212]	; (800c7bc <FastestRun+0x1f8>)
 800c6e6:	4a3c      	ldr	r2, [pc, #240]	; (800c7d8 <FastestRun+0x214>)
 800c6e8:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800c6ea:	4b34      	ldr	r3, [pc, #208]	; (800c7bc <FastestRun+0x1f8>)
 800c6ec:	4a3b      	ldr	r2, [pc, #236]	; (800c7dc <FastestRun+0x218>)
 800c6ee:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c6f0:	4b32      	ldr	r3, [pc, #200]	; (800c7bc <FastestRun+0x1f8>)
 800c6f2:	4a36      	ldr	r2, [pc, #216]	; (800c7cc <FastestRun+0x208>)
 800c6f4:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c6f6:	4b31      	ldr	r3, [pc, #196]	; (800c7bc <FastestRun+0x1f8>)
 800c6f8:	4a35      	ldr	r2, [pc, #212]	; (800c7d0 <FastestRun+0x20c>)
 800c6fa:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c6fc:	4b2f      	ldr	r3, [pc, #188]	; (800c7bc <FastestRun+0x1f8>)
 800c6fe:	4a2e      	ldr	r2, [pc, #184]	; (800c7b8 <FastestRun+0x1f4>)
 800c700:	619a      	str	r2, [r3, #24]
		break;
 800c702:	e02d      	b.n	800c760 <FastestRun+0x19c>
//		Sla.Fol = 10;
//		Sla.Alpha = 0.04478;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		ExploreVelocity=180;
 800c704:	4b2a      	ldr	r3, [pc, #168]	; (800c7b0 <FastestRun+0x1ec>)
 800c706:	4a36      	ldr	r2, [pc, #216]	; (800c7e0 <FastestRun+0x21c>)
 800c708:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c70a:	4b2c      	ldr	r3, [pc, #176]	; (800c7bc <FastestRun+0x1f8>)
 800c70c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c710:	601a      	str	r2, [r3, #0]
		Sla.Fol = 3.5;
 800c712:	4b2a      	ldr	r3, [pc, #168]	; (800c7bc <FastestRun+0x1f8>)
 800c714:	4a33      	ldr	r2, [pc, #204]	; (800c7e4 <FastestRun+0x220>)
 800c716:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04;
 800c718:	4b28      	ldr	r3, [pc, #160]	; (800c7bc <FastestRun+0x1f8>)
 800c71a:	4a33      	ldr	r2, [pc, #204]	; (800c7e8 <FastestRun+0x224>)
 800c71c:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c71e:	4b27      	ldr	r3, [pc, #156]	; (800c7bc <FastestRun+0x1f8>)
 800c720:	4a2a      	ldr	r2, [pc, #168]	; (800c7cc <FastestRun+0x208>)
 800c722:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c724:	4b25      	ldr	r3, [pc, #148]	; (800c7bc <FastestRun+0x1f8>)
 800c726:	4a2a      	ldr	r2, [pc, #168]	; (800c7d0 <FastestRun+0x20c>)
 800c728:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c72a:	4b24      	ldr	r3, [pc, #144]	; (800c7bc <FastestRun+0x1f8>)
 800c72c:	4a22      	ldr	r2, [pc, #136]	; (800c7b8 <FastestRun+0x1f4>)
 800c72e:	619a      	str	r2, [r3, #24]
		break;
 800c730:	e016      	b.n	800c760 <FastestRun+0x19c>
	case 4:
		ExploreVelocity=300;
 800c732:	4b1f      	ldr	r3, [pc, #124]	; (800c7b0 <FastestRun+0x1ec>)
 800c734:	4a2d      	ldr	r2, [pc, #180]	; (800c7ec <FastestRun+0x228>)
 800c736:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c738:	4b20      	ldr	r3, [pc, #128]	; (800c7bc <FastestRun+0x1f8>)
 800c73a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c73e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 19;
 800c740:	4b1e      	ldr	r3, [pc, #120]	; (800c7bc <FastestRun+0x1f8>)
 800c742:	4a2b      	ldr	r2, [pc, #172]	; (800c7f0 <FastestRun+0x22c>)
 800c744:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.13;
 800c746:	4b1d      	ldr	r3, [pc, #116]	; (800c7bc <FastestRun+0x1f8>)
 800c748:	4a2a      	ldr	r2, [pc, #168]	; (800c7f4 <FastestRun+0x230>)
 800c74a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c74c:	4b1b      	ldr	r3, [pc, #108]	; (800c7bc <FastestRun+0x1f8>)
 800c74e:	4a1f      	ldr	r2, [pc, #124]	; (800c7cc <FastestRun+0x208>)
 800c750:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c752:	4b1a      	ldr	r3, [pc, #104]	; (800c7bc <FastestRun+0x1f8>)
 800c754:	4a1e      	ldr	r2, [pc, #120]	; (800c7d0 <FastestRun+0x20c>)
 800c756:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c758:	4b18      	ldr	r3, [pc, #96]	; (800c7bc <FastestRun+0x1f8>)
 800c75a:	4a17      	ldr	r2, [pc, #92]	; (800c7b8 <FastestRun+0x1f4>)
 800c75c:	619a      	str	r2, [r3, #24]
		break;
 800c75e:	bf00      	nop

	}

	ChangeLED(4);
 800c760:	2004      	movs	r0, #4
 800c762:	f002 fd15 	bl	800f190 <ChangeLED>


	//flash
	flash_copy_to_ram();
 800c766:	f7ff fb41 	bl	800bdec <flash_copy_to_ram>
	printf("\r\n");
 800c76a:	4823      	ldr	r0, [pc, #140]	; (800c7f8 <FastestRun+0x234>)
 800c76c:	f009 fcce 	bl	801610c <puts>
	//()

	//
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode);
 800c770:	79fb      	ldrb	r3, [r7, #7]
 800c772:	9300      	str	r3, [sp, #0]
 800c774:	2304      	movs	r3, #4
 800c776:	2206      	movs	r2, #6
 800c778:	2103      	movs	r1, #3
 800c77a:	2005      	movs	r0, #5
 800c77c:	f000 fef4 	bl	800d568 <fast_run>

	//
	Decel(45,0);
 800c780:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800c7fc <FastestRun+0x238>
 800c784:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800c800 <FastestRun+0x23c>
 800c788:	f7fd fd8a 	bl	800a2a0 <Decel>
	//
	Signal(7);
 800c78c:	2007      	movs	r0, #7
 800c78e:	f003 fc39 	bl	8010004 <Signal>

	while(1)
	{
		HAL_Delay(10*1000);
 800c792:	f242 7010 	movw	r0, #10000	; 0x2710
 800c796:	f003 fdd7 	bl	8010348 <HAL_Delay>
		printf("\r\n");
 800c79a:	481a      	ldr	r0, [pc, #104]	; (800c804 <FastestRun+0x240>)
 800c79c:	f009 fcb6 	bl	801610c <puts>
		HAL_Delay(10*1000);
 800c7a0:	e7f7      	b.n	800c792 <FastestRun+0x1ce>
 800c7a2:	bf00      	nop
 800c7a4:	200004e0 	.word	0x200004e0
 800c7a8:	2000051c 	.word	0x2000051c
 800c7ac:	0801a444 	.word	0x0801a444
 800c7b0:	2000076c 	.word	0x2000076c
 800c7b4:	43c80000 	.word	0x43c80000
 800c7b8:	42b40000 	.word	0x42b40000
 800c7bc:	20000534 	.word	0x20000534
 800c7c0:	41100000 	.word	0x41100000
 800c7c4:	41500000 	.word	0x41500000
 800c7c8:	3c656042 	.word	0x3c656042
 800c7cc:	41f00000 	.word	0x41f00000
 800c7d0:	42700000 	.word	0x42700000
 800c7d4:	43070000 	.word	0x43070000
 800c7d8:	40a00000 	.word	0x40a00000
 800c7dc:	3cdfa440 	.word	0x3cdfa440
 800c7e0:	43340000 	.word	0x43340000
 800c7e4:	40600000 	.word	0x40600000
 800c7e8:	3d23d70a 	.word	0x3d23d70a
 800c7ec:	43960000 	.word	0x43960000
 800c7f0:	41980000 	.word	0x41980000
 800c7f4:	3e051eb8 	.word	0x3e051eb8
 800c7f8:	0801a4c8 	.word	0x0801a4c8
 800c7fc:	00000000 	.word	0x00000000
 800c800:	42340000 	.word	0x42340000
 800c804:	0801a4d0 	.word	0x0801a4d0

0800c808 <Explore>:
	}
}
void Explore()
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c80e:	4b90      	ldr	r3, [pc, #576]	; (800ca50 <Explore+0x248>)
 800c810:	2206      	movs	r2, #6
 800c812:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800c814:	2064      	movs	r0, #100	; 0x64
 800c816:	f003 fd97 	bl	8010348 <HAL_Delay>
	int8_t mode=1;
 800c81a:	2301      	movs	r3, #1
 800c81c:	71bb      	strb	r3, [r7, #6]
	ModeSelect( 1, 2, &mode);
 800c81e:	1dbb      	adds	r3, r7, #6
 800c820:	461a      	mov	r2, r3
 800c822:	2102      	movs	r1, #2
 800c824:	2001      	movs	r0, #1
 800c826:	f003 fc65 	bl	80100f4 <ModeSelect>
	Signal( mode );
 800c82a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c82e:	4618      	mov	r0, r3
 800c830:	f003 fbe8 	bl	8010004 <Signal>
	HAL_Delay(100);
 800c834:	2064      	movs	r0, #100	; 0x64
 800c836:	f003 fd87 	bl	8010348 <HAL_Delay>

	int8_t mode2=1;
 800c83a:	2301      	movs	r3, #1
 800c83c:	717b      	strb	r3, [r7, #5]
	ModeSelect( 1, 4, &mode2);
 800c83e:	1d7b      	adds	r3, r7, #5
 800c840:	461a      	mov	r2, r3
 800c842:	2104      	movs	r1, #4
 800c844:	2001      	movs	r0, #1
 800c846:	f003 fc55 	bl	80100f4 <ModeSelect>
	Signal( mode2 );
 800c84a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c84e:	4618      	mov	r0, r3
 800c850:	f003 fbd8 	bl	8010004 <Signal>
	PhotoSwitch();
 800c854:	f003 fc2c 	bl	80100b0 <PhotoSwitch>
	InitExplore();
 800c858:	f7ff fb4c 	bl	800bef4 <InitExplore>
	InitPosition();
 800c85c:	f7fc facc 	bl	8008df8 <InitPosition>
	wall_init();
 800c860:	f7fe ff6a 	bl	800b738 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c864:	4b7b      	ldr	r3, [pc, #492]	; (800ca54 <Explore+0x24c>)
 800c866:	2200      	movs	r2, #0
 800c868:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c86a:	4b7a      	ldr	r3, [pc, #488]	; (800ca54 <Explore+0x24c>)
 800c86c:	2200      	movs	r2, #0
 800c86e:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c870:	4b78      	ldr	r3, [pc, #480]	; (800ca54 <Explore+0x24c>)
 800c872:	2200      	movs	r2, #0
 800c874:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c876:	2101      	movs	r1, #1
 800c878:	2004      	movs	r0, #4
 800c87a:	f003 fa21 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c87e:	2101      	movs	r1, #1
 800c880:	2005      	movs	r0, #5
 800c882:	f003 fa1d 	bl	800fcc0 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c886:	2100      	movs	r1, #0
 800c888:	2001      	movs	r0, #1
 800c88a:	f003 fa19 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c88e:	2100      	movs	r1, #0
 800c890:	2002      	movs	r0, #2
 800c892:	f003 fa15 	bl	800fcc0 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c896:	2100      	movs	r1, #0
 800c898:	2003      	movs	r0, #3
 800c89a:	f003 fa11 	bl	800fcc0 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800c89e:	2002      	movs	r0, #2
 800c8a0:	f002 fc76 	bl	800f190 <ChangeLED>

	//
	char turn_mode;
	if(mode == 1)
 800c8a4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c8a8:	2b01      	cmp	r3, #1
 800c8aa:	d105      	bne.n	800c8b8 <Explore+0xb0>
	{
		turn_mode = 'T';
 800c8ac:	2354      	movs	r3, #84	; 0x54
 800c8ae:	71fb      	strb	r3, [r7, #7]
		ExploreVelocity=300;
 800c8b0:	4b69      	ldr	r3, [pc, #420]	; (800ca58 <Explore+0x250>)
 800c8b2:	4a6a      	ldr	r2, [pc, #424]	; (800ca5c <Explore+0x254>)
 800c8b4:	601a      	str	r2, [r3, #0]
 800c8b6:	e005      	b.n	800c8c4 <Explore+0xbc>
	}
	else if(mode == 2)
 800c8b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c8bc:	2b02      	cmp	r3, #2
 800c8be:	d101      	bne.n	800c8c4 <Explore+0xbc>
	{
		turn_mode = 'S';
 800c8c0:	2353      	movs	r3, #83	; 0x53
 800c8c2:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c8c4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	2b03      	cmp	r3, #3
 800c8cc:	d866      	bhi.n	800c99c <Explore+0x194>
 800c8ce:	a201      	add	r2, pc, #4	; (adr r2, 800c8d4 <Explore+0xcc>)
 800c8d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8d4:	0800c8e5 	.word	0x0800c8e5
 800c8d8:	0800c911 	.word	0x0800c911
 800c8dc:	0800c93f 	.word	0x0800c93f
 800c8e0:	0800c96f 	.word	0x0800c96f
	{
	case 1:
		ExploreVelocity=90;
 800c8e4:	4b5c      	ldr	r3, [pc, #368]	; (800ca58 <Explore+0x250>)
 800c8e6:	4a5e      	ldr	r2, [pc, #376]	; (800ca60 <Explore+0x258>)
 800c8e8:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800c8ea:	4b5e      	ldr	r3, [pc, #376]	; (800ca64 <Explore+0x25c>)
 800c8ec:	4a5e      	ldr	r2, [pc, #376]	; (800ca68 <Explore+0x260>)
 800c8ee:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800c8f0:	4b5c      	ldr	r3, [pc, #368]	; (800ca64 <Explore+0x25c>)
 800c8f2:	4a5e      	ldr	r2, [pc, #376]	; (800ca6c <Explore+0x264>)
 800c8f4:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c8f6:	4b5b      	ldr	r3, [pc, #364]	; (800ca64 <Explore+0x25c>)
 800c8f8:	4a5d      	ldr	r2, [pc, #372]	; (800ca70 <Explore+0x268>)
 800c8fa:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c8fc:	4b59      	ldr	r3, [pc, #356]	; (800ca64 <Explore+0x25c>)
 800c8fe:	4a5d      	ldr	r2, [pc, #372]	; (800ca74 <Explore+0x26c>)
 800c900:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c902:	4b58      	ldr	r3, [pc, #352]	; (800ca64 <Explore+0x25c>)
 800c904:	4a5c      	ldr	r2, [pc, #368]	; (800ca78 <Explore+0x270>)
 800c906:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c908:	4b56      	ldr	r3, [pc, #344]	; (800ca64 <Explore+0x25c>)
 800c90a:	4a55      	ldr	r2, [pc, #340]	; (800ca60 <Explore+0x258>)
 800c90c:	619a      	str	r2, [r3, #24]
//		Sla.Fol = 12;
//		Sla.Alalpha = 0.0007;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		break;
 800c90e:	e045      	b.n	800c99c <Explore+0x194>
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;



		ExploreVelocity=180;
 800c910:	4b51      	ldr	r3, [pc, #324]	; (800ca58 <Explore+0x250>)
 800c912:	4a5a      	ldr	r2, [pc, #360]	; (800ca7c <Explore+0x274>)
 800c914:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c916:	4b53      	ldr	r3, [pc, #332]	; (800ca64 <Explore+0x25c>)
 800c918:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c91c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16.5;
 800c91e:	4b51      	ldr	r3, [pc, #324]	; (800ca64 <Explore+0x25c>)
 800c920:	4a57      	ldr	r2, [pc, #348]	; (800ca80 <Explore+0x278>)
 800c922:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.043;
 800c924:	4b4f      	ldr	r3, [pc, #316]	; (800ca64 <Explore+0x25c>)
 800c926:	4a57      	ldr	r2, [pc, #348]	; (800ca84 <Explore+0x27c>)
 800c928:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c92a:	4b4e      	ldr	r3, [pc, #312]	; (800ca64 <Explore+0x25c>)
 800c92c:	4a51      	ldr	r2, [pc, #324]	; (800ca74 <Explore+0x26c>)
 800c92e:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c930:	4b4c      	ldr	r3, [pc, #304]	; (800ca64 <Explore+0x25c>)
 800c932:	4a51      	ldr	r2, [pc, #324]	; (800ca78 <Explore+0x270>)
 800c934:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c936:	4b4b      	ldr	r3, [pc, #300]	; (800ca64 <Explore+0x25c>)
 800c938:	4a49      	ldr	r2, [pc, #292]	; (800ca60 <Explore+0x258>)
 800c93a:	619a      	str	r2, [r3, #24]
		break;
 800c93c:	e02e      	b.n	800c99c <Explore+0x194>
	case 3:
		ExploreVelocity=240;
 800c93e:	4b46      	ldr	r3, [pc, #280]	; (800ca58 <Explore+0x250>)
 800c940:	4a51      	ldr	r2, [pc, #324]	; (800ca88 <Explore+0x280>)
 800c942:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c944:	4b47      	ldr	r3, [pc, #284]	; (800ca64 <Explore+0x25c>)
 800c946:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c94a:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16;
 800c94c:	4b45      	ldr	r3, [pc, #276]	; (800ca64 <Explore+0x25c>)
 800c94e:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800c952:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.078;
 800c954:	4b43      	ldr	r3, [pc, #268]	; (800ca64 <Explore+0x25c>)
 800c956:	4a4d      	ldr	r2, [pc, #308]	; (800ca8c <Explore+0x284>)
 800c958:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c95a:	4b42      	ldr	r3, [pc, #264]	; (800ca64 <Explore+0x25c>)
 800c95c:	4a45      	ldr	r2, [pc, #276]	; (800ca74 <Explore+0x26c>)
 800c95e:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c960:	4b40      	ldr	r3, [pc, #256]	; (800ca64 <Explore+0x25c>)
 800c962:	4a45      	ldr	r2, [pc, #276]	; (800ca78 <Explore+0x270>)
 800c964:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c966:	4b3f      	ldr	r3, [pc, #252]	; (800ca64 <Explore+0x25c>)
 800c968:	4a3d      	ldr	r2, [pc, #244]	; (800ca60 <Explore+0x258>)
 800c96a:	619a      	str	r2, [r3, #24]
		break;
 800c96c:	e016      	b.n	800c99c <Explore+0x194>
	case 4:
		ExploreVelocity=300;
 800c96e:	4b3a      	ldr	r3, [pc, #232]	; (800ca58 <Explore+0x250>)
 800c970:	4a3a      	ldr	r2, [pc, #232]	; (800ca5c <Explore+0x254>)
 800c972:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c974:	4b3b      	ldr	r3, [pc, #236]	; (800ca64 <Explore+0x25c>)
 800c976:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c97a:	601a      	str	r2, [r3, #0]
		Sla.Fol = 19;
 800c97c:	4b39      	ldr	r3, [pc, #228]	; (800ca64 <Explore+0x25c>)
 800c97e:	4a44      	ldr	r2, [pc, #272]	; (800ca90 <Explore+0x288>)
 800c980:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.13;
 800c982:	4b38      	ldr	r3, [pc, #224]	; (800ca64 <Explore+0x25c>)
 800c984:	4a43      	ldr	r2, [pc, #268]	; (800ca94 <Explore+0x28c>)
 800c986:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c988:	4b36      	ldr	r3, [pc, #216]	; (800ca64 <Explore+0x25c>)
 800c98a:	4a3a      	ldr	r2, [pc, #232]	; (800ca74 <Explore+0x26c>)
 800c98c:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c98e:	4b35      	ldr	r3, [pc, #212]	; (800ca64 <Explore+0x25c>)
 800c990:	4a39      	ldr	r2, [pc, #228]	; (800ca78 <Explore+0x270>)
 800c992:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c994:	4b33      	ldr	r3, [pc, #204]	; (800ca64 <Explore+0x25c>)
 800c996:	4a32      	ldr	r2, [pc, #200]	; (800ca60 <Explore+0x258>)
 800c998:	619a      	str	r2, [r3, #24]
		//		//

		break;
 800c99a:	bf00      	nop

	}
	SearchOrFast = 0;
 800c99c:	4b3e      	ldr	r3, [pc, #248]	; (800ca98 <Explore+0x290>)
 800c99e:	2200      	movs	r2, #0
 800c9a0:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800c9a2:	4b3e      	ldr	r3, [pc, #248]	; (800ca9c <Explore+0x294>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	711a      	strb	r2, [r3, #4]
	Pos.Car = north;
 800c9a8:	4b3c      	ldr	r3, [pc, #240]	; (800ca9c <Explore+0x294>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	715a      	strb	r2, [r3, #5]
	Pos.NextX = Pos.X;
 800c9ae:	4b3b      	ldr	r3, [pc, #236]	; (800ca9c <Explore+0x294>)
 800c9b0:	781a      	ldrb	r2, [r3, #0]
 800c9b2:	4b3a      	ldr	r3, [pc, #232]	; (800ca9c <Explore+0x294>)
 800c9b4:	721a      	strb	r2, [r3, #8]
	Pos.NextY = Pos.Y + 1;
 800c9b6:	4b39      	ldr	r3, [pc, #228]	; (800ca9c <Explore+0x294>)
 800c9b8:	785b      	ldrb	r3, [r3, #1]
 800c9ba:	3301      	adds	r3, #1
 800c9bc:	b2da      	uxtb	r2, r3
 800c9be:	4b37      	ldr	r3, [pc, #220]	; (800ca9c <Explore+0x294>)
 800c9c0:	725a      	strb	r2, [r3, #9]
	Pos.NextCar = north;
 800c9c2:	4b36      	ldr	r3, [pc, #216]	; (800ca9c <Explore+0x294>)
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	72da      	strb	r2, [r3, #11]
	dbc = 1;
 800c9c8:	4b35      	ldr	r3, [pc, #212]	; (800caa0 <Explore+0x298>)
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	601a      	str	r2, [r3, #0]
	Accel(61.5, ExploreVelocity);
 800c9ce:	4b22      	ldr	r3, [pc, #136]	; (800ca58 <Explore+0x250>)
 800c9d0:	edd3 7a00 	vldr	s15, [r3]
 800c9d4:	eef0 0a67 	vmov.f32	s1, s15
 800c9d8:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800caa4 <Explore+0x29c>
 800c9dc:	f7fd fb58 	bl	800a090 <Accel>
 	Pos.X = Pos.NextX;
 800c9e0:	4b2e      	ldr	r3, [pc, #184]	; (800ca9c <Explore+0x294>)
 800c9e2:	7a1a      	ldrb	r2, [r3, #8]
 800c9e4:	4b2d      	ldr	r3, [pc, #180]	; (800ca9c <Explore+0x294>)
 800c9e6:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800c9e8:	4b2c      	ldr	r3, [pc, #176]	; (800ca9c <Explore+0x294>)
 800c9ea:	7a5a      	ldrb	r2, [r3, #9]
 800c9ec:	4b2b      	ldr	r3, [pc, #172]	; (800ca9c <Explore+0x294>)
 800c9ee:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;
 800c9f0:	4b2a      	ldr	r3, [pc, #168]	; (800ca9c <Explore+0x294>)
 800c9f2:	7ada      	ldrb	r2, [r3, #11]
 800c9f4:	4b29      	ldr	r3, [pc, #164]	; (800ca9c <Explore+0x294>)
 800c9f6:	715a      	strb	r2, [r3, #5]

	while( !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER)) ) //&&  (1/*0)*/ //
 800c9f8:	e007      	b.n	800ca0a <Explore+0x202>
	{

		//ChangeLED(Pos.Car);
		KyushinJudge();
 800c9fa:	f000 f86f 	bl	800cadc <KyushinJudge>
		SelectAction(turn_mode);
 800c9fe:	79fb      	ldrb	r3, [r7, #7]
 800ca00:	4618      	mov	r0, r3
 800ca02:	f7fe f9db 	bl	800adbc <SelectAction>
		shiftPos();
 800ca06:	f000 f853 	bl	800cab0 <shiftPos>
	while( !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER)) ) //&&  (1/*0)*/ //
 800ca0a:	4b24      	ldr	r3, [pc, #144]	; (800ca9c <Explore+0x294>)
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	2b04      	cmp	r3, #4
 800ca10:	d9f3      	bls.n	800c9fa <Explore+0x1f2>
 800ca12:	4b22      	ldr	r3, [pc, #136]	; (800ca9c <Explore+0x294>)
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	2b06      	cmp	r3, #6
 800ca18:	d8ef      	bhi.n	800c9fa <Explore+0x1f2>
 800ca1a:	4b20      	ldr	r3, [pc, #128]	; (800ca9c <Explore+0x294>)
 800ca1c:	785b      	ldrb	r3, [r3, #1]
 800ca1e:	2b02      	cmp	r3, #2
 800ca20:	d9eb      	bls.n	800c9fa <Explore+0x1f2>
 800ca22:	4b1e      	ldr	r3, [pc, #120]	; (800ca9c <Explore+0x294>)
 800ca24:	785b      	ldrb	r3, [r3, #1]
 800ca26:	2b04      	cmp	r3, #4
 800ca28:	d8e7      	bhi.n	800c9fa <Explore+0x1f2>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800ca2a:	eddf 0a1f 	vldr	s1, [pc, #124]	; 800caa8 <Explore+0x2a0>
 800ca2e:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 800caac <Explore+0x2a4>
 800ca32:	f7fd fc35 	bl	800a2a0 <Decel>
	shiftPos();
 800ca36:	f000 f83b 	bl	800cab0 <shiftPos>
//		printf("total L: %d, total R: %d\r\n",TotalPulse[LEFT],TotalPulse[RIGHT]);
//		HAL_Delay(1000);


	//flash
	Flash_clear_sector1();
 800ca3a:	f002 f9c5 	bl	800edc8 <Flash_clear_sector1>
	//
	flash_store_init();
 800ca3e:	f7fe fe1b 	bl	800b678 <flash_store_init>
	//
	Signal(7);
 800ca42:	2007      	movs	r0, #7
 800ca44:	f003 fade 	bl	8010004 <Signal>


	//flash
	while(1)
	{
		wall_ram_print();
 800ca48:	f7ff f976 	bl	800bd38 <wall_ram_print>
 800ca4c:	e7fc      	b.n	800ca48 <Explore+0x240>
 800ca4e:	bf00      	nop
 800ca50:	200004e0 	.word	0x200004e0
 800ca54:	2000051c 	.word	0x2000051c
 800ca58:	2000076c 	.word	0x2000076c
 800ca5c:	43960000 	.word	0x43960000
 800ca60:	42b40000 	.word	0x42b40000
 800ca64:	20000534 	.word	0x20000534
 800ca68:	41100000 	.word	0x41100000
 800ca6c:	41a00000 	.word	0x41a00000
 800ca70:	3c656042 	.word	0x3c656042
 800ca74:	41f00000 	.word	0x41f00000
 800ca78:	42700000 	.word	0x42700000
 800ca7c:	43340000 	.word	0x43340000
 800ca80:	41840000 	.word	0x41840000
 800ca84:	3d3020c5 	.word	0x3d3020c5
 800ca88:	43700000 	.word	0x43700000
 800ca8c:	3d9fbe77 	.word	0x3d9fbe77
 800ca90:	41980000 	.word	0x41980000
 800ca94:	3e051eb8 	.word	0x3e051eb8
 800ca98:	20000b9c 	.word	0x20000b9c
 800ca9c:	20000000 	.word	0x20000000
 800caa0:	20000218 	.word	0x20000218
 800caa4:	42760000 	.word	0x42760000
 800caa8:	00000000 	.word	0x00000000
 800caac:	42340000 	.word	0x42340000

0800cab0 <shiftPos>:
#include <stdbool.h>
#include "Action.h"
int Calc;
int SearchOrFast;
void shiftPos()
{
 800cab0:	b480      	push	{r7}
 800cab2:	af00      	add	r7, sp, #0
	Pos.Car = Pos.NextCar;
 800cab4:	4b08      	ldr	r3, [pc, #32]	; (800cad8 <shiftPos+0x28>)
 800cab6:	7ada      	ldrb	r2, [r3, #11]
 800cab8:	4b07      	ldr	r3, [pc, #28]	; (800cad8 <shiftPos+0x28>)
 800caba:	715a      	strb	r2, [r3, #5]
	Pos.X = Pos.NextX;
 800cabc:	4b06      	ldr	r3, [pc, #24]	; (800cad8 <shiftPos+0x28>)
 800cabe:	7a1a      	ldrb	r2, [r3, #8]
 800cac0:	4b05      	ldr	r3, [pc, #20]	; (800cad8 <shiftPos+0x28>)
 800cac2:	701a      	strb	r2, [r3, #0]
	Pos.Y = Pos.NextY;
 800cac4:	4b04      	ldr	r3, [pc, #16]	; (800cad8 <shiftPos+0x28>)
 800cac6:	7a5a      	ldrb	r2, [r3, #9]
 800cac8:	4b03      	ldr	r3, [pc, #12]	; (800cad8 <shiftPos+0x28>)
 800caca:	705a      	strb	r2, [r3, #1]
}
 800cacc:	bf00      	nop
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr
 800cad6:	bf00      	nop
 800cad8:	20000000 	.word	0x20000000

0800cadc <KyushinJudge>:
void AdachiJudge(){
}
void KyushinJudge()
{
 800cadc:	b490      	push	{r4, r7}
 800cade:	af00      	add	r7, sp, #0
	//
	switch(Pos.Car)
 800cae0:	4b8a      	ldr	r3, [pc, #552]	; (800cd0c <KyushinJudge+0x230>)
 800cae2:	795b      	ldrb	r3, [r3, #5]
 800cae4:	2b03      	cmp	r3, #3
 800cae6:	f200 833c 	bhi.w	800d162 <KyushinJudge+0x686>
 800caea:	a201      	add	r2, pc, #4	; (adr r2, 800caf0 <KyushinJudge+0x14>)
 800caec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caf0:	0800cb01 	.word	0x0800cb01
 800caf4:	0800cc93 	.word	0x0800cc93
 800caf8:	0800ce31 	.word	0x0800ce31
 800cafc:	0800cfd1 	.word	0x0800cfd1
	{
		  case north:
			  if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800cb00:	4b82      	ldr	r3, [pc, #520]	; (800cd0c <KyushinJudge+0x230>)
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	4618      	mov	r0, r3
 800cb06:	4b81      	ldr	r3, [pc, #516]	; (800cd0c <KyushinJudge+0x230>)
 800cb08:	785b      	ldrb	r3, [r3, #1]
 800cb0a:	4619      	mov	r1, r3
 800cb0c:	4a80      	ldr	r2, [pc, #512]	; (800cd10 <KyushinJudge+0x234>)
 800cb0e:	0103      	lsls	r3, r0, #4
 800cb10:	440b      	add	r3, r1
 800cb12:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cb16:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d12c      	bne.n	800cb7a <KyushinJudge+0x9e>
 800cb20:	4b7a      	ldr	r3, [pc, #488]	; (800cd0c <KyushinJudge+0x230>)
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	461a      	mov	r2, r3
 800cb26:	4b79      	ldr	r3, [pc, #484]	; (800cd0c <KyushinJudge+0x230>)
 800cb28:	785b      	ldrb	r3, [r3, #1]
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	4979      	ldr	r1, [pc, #484]	; (800cd14 <KyushinJudge+0x238>)
 800cb2e:	0112      	lsls	r2, r2, #4
 800cb30:	4413      	add	r3, r2
 800cb32:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cb36:	4b75      	ldr	r3, [pc, #468]	; (800cd0c <KyushinJudge+0x230>)
 800cb38:	781b      	ldrb	r3, [r3, #0]
 800cb3a:	461c      	mov	r4, r3
 800cb3c:	4b73      	ldr	r3, [pc, #460]	; (800cd0c <KyushinJudge+0x230>)
 800cb3e:	785b      	ldrb	r3, [r3, #1]
 800cb40:	4618      	mov	r0, r3
 800cb42:	4974      	ldr	r1, [pc, #464]	; (800cd14 <KyushinJudge+0x238>)
 800cb44:	0123      	lsls	r3, r4, #4
 800cb46:	4403      	add	r3, r0
 800cb48:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d214      	bcs.n	800cb7a <KyushinJudge+0x9e>
 800cb50:	4b6e      	ldr	r3, [pc, #440]	; (800cd0c <KyushinJudge+0x230>)
 800cb52:	785b      	ldrb	r3, [r3, #1]
 800cb54:	2b0e      	cmp	r3, #14
 800cb56:	d810      	bhi.n	800cb7a <KyushinJudge+0x9e>
				  //
				  Pos.Dir = front;
 800cb58:	4b6c      	ldr	r3, [pc, #432]	; (800cd0c <KyushinJudge+0x230>)
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800cb5e:	4b6b      	ldr	r3, [pc, #428]	; (800cd0c <KyushinJudge+0x230>)
 800cb60:	781a      	ldrb	r2, [r3, #0]
 800cb62:	4b6a      	ldr	r3, [pc, #424]	; (800cd0c <KyushinJudge+0x230>)
 800cb64:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800cb66:	4b69      	ldr	r3, [pc, #420]	; (800cd0c <KyushinJudge+0x230>)
 800cb68:	785b      	ldrb	r3, [r3, #1]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	b2da      	uxtb	r2, r3
 800cb6e:	4b67      	ldr	r3, [pc, #412]	; (800cd0c <KyushinJudge+0x230>)
 800cb70:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800cb72:	4b66      	ldr	r3, [pc, #408]	; (800cd0c <KyushinJudge+0x230>)
 800cb74:	2200      	movs	r2, #0
 800cb76:	72da      	strb	r2, [r3, #11]
 800cb78:	e08a      	b.n	800cc90 <KyushinJudge+0x1b4>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cb7a:	4b64      	ldr	r3, [pc, #400]	; (800cd0c <KyushinJudge+0x230>)
 800cb7c:	781b      	ldrb	r3, [r3, #0]
 800cb7e:	4618      	mov	r0, r3
 800cb80:	4b62      	ldr	r3, [pc, #392]	; (800cd0c <KyushinJudge+0x230>)
 800cb82:	785b      	ldrb	r3, [r3, #1]
 800cb84:	4619      	mov	r1, r3
 800cb86:	4a62      	ldr	r2, [pc, #392]	; (800cd10 <KyushinJudge+0x234>)
 800cb88:	0103      	lsls	r3, r0, #4
 800cb8a:	440b      	add	r3, r1
 800cb8c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cb90:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cb94:	b2db      	uxtb	r3, r3
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d12c      	bne.n	800cbf4 <KyushinJudge+0x118>
 800cb9a:	4b5c      	ldr	r3, [pc, #368]	; (800cd0c <KyushinJudge+0x230>)
 800cb9c:	781b      	ldrb	r3, [r3, #0]
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	4a5a      	ldr	r2, [pc, #360]	; (800cd0c <KyushinJudge+0x230>)
 800cba2:	7852      	ldrb	r2, [r2, #1]
 800cba4:	4611      	mov	r1, r2
 800cba6:	4a5b      	ldr	r2, [pc, #364]	; (800cd14 <KyushinJudge+0x238>)
 800cba8:	011b      	lsls	r3, r3, #4
 800cbaa:	440b      	add	r3, r1
 800cbac:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cbb0:	4b56      	ldr	r3, [pc, #344]	; (800cd0c <KyushinJudge+0x230>)
 800cbb2:	781b      	ldrb	r3, [r3, #0]
 800cbb4:	461c      	mov	r4, r3
 800cbb6:	4b55      	ldr	r3, [pc, #340]	; (800cd0c <KyushinJudge+0x230>)
 800cbb8:	785b      	ldrb	r3, [r3, #1]
 800cbba:	4618      	mov	r0, r3
 800cbbc:	4955      	ldr	r1, [pc, #340]	; (800cd14 <KyushinJudge+0x238>)
 800cbbe:	0123      	lsls	r3, r4, #4
 800cbc0:	4403      	add	r3, r0
 800cbc2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	d214      	bcs.n	800cbf4 <KyushinJudge+0x118>
 800cbca:	4b50      	ldr	r3, [pc, #320]	; (800cd0c <KyushinJudge+0x230>)
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d010      	beq.n	800cbf4 <KyushinJudge+0x118>
				  //
    			  Pos.Dir = left;
 800cbd2:	4b4e      	ldr	r3, [pc, #312]	; (800cd0c <KyushinJudge+0x230>)
 800cbd4:	2203      	movs	r2, #3
 800cbd6:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X - 1;
 800cbd8:	4b4c      	ldr	r3, [pc, #304]	; (800cd0c <KyushinJudge+0x230>)
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	3b01      	subs	r3, #1
 800cbde:	b2da      	uxtb	r2, r3
 800cbe0:	4b4a      	ldr	r3, [pc, #296]	; (800cd0c <KyushinJudge+0x230>)
 800cbe2:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y;
 800cbe4:	4b49      	ldr	r3, [pc, #292]	; (800cd0c <KyushinJudge+0x230>)
 800cbe6:	785a      	ldrb	r2, [r3, #1]
 800cbe8:	4b48      	ldr	r3, [pc, #288]	; (800cd0c <KyushinJudge+0x230>)
 800cbea:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = west;
 800cbec:	4b47      	ldr	r3, [pc, #284]	; (800cd0c <KyushinJudge+0x230>)
 800cbee:	2203      	movs	r2, #3
 800cbf0:	72da      	strb	r2, [r3, #11]
 800cbf2:	e04d      	b.n	800cc90 <KyushinJudge+0x1b4>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X <  NUMBER_OF_SQUARES-1){
 800cbf4:	4b45      	ldr	r3, [pc, #276]	; (800cd0c <KyushinJudge+0x230>)
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	4b44      	ldr	r3, [pc, #272]	; (800cd0c <KyushinJudge+0x230>)
 800cbfc:	785b      	ldrb	r3, [r3, #1]
 800cbfe:	4619      	mov	r1, r3
 800cc00:	4a43      	ldr	r2, [pc, #268]	; (800cd10 <KyushinJudge+0x234>)
 800cc02:	0103      	lsls	r3, r0, #4
 800cc04:	440b      	add	r3, r1
 800cc06:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cc0a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d12c      	bne.n	800cc6e <KyushinJudge+0x192>
 800cc14:	4b3d      	ldr	r3, [pc, #244]	; (800cd0c <KyushinJudge+0x230>)
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	4a3c      	ldr	r2, [pc, #240]	; (800cd0c <KyushinJudge+0x230>)
 800cc1c:	7852      	ldrb	r2, [r2, #1]
 800cc1e:	4611      	mov	r1, r2
 800cc20:	4a3c      	ldr	r2, [pc, #240]	; (800cd14 <KyushinJudge+0x238>)
 800cc22:	011b      	lsls	r3, r3, #4
 800cc24:	440b      	add	r3, r1
 800cc26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cc2a:	4b38      	ldr	r3, [pc, #224]	; (800cd0c <KyushinJudge+0x230>)
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	461c      	mov	r4, r3
 800cc30:	4b36      	ldr	r3, [pc, #216]	; (800cd0c <KyushinJudge+0x230>)
 800cc32:	785b      	ldrb	r3, [r3, #1]
 800cc34:	4618      	mov	r0, r3
 800cc36:	4937      	ldr	r1, [pc, #220]	; (800cd14 <KyushinJudge+0x238>)
 800cc38:	0123      	lsls	r3, r4, #4
 800cc3a:	4403      	add	r3, r0
 800cc3c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d214      	bcs.n	800cc6e <KyushinJudge+0x192>
 800cc44:	4b31      	ldr	r3, [pc, #196]	; (800cd0c <KyushinJudge+0x230>)
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	2b0e      	cmp	r3, #14
 800cc4a:	d810      	bhi.n	800cc6e <KyushinJudge+0x192>
				  //
				  Pos.Dir = right;//
 800cc4c:	4b2f      	ldr	r3, [pc, #188]	; (800cd0c <KyushinJudge+0x230>)
 800cc4e:	2201      	movs	r2, #1
 800cc50:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800cc52:	4b2e      	ldr	r3, [pc, #184]	; (800cd0c <KyushinJudge+0x230>)
 800cc54:	781b      	ldrb	r3, [r3, #0]
 800cc56:	3301      	adds	r3, #1
 800cc58:	b2da      	uxtb	r2, r3
 800cc5a:	4b2c      	ldr	r3, [pc, #176]	; (800cd0c <KyushinJudge+0x230>)
 800cc5c:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800cc5e:	4b2b      	ldr	r3, [pc, #172]	; (800cd0c <KyushinJudge+0x230>)
 800cc60:	785a      	ldrb	r2, [r3, #1]
 800cc62:	4b2a      	ldr	r3, [pc, #168]	; (800cd0c <KyushinJudge+0x230>)
 800cc64:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800cc66:	4b29      	ldr	r3, [pc, #164]	; (800cd0c <KyushinJudge+0x230>)
 800cc68:	2201      	movs	r2, #1
 800cc6a:	72da      	strb	r2, [r3, #11]
 800cc6c:	e010      	b.n	800cc90 <KyushinJudge+0x1b4>
			  }
			  else {
				  Pos.Dir = back;
 800cc6e:	4b27      	ldr	r3, [pc, #156]	; (800cd0c <KyushinJudge+0x230>)
 800cc70:	2202      	movs	r2, #2
 800cc72:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800cc74:	4b25      	ldr	r3, [pc, #148]	; (800cd0c <KyushinJudge+0x230>)
 800cc76:	781a      	ldrb	r2, [r3, #0]
 800cc78:	4b24      	ldr	r3, [pc, #144]	; (800cd0c <KyushinJudge+0x230>)
 800cc7a:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800cc7c:	4b23      	ldr	r3, [pc, #140]	; (800cd0c <KyushinJudge+0x230>)
 800cc7e:	785b      	ldrb	r3, [r3, #1]
 800cc80:	3b01      	subs	r3, #1
 800cc82:	b2da      	uxtb	r2, r3
 800cc84:	4b21      	ldr	r3, [pc, #132]	; (800cd0c <KyushinJudge+0x230>)
 800cc86:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800cc88:	4b20      	ldr	r3, [pc, #128]	; (800cd0c <KyushinJudge+0x230>)
 800cc8a:	2202      	movs	r2, #2
 800cc8c:	72da      	strb	r2, [r3, #11]
				  //
			  }
			  break;
 800cc8e:	e269      	b.n	800d164 <KyushinJudge+0x688>
 800cc90:	e268      	b.n	800d164 <KyushinJudge+0x688>

		  case east:

			  if(Wall[Pos.X][Pos.Y].east == NOWALL && walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800cc92:	4b1e      	ldr	r3, [pc, #120]	; (800cd0c <KyushinJudge+0x230>)
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	4618      	mov	r0, r3
 800cc98:	4b1c      	ldr	r3, [pc, #112]	; (800cd0c <KyushinJudge+0x230>)
 800cc9a:	785b      	ldrb	r3, [r3, #1]
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	4a1c      	ldr	r2, [pc, #112]	; (800cd10 <KyushinJudge+0x234>)
 800cca0:	0103      	lsls	r3, r0, #4
 800cca2:	440b      	add	r3, r1
 800cca4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cca8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d132      	bne.n	800cd18 <KyushinJudge+0x23c>
 800ccb2:	4b16      	ldr	r3, [pc, #88]	; (800cd0c <KyushinJudge+0x230>)
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	4a14      	ldr	r2, [pc, #80]	; (800cd0c <KyushinJudge+0x230>)
 800ccba:	7852      	ldrb	r2, [r2, #1]
 800ccbc:	4611      	mov	r1, r2
 800ccbe:	4a15      	ldr	r2, [pc, #84]	; (800cd14 <KyushinJudge+0x238>)
 800ccc0:	011b      	lsls	r3, r3, #4
 800ccc2:	440b      	add	r3, r1
 800ccc4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ccc8:	4b10      	ldr	r3, [pc, #64]	; (800cd0c <KyushinJudge+0x230>)
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	461c      	mov	r4, r3
 800ccce:	4b0f      	ldr	r3, [pc, #60]	; (800cd0c <KyushinJudge+0x230>)
 800ccd0:	785b      	ldrb	r3, [r3, #1]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	490f      	ldr	r1, [pc, #60]	; (800cd14 <KyushinJudge+0x238>)
 800ccd6:	0123      	lsls	r3, r4, #4
 800ccd8:	4403      	add	r3, r0
 800ccda:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d21a      	bcs.n	800cd18 <KyushinJudge+0x23c>
 800cce2:	4b0a      	ldr	r3, [pc, #40]	; (800cd0c <KyushinJudge+0x230>)
 800cce4:	781b      	ldrb	r3, [r3, #0]
 800cce6:	2b0e      	cmp	r3, #14
 800cce8:	d816      	bhi.n	800cd18 <KyushinJudge+0x23c>
				  //
				  Pos.Dir = front;
 800ccea:	4b08      	ldr	r3, [pc, #32]	; (800cd0c <KyushinJudge+0x230>)
 800ccec:	2200      	movs	r2, #0
 800ccee:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800ccf0:	4b06      	ldr	r3, [pc, #24]	; (800cd0c <KyushinJudge+0x230>)
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	b2da      	uxtb	r2, r3
 800ccf8:	4b04      	ldr	r3, [pc, #16]	; (800cd0c <KyushinJudge+0x230>)
 800ccfa:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800ccfc:	4b03      	ldr	r3, [pc, #12]	; (800cd0c <KyushinJudge+0x230>)
 800ccfe:	785a      	ldrb	r2, [r3, #1]
 800cd00:	4b02      	ldr	r3, [pc, #8]	; (800cd0c <KyushinJudge+0x230>)
 800cd02:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800cd04:	4b01      	ldr	r3, [pc, #4]	; (800cd0c <KyushinJudge+0x230>)
 800cd06:	2201      	movs	r2, #1
 800cd08:	72da      	strb	r2, [r3, #11]
 800cd0a:	e090      	b.n	800ce2e <KyushinJudge+0x352>
 800cd0c:	20000000 	.word	0x20000000
 800cd10:	2000099c 	.word	0x2000099c
 800cd14:	2000056c 	.word	0x2000056c
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800cd18:	4ba1      	ldr	r3, [pc, #644]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	4ba0      	ldr	r3, [pc, #640]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd20:	785b      	ldrb	r3, [r3, #1]
 800cd22:	4619      	mov	r1, r3
 800cd24:	4a9f      	ldr	r2, [pc, #636]	; (800cfa4 <KyushinJudge+0x4c8>)
 800cd26:	0103      	lsls	r3, r0, #4
 800cd28:	440b      	add	r3, r1
 800cd2a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cd2e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d12c      	bne.n	800cd92 <KyushinJudge+0x2b6>
 800cd38:	4b99      	ldr	r3, [pc, #612]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	4b98      	ldr	r3, [pc, #608]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd40:	785b      	ldrb	r3, [r3, #1]
 800cd42:	3301      	adds	r3, #1
 800cd44:	4998      	ldr	r1, [pc, #608]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cd46:	0112      	lsls	r2, r2, #4
 800cd48:	4413      	add	r3, r2
 800cd4a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cd4e:	4b94      	ldr	r3, [pc, #592]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	461c      	mov	r4, r3
 800cd54:	4b92      	ldr	r3, [pc, #584]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd56:	785b      	ldrb	r3, [r3, #1]
 800cd58:	4618      	mov	r0, r3
 800cd5a:	4993      	ldr	r1, [pc, #588]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cd5c:	0123      	lsls	r3, r4, #4
 800cd5e:	4403      	add	r3, r0
 800cd60:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d214      	bcs.n	800cd92 <KyushinJudge+0x2b6>
 800cd68:	4b8d      	ldr	r3, [pc, #564]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd6a:	785b      	ldrb	r3, [r3, #1]
 800cd6c:	2b0e      	cmp	r3, #14
 800cd6e:	d810      	bhi.n	800cd92 <KyushinJudge+0x2b6>
				  //??

    			  Pos.Dir = left;
 800cd70:	4b8b      	ldr	r3, [pc, #556]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd72:	2203      	movs	r2, #3
 800cd74:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X;
 800cd76:	4b8a      	ldr	r3, [pc, #552]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd78:	781a      	ldrb	r2, [r3, #0]
 800cd7a:	4b89      	ldr	r3, [pc, #548]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd7c:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y+1;
 800cd7e:	4b88      	ldr	r3, [pc, #544]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd80:	785b      	ldrb	r3, [r3, #1]
 800cd82:	3301      	adds	r3, #1
 800cd84:	b2da      	uxtb	r2, r3
 800cd86:	4b86      	ldr	r3, [pc, #536]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd88:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = north;
 800cd8a:	4b85      	ldr	r3, [pc, #532]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	72da      	strb	r2, [r3, #11]
 800cd90:	e04d      	b.n	800ce2e <KyushinJudge+0x352>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL && walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800cd92:	4b83      	ldr	r3, [pc, #524]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd94:	781b      	ldrb	r3, [r3, #0]
 800cd96:	4618      	mov	r0, r3
 800cd98:	4b81      	ldr	r3, [pc, #516]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cd9a:	785b      	ldrb	r3, [r3, #1]
 800cd9c:	4619      	mov	r1, r3
 800cd9e:	4a81      	ldr	r2, [pc, #516]	; (800cfa4 <KyushinJudge+0x4c8>)
 800cda0:	0103      	lsls	r3, r0, #4
 800cda2:	440b      	add	r3, r1
 800cda4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cda8:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800cdac:	b2db      	uxtb	r3, r3
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d12c      	bne.n	800ce0c <KyushinJudge+0x330>
 800cdb2:	4b7b      	ldr	r3, [pc, #492]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdb4:	781b      	ldrb	r3, [r3, #0]
 800cdb6:	461a      	mov	r2, r3
 800cdb8:	4b79      	ldr	r3, [pc, #484]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdba:	785b      	ldrb	r3, [r3, #1]
 800cdbc:	3b01      	subs	r3, #1
 800cdbe:	497a      	ldr	r1, [pc, #488]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cdc0:	0112      	lsls	r2, r2, #4
 800cdc2:	4413      	add	r3, r2
 800cdc4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cdc8:	4b75      	ldr	r3, [pc, #468]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdca:	781b      	ldrb	r3, [r3, #0]
 800cdcc:	461c      	mov	r4, r3
 800cdce:	4b74      	ldr	r3, [pc, #464]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdd0:	785b      	ldrb	r3, [r3, #1]
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	4974      	ldr	r1, [pc, #464]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cdd6:	0123      	lsls	r3, r4, #4
 800cdd8:	4403      	add	r3, r0
 800cdda:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cdde:	429a      	cmp	r2, r3
 800cde0:	d214      	bcs.n	800ce0c <KyushinJudge+0x330>
 800cde2:	4b6f      	ldr	r3, [pc, #444]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cde4:	785b      	ldrb	r3, [r3, #1]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d010      	beq.n	800ce0c <KyushinJudge+0x330>
				  //??
				  Pos.Dir = right;
 800cdea:	4b6d      	ldr	r3, [pc, #436]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdec:	2201      	movs	r2, #1
 800cdee:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800cdf0:	4b6b      	ldr	r3, [pc, #428]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdf2:	781a      	ldrb	r2, [r3, #0]
 800cdf4:	4b6a      	ldr	r3, [pc, #424]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdf6:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800cdf8:	4b69      	ldr	r3, [pc, #420]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cdfa:	785b      	ldrb	r3, [r3, #1]
 800cdfc:	3b01      	subs	r3, #1
 800cdfe:	b2da      	uxtb	r2, r3
 800ce00:	4b67      	ldr	r3, [pc, #412]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce02:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800ce04:	4b66      	ldr	r3, [pc, #408]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce06:	2202      	movs	r2, #2
 800ce08:	72da      	strb	r2, [r3, #11]
 800ce0a:	e010      	b.n	800ce2e <KyushinJudge+0x352>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800ce0c:	4b64      	ldr	r3, [pc, #400]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce0e:	2202      	movs	r2, #2
 800ce10:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800ce12:	4b63      	ldr	r3, [pc, #396]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	3b01      	subs	r3, #1
 800ce18:	b2da      	uxtb	r2, r3
 800ce1a:	4b61      	ldr	r3, [pc, #388]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce1c:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800ce1e:	4b60      	ldr	r3, [pc, #384]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce20:	785a      	ldrb	r2, [r3, #1]
 800ce22:	4b5f      	ldr	r3, [pc, #380]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce24:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800ce26:	4b5e      	ldr	r3, [pc, #376]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce28:	2203      	movs	r2, #3
 800ce2a:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800ce2c:	e19a      	b.n	800d164 <KyushinJudge+0x688>
 800ce2e:	e199      	b.n	800d164 <KyushinJudge+0x688>

		  case south:

			  if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800ce30:	4b5b      	ldr	r3, [pc, #364]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce32:	781b      	ldrb	r3, [r3, #0]
 800ce34:	4618      	mov	r0, r3
 800ce36:	4b5a      	ldr	r3, [pc, #360]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce38:	785b      	ldrb	r3, [r3, #1]
 800ce3a:	4619      	mov	r1, r3
 800ce3c:	4a59      	ldr	r2, [pc, #356]	; (800cfa4 <KyushinJudge+0x4c8>)
 800ce3e:	0103      	lsls	r3, r0, #4
 800ce40:	440b      	add	r3, r1
 800ce42:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ce46:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ce4a:	b2db      	uxtb	r3, r3
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d12c      	bne.n	800ceaa <KyushinJudge+0x3ce>
 800ce50:	4b53      	ldr	r3, [pc, #332]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce52:	781b      	ldrb	r3, [r3, #0]
 800ce54:	461a      	mov	r2, r3
 800ce56:	4b52      	ldr	r3, [pc, #328]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce58:	785b      	ldrb	r3, [r3, #1]
 800ce5a:	3b01      	subs	r3, #1
 800ce5c:	4952      	ldr	r1, [pc, #328]	; (800cfa8 <KyushinJudge+0x4cc>)
 800ce5e:	0112      	lsls	r2, r2, #4
 800ce60:	4413      	add	r3, r2
 800ce62:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800ce66:	4b4e      	ldr	r3, [pc, #312]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	461c      	mov	r4, r3
 800ce6c:	4b4c      	ldr	r3, [pc, #304]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce6e:	785b      	ldrb	r3, [r3, #1]
 800ce70:	4618      	mov	r0, r3
 800ce72:	494d      	ldr	r1, [pc, #308]	; (800cfa8 <KyushinJudge+0x4cc>)
 800ce74:	0123      	lsls	r3, r4, #4
 800ce76:	4403      	add	r3, r0
 800ce78:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d214      	bcs.n	800ceaa <KyushinJudge+0x3ce>
 800ce80:	4b47      	ldr	r3, [pc, #284]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d010      	beq.n	800ceaa <KyushinJudge+0x3ce>
				  //
				  Pos.Dir = front;
 800ce88:	4b45      	ldr	r3, [pc, #276]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800ce8e:	4b44      	ldr	r3, [pc, #272]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce90:	781a      	ldrb	r2, [r3, #0]
 800ce92:	4b43      	ldr	r3, [pc, #268]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce94:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800ce96:	4b42      	ldr	r3, [pc, #264]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ce98:	785b      	ldrb	r3, [r3, #1]
 800ce9a:	3b01      	subs	r3, #1
 800ce9c:	b2da      	uxtb	r2, r3
 800ce9e:	4b40      	ldr	r3, [pc, #256]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cea0:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800cea2:	4b3f      	ldr	r3, [pc, #252]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cea4:	2202      	movs	r2, #2
 800cea6:	72da      	strb	r2, [r3, #11]
 800cea8:	e091      	b.n	800cfce <KyushinJudge+0x4f2>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800ceaa:	4b3d      	ldr	r3, [pc, #244]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	4618      	mov	r0, r3
 800ceb0:	4b3b      	ldr	r3, [pc, #236]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ceb2:	785b      	ldrb	r3, [r3, #1]
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	4a3b      	ldr	r2, [pc, #236]	; (800cfa4 <KyushinJudge+0x4c8>)
 800ceb8:	0103      	lsls	r3, r0, #4
 800ceba:	440b      	add	r3, r1
 800cebc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cec0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d12c      	bne.n	800cf24 <KyushinJudge+0x448>
 800ceca:	4b35      	ldr	r3, [pc, #212]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	3301      	adds	r3, #1
 800ced0:	4a33      	ldr	r2, [pc, #204]	; (800cfa0 <KyushinJudge+0x4c4>)
 800ced2:	7852      	ldrb	r2, [r2, #1]
 800ced4:	4611      	mov	r1, r2
 800ced6:	4a34      	ldr	r2, [pc, #208]	; (800cfa8 <KyushinJudge+0x4cc>)
 800ced8:	011b      	lsls	r3, r3, #4
 800ceda:	440b      	add	r3, r1
 800cedc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cee0:	4b2f      	ldr	r3, [pc, #188]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	461c      	mov	r4, r3
 800cee6:	4b2e      	ldr	r3, [pc, #184]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cee8:	785b      	ldrb	r3, [r3, #1]
 800ceea:	4618      	mov	r0, r3
 800ceec:	492e      	ldr	r1, [pc, #184]	; (800cfa8 <KyushinJudge+0x4cc>)
 800ceee:	0123      	lsls	r3, r4, #4
 800cef0:	4403      	add	r3, r0
 800cef2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d214      	bcs.n	800cf24 <KyushinJudge+0x448>
 800cefa:	4b29      	ldr	r3, [pc, #164]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	2b0e      	cmp	r3, #14
 800cf00:	d810      	bhi.n	800cf24 <KyushinJudge+0x448>
				  //
    			  Pos.Dir = left;
 800cf02:	4b27      	ldr	r3, [pc, #156]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf04:	2203      	movs	r2, #3
 800cf06:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X + 1;
 800cf08:	4b25      	ldr	r3, [pc, #148]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	3301      	adds	r3, #1
 800cf0e:	b2da      	uxtb	r2, r3
 800cf10:	4b23      	ldr	r3, [pc, #140]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf12:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y;
 800cf14:	4b22      	ldr	r3, [pc, #136]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf16:	785a      	ldrb	r2, [r3, #1]
 800cf18:	4b21      	ldr	r3, [pc, #132]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf1a:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = east;
 800cf1c:	4b20      	ldr	r3, [pc, #128]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf1e:	2201      	movs	r2, #1
 800cf20:	72da      	strb	r2, [r3, #11]
 800cf22:	e054      	b.n	800cfce <KyushinJudge+0x4f2>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cf24:	4b1e      	ldr	r3, [pc, #120]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	4618      	mov	r0, r3
 800cf2a:	4b1d      	ldr	r3, [pc, #116]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	4619      	mov	r1, r3
 800cf30:	4a1c      	ldr	r2, [pc, #112]	; (800cfa4 <KyushinJudge+0x4c8>)
 800cf32:	0103      	lsls	r3, r0, #4
 800cf34:	440b      	add	r3, r1
 800cf36:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cf3a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d133      	bne.n	800cfac <KyushinJudge+0x4d0>
 800cf44:	4b16      	ldr	r3, [pc, #88]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	4a15      	ldr	r2, [pc, #84]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf4c:	7852      	ldrb	r2, [r2, #1]
 800cf4e:	4611      	mov	r1, r2
 800cf50:	4a15      	ldr	r2, [pc, #84]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cf52:	011b      	lsls	r3, r3, #4
 800cf54:	440b      	add	r3, r1
 800cf56:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cf5a:	4b11      	ldr	r3, [pc, #68]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf5c:	781b      	ldrb	r3, [r3, #0]
 800cf5e:	461c      	mov	r4, r3
 800cf60:	4b0f      	ldr	r3, [pc, #60]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf62:	785b      	ldrb	r3, [r3, #1]
 800cf64:	4618      	mov	r0, r3
 800cf66:	4910      	ldr	r1, [pc, #64]	; (800cfa8 <KyushinJudge+0x4cc>)
 800cf68:	0123      	lsls	r3, r4, #4
 800cf6a:	4403      	add	r3, r0
 800cf6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cf70:	429a      	cmp	r2, r3
 800cf72:	d21b      	bcs.n	800cfac <KyushinJudge+0x4d0>
 800cf74:	4b0a      	ldr	r3, [pc, #40]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d017      	beq.n	800cfac <KyushinJudge+0x4d0>
				  //
				  Pos.Dir = right;
 800cf7c:	4b08      	ldr	r3, [pc, #32]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf7e:	2201      	movs	r2, #1
 800cf80:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800cf82:	4b07      	ldr	r3, [pc, #28]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	3b01      	subs	r3, #1
 800cf88:	b2da      	uxtb	r2, r3
 800cf8a:	4b05      	ldr	r3, [pc, #20]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf8c:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800cf8e:	4b04      	ldr	r3, [pc, #16]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf90:	785a      	ldrb	r2, [r3, #1]
 800cf92:	4b03      	ldr	r3, [pc, #12]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf94:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800cf96:	4b02      	ldr	r3, [pc, #8]	; (800cfa0 <KyushinJudge+0x4c4>)
 800cf98:	2203      	movs	r2, #3
 800cf9a:	72da      	strb	r2, [r3, #11]
 800cf9c:	e017      	b.n	800cfce <KyushinJudge+0x4f2>
 800cf9e:	bf00      	nop
 800cfa0:	20000000 	.word	0x20000000
 800cfa4:	2000099c 	.word	0x2000099c
 800cfa8:	2000056c 	.word	0x2000056c
			  }
			  else {
				  //
				  Pos.Dir = back;
 800cfac:	4b6f      	ldr	r3, [pc, #444]	; (800d16c <KyushinJudge+0x690>)
 800cfae:	2202      	movs	r2, #2
 800cfb0:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800cfb2:	4b6e      	ldr	r3, [pc, #440]	; (800d16c <KyushinJudge+0x690>)
 800cfb4:	781a      	ldrb	r2, [r3, #0]
 800cfb6:	4b6d      	ldr	r3, [pc, #436]	; (800d16c <KyushinJudge+0x690>)
 800cfb8:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800cfba:	4b6c      	ldr	r3, [pc, #432]	; (800d16c <KyushinJudge+0x690>)
 800cfbc:	785b      	ldrb	r3, [r3, #1]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	b2da      	uxtb	r2, r3
 800cfc2:	4b6a      	ldr	r3, [pc, #424]	; (800d16c <KyushinJudge+0x690>)
 800cfc4:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800cfc6:	4b69      	ldr	r3, [pc, #420]	; (800d16c <KyushinJudge+0x690>)
 800cfc8:	2200      	movs	r2, #0
 800cfca:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800cfcc:	e0ca      	b.n	800d164 <KyushinJudge+0x688>
 800cfce:	e0c9      	b.n	800d164 <KyushinJudge+0x688>

		  case west:

			  if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cfd0:	4b66      	ldr	r3, [pc, #408]	; (800d16c <KyushinJudge+0x690>)
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	4b65      	ldr	r3, [pc, #404]	; (800d16c <KyushinJudge+0x690>)
 800cfd8:	785b      	ldrb	r3, [r3, #1]
 800cfda:	4619      	mov	r1, r3
 800cfdc:	4a64      	ldr	r2, [pc, #400]	; (800d170 <KyushinJudge+0x694>)
 800cfde:	0103      	lsls	r3, r0, #4
 800cfe0:	440b      	add	r3, r1
 800cfe2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cfe6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d12c      	bne.n	800d04a <KyushinJudge+0x56e>
 800cff0:	4b5e      	ldr	r3, [pc, #376]	; (800d16c <KyushinJudge+0x690>)
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	3b01      	subs	r3, #1
 800cff6:	4a5d      	ldr	r2, [pc, #372]	; (800d16c <KyushinJudge+0x690>)
 800cff8:	7852      	ldrb	r2, [r2, #1]
 800cffa:	4611      	mov	r1, r2
 800cffc:	4a5d      	ldr	r2, [pc, #372]	; (800d174 <KyushinJudge+0x698>)
 800cffe:	011b      	lsls	r3, r3, #4
 800d000:	440b      	add	r3, r1
 800d002:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d006:	4b59      	ldr	r3, [pc, #356]	; (800d16c <KyushinJudge+0x690>)
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	461c      	mov	r4, r3
 800d00c:	4b57      	ldr	r3, [pc, #348]	; (800d16c <KyushinJudge+0x690>)
 800d00e:	785b      	ldrb	r3, [r3, #1]
 800d010:	4618      	mov	r0, r3
 800d012:	4958      	ldr	r1, [pc, #352]	; (800d174 <KyushinJudge+0x698>)
 800d014:	0123      	lsls	r3, r4, #4
 800d016:	4403      	add	r3, r0
 800d018:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d01c:	429a      	cmp	r2, r3
 800d01e:	d214      	bcs.n	800d04a <KyushinJudge+0x56e>
 800d020:	4b52      	ldr	r3, [pc, #328]	; (800d16c <KyushinJudge+0x690>)
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d010      	beq.n	800d04a <KyushinJudge+0x56e>
				  //
				  Pos.Dir = front;
 800d028:	4b50      	ldr	r3, [pc, #320]	; (800d16c <KyushinJudge+0x690>)
 800d02a:	2200      	movs	r2, #0
 800d02c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800d02e:	4b4f      	ldr	r3, [pc, #316]	; (800d16c <KyushinJudge+0x690>)
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	3b01      	subs	r3, #1
 800d034:	b2da      	uxtb	r2, r3
 800d036:	4b4d      	ldr	r3, [pc, #308]	; (800d16c <KyushinJudge+0x690>)
 800d038:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d03a:	4b4c      	ldr	r3, [pc, #304]	; (800d16c <KyushinJudge+0x690>)
 800d03c:	785a      	ldrb	r2, [r3, #1]
 800d03e:	4b4b      	ldr	r3, [pc, #300]	; (800d16c <KyushinJudge+0x690>)
 800d040:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800d042:	4b4a      	ldr	r3, [pc, #296]	; (800d16c <KyushinJudge+0x690>)
 800d044:	2203      	movs	r2, #3
 800d046:	72da      	strb	r2, [r3, #11]
 800d048:	e08a      	b.n	800d160 <KyushinJudge+0x684>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800d04a:	4b48      	ldr	r3, [pc, #288]	; (800d16c <KyushinJudge+0x690>)
 800d04c:	781b      	ldrb	r3, [r3, #0]
 800d04e:	4618      	mov	r0, r3
 800d050:	4b46      	ldr	r3, [pc, #280]	; (800d16c <KyushinJudge+0x690>)
 800d052:	785b      	ldrb	r3, [r3, #1]
 800d054:	4619      	mov	r1, r3
 800d056:	4a46      	ldr	r2, [pc, #280]	; (800d170 <KyushinJudge+0x694>)
 800d058:	0103      	lsls	r3, r0, #4
 800d05a:	440b      	add	r3, r1
 800d05c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d060:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d064:	b2db      	uxtb	r3, r3
 800d066:	2b00      	cmp	r3, #0
 800d068:	d12c      	bne.n	800d0c4 <KyushinJudge+0x5e8>
 800d06a:	4b40      	ldr	r3, [pc, #256]	; (800d16c <KyushinJudge+0x690>)
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	461a      	mov	r2, r3
 800d070:	4b3e      	ldr	r3, [pc, #248]	; (800d16c <KyushinJudge+0x690>)
 800d072:	785b      	ldrb	r3, [r3, #1]
 800d074:	3b01      	subs	r3, #1
 800d076:	493f      	ldr	r1, [pc, #252]	; (800d174 <KyushinJudge+0x698>)
 800d078:	0112      	lsls	r2, r2, #4
 800d07a:	4413      	add	r3, r2
 800d07c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d080:	4b3a      	ldr	r3, [pc, #232]	; (800d16c <KyushinJudge+0x690>)
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	461c      	mov	r4, r3
 800d086:	4b39      	ldr	r3, [pc, #228]	; (800d16c <KyushinJudge+0x690>)
 800d088:	785b      	ldrb	r3, [r3, #1]
 800d08a:	4618      	mov	r0, r3
 800d08c:	4939      	ldr	r1, [pc, #228]	; (800d174 <KyushinJudge+0x698>)
 800d08e:	0123      	lsls	r3, r4, #4
 800d090:	4403      	add	r3, r0
 800d092:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d096:	429a      	cmp	r2, r3
 800d098:	d214      	bcs.n	800d0c4 <KyushinJudge+0x5e8>
 800d09a:	4b34      	ldr	r3, [pc, #208]	; (800d16c <KyushinJudge+0x690>)
 800d09c:	785b      	ldrb	r3, [r3, #1]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d010      	beq.n	800d0c4 <KyushinJudge+0x5e8>
				  //??
    			  Pos.Dir = left;
 800d0a2:	4b32      	ldr	r3, [pc, #200]	; (800d16c <KyushinJudge+0x690>)
 800d0a4:	2203      	movs	r2, #3
 800d0a6:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X;
 800d0a8:	4b30      	ldr	r3, [pc, #192]	; (800d16c <KyushinJudge+0x690>)
 800d0aa:	781a      	ldrb	r2, [r3, #0]
 800d0ac:	4b2f      	ldr	r3, [pc, #188]	; (800d16c <KyushinJudge+0x690>)
 800d0ae:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y - 1;
 800d0b0:	4b2e      	ldr	r3, [pc, #184]	; (800d16c <KyushinJudge+0x690>)
 800d0b2:	785b      	ldrb	r3, [r3, #1]
 800d0b4:	3b01      	subs	r3, #1
 800d0b6:	b2da      	uxtb	r2, r3
 800d0b8:	4b2c      	ldr	r3, [pc, #176]	; (800d16c <KyushinJudge+0x690>)
 800d0ba:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = south;
 800d0bc:	4b2b      	ldr	r3, [pc, #172]	; (800d16c <KyushinJudge+0x690>)
 800d0be:	2202      	movs	r2, #2
 800d0c0:	72da      	strb	r2, [r3, #11]
 800d0c2:	e04d      	b.n	800d160 <KyushinJudge+0x684>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL &&walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800d0c4:	4b29      	ldr	r3, [pc, #164]	; (800d16c <KyushinJudge+0x690>)
 800d0c6:	781b      	ldrb	r3, [r3, #0]
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	4b28      	ldr	r3, [pc, #160]	; (800d16c <KyushinJudge+0x690>)
 800d0cc:	785b      	ldrb	r3, [r3, #1]
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	4a27      	ldr	r2, [pc, #156]	; (800d170 <KyushinJudge+0x694>)
 800d0d2:	0103      	lsls	r3, r0, #4
 800d0d4:	440b      	add	r3, r1
 800d0d6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d0da:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d0de:	b2db      	uxtb	r3, r3
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d12c      	bne.n	800d13e <KyushinJudge+0x662>
 800d0e4:	4b21      	ldr	r3, [pc, #132]	; (800d16c <KyushinJudge+0x690>)
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	4b20      	ldr	r3, [pc, #128]	; (800d16c <KyushinJudge+0x690>)
 800d0ec:	785b      	ldrb	r3, [r3, #1]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	4920      	ldr	r1, [pc, #128]	; (800d174 <KyushinJudge+0x698>)
 800d0f2:	0112      	lsls	r2, r2, #4
 800d0f4:	4413      	add	r3, r2
 800d0f6:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d0fa:	4b1c      	ldr	r3, [pc, #112]	; (800d16c <KyushinJudge+0x690>)
 800d0fc:	781b      	ldrb	r3, [r3, #0]
 800d0fe:	461c      	mov	r4, r3
 800d100:	4b1a      	ldr	r3, [pc, #104]	; (800d16c <KyushinJudge+0x690>)
 800d102:	785b      	ldrb	r3, [r3, #1]
 800d104:	4618      	mov	r0, r3
 800d106:	491b      	ldr	r1, [pc, #108]	; (800d174 <KyushinJudge+0x698>)
 800d108:	0123      	lsls	r3, r4, #4
 800d10a:	4403      	add	r3, r0
 800d10c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d110:	429a      	cmp	r2, r3
 800d112:	d214      	bcs.n	800d13e <KyushinJudge+0x662>
 800d114:	4b15      	ldr	r3, [pc, #84]	; (800d16c <KyushinJudge+0x690>)
 800d116:	785b      	ldrb	r3, [r3, #1]
 800d118:	2b0e      	cmp	r3, #14
 800d11a:	d810      	bhi.n	800d13e <KyushinJudge+0x662>
				  //??
				  Pos.Dir = right;
 800d11c:	4b13      	ldr	r3, [pc, #76]	; (800d16c <KyushinJudge+0x690>)
 800d11e:	2201      	movs	r2, #1
 800d120:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800d122:	4b12      	ldr	r3, [pc, #72]	; (800d16c <KyushinJudge+0x690>)
 800d124:	781a      	ldrb	r2, [r3, #0]
 800d126:	4b11      	ldr	r3, [pc, #68]	; (800d16c <KyushinJudge+0x690>)
 800d128:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800d12a:	4b10      	ldr	r3, [pc, #64]	; (800d16c <KyushinJudge+0x690>)
 800d12c:	785b      	ldrb	r3, [r3, #1]
 800d12e:	3301      	adds	r3, #1
 800d130:	b2da      	uxtb	r2, r3
 800d132:	4b0e      	ldr	r3, [pc, #56]	; (800d16c <KyushinJudge+0x690>)
 800d134:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800d136:	4b0d      	ldr	r3, [pc, #52]	; (800d16c <KyushinJudge+0x690>)
 800d138:	2200      	movs	r2, #0
 800d13a:	72da      	strb	r2, [r3, #11]
 800d13c:	e010      	b.n	800d160 <KyushinJudge+0x684>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800d13e:	4b0b      	ldr	r3, [pc, #44]	; (800d16c <KyushinJudge+0x690>)
 800d140:	2202      	movs	r2, #2
 800d142:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800d144:	4b09      	ldr	r3, [pc, #36]	; (800d16c <KyushinJudge+0x690>)
 800d146:	781b      	ldrb	r3, [r3, #0]
 800d148:	3301      	adds	r3, #1
 800d14a:	b2da      	uxtb	r2, r3
 800d14c:	4b07      	ldr	r3, [pc, #28]	; (800d16c <KyushinJudge+0x690>)
 800d14e:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d150:	4b06      	ldr	r3, [pc, #24]	; (800d16c <KyushinJudge+0x690>)
 800d152:	785a      	ldrb	r2, [r3, #1]
 800d154:	4b05      	ldr	r3, [pc, #20]	; (800d16c <KyushinJudge+0x690>)
 800d156:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800d158:	4b04      	ldr	r3, [pc, #16]	; (800d16c <KyushinJudge+0x690>)
 800d15a:	2201      	movs	r2, #1
 800d15c:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800d15e:	e001      	b.n	800d164 <KyushinJudge+0x688>
 800d160:	e000      	b.n	800d164 <KyushinJudge+0x688>

		  default:
			  break;
 800d162:	bf00      	nop
		  //swtich end
	}


}
 800d164:	bf00      	nop
 800d166:	46bd      	mov	sp, r7
 800d168:	bc90      	pop	{r4, r7}
 800d16a:	4770      	bx	lr
 800d16c:	20000000 	.word	0x20000000
 800d170:	2000099c 	.word	0x2000099c
 800d174:	2000056c 	.word	0x2000056c

0800d178 <is_unknown>:
    	  default:
    		  break;
    	  }//swtich end
}
_Bool is_unknown(int x, int y)	// :true:false
{
 800d178:	b480      	push	{r7}
 800d17a:	b083      	sub	sp, #12
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	6039      	str	r1, [r7, #0]
	//x,y

	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800d182:	491c      	ldr	r1, [pc, #112]	; (800d1f4 <is_unknown+0x7c>)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	011a      	lsls	r2, r3, #4
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	4413      	add	r3, r2
 800d18c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d190:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b02      	cmp	r3, #2
 800d198:	d023      	beq.n	800d1e2 <is_unknown+0x6a>
 800d19a:	4916      	ldr	r1, [pc, #88]	; (800d1f4 <is_unknown+0x7c>)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	011a      	lsls	r2, r3, #4
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	4413      	add	r3, r2
 800d1a4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d1a8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	2b02      	cmp	r3, #2
 800d1b0:	d017      	beq.n	800d1e2 <is_unknown+0x6a>
 800d1b2:	4910      	ldr	r1, [pc, #64]	; (800d1f4 <is_unknown+0x7c>)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	011a      	lsls	r2, r3, #4
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	4413      	add	r3, r2
 800d1bc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d1c0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	2b02      	cmp	r3, #2
 800d1c8:	d00b      	beq.n	800d1e2 <is_unknown+0x6a>
 800d1ca:	490a      	ldr	r1, [pc, #40]	; (800d1f4 <is_unknown+0x7c>)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	011a      	lsls	r2, r3, #4
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	4413      	add	r3, r2
 800d1d4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d1d8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d1dc:	b2db      	uxtb	r3, r3
 800d1de:	2b02      	cmp	r3, #2
 800d1e0:	d101      	bne.n	800d1e6 <is_unknown+0x6e>
	{			//
		return true;	//
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	e000      	b.n	800d1e8 <is_unknown+0x70>
	}
	else
	{
		return false;	//
 800d1e6:	2300      	movs	r3, #0
	}
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	370c      	adds	r7, #12
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr
 800d1f4:	2000099c 	.word	0x2000099c

0800d1f8 <get_priority>:
int get_priority(int x, int y, cardinal car)	//
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b086      	sub	sp, #24
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	60f8      	str	r0, [r7, #12]
 800d200:	60b9      	str	r1, [r7, #8]
 800d202:	4613      	mov	r3, r2
 800d204:	71fb      	strb	r3, [r7, #7]
	//
	//(2)(1)(0)

	int priority;	//

	priority = 0;
 800d206:	2300      	movs	r3, #0
 800d208:	617b      	str	r3, [r7, #20]

	if(Pos.Car == car)				//
 800d20a:	4b15      	ldr	r3, [pc, #84]	; (800d260 <get_priority+0x68>)
 800d20c:	795b      	ldrb	r3, [r3, #5]
 800d20e:	79fa      	ldrb	r2, [r7, #7]
 800d210:	429a      	cmp	r2, r3
 800d212:	d102      	bne.n	800d21a <get_priority+0x22>
	{
		priority = 2;
 800d214:	2302      	movs	r3, #2
 800d216:	617b      	str	r3, [r7, #20]
 800d218:	e012      	b.n	800d240 <get_priority+0x48>
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800d21a:	4b11      	ldr	r3, [pc, #68]	; (800d260 <get_priority+0x68>)
 800d21c:	795b      	ldrb	r3, [r3, #5]
 800d21e:	1d1a      	adds	r2, r3, #4
 800d220:	79fb      	ldrb	r3, [r7, #7]
 800d222:	1ad3      	subs	r3, r2, r3
 800d224:	425a      	negs	r2, r3
 800d226:	f003 0303 	and.w	r3, r3, #3
 800d22a:	f002 0203 	and.w	r2, r2, #3
 800d22e:	bf58      	it	pl
 800d230:	4253      	negpl	r3, r2
 800d232:	2b02      	cmp	r3, #2
 800d234:	d102      	bne.n	800d23c <get_priority+0x44>
	{
		priority = 0;
 800d236:	2300      	movs	r3, #0
 800d238:	617b      	str	r3, [r7, #20]
 800d23a:	e001      	b.n	800d240 <get_priority+0x48>
	}
	else						//()
	{
		priority = 1;
 800d23c:	2301      	movs	r3, #1
 800d23e:	617b      	str	r3, [r7, #20]
	}


	if(is_unknown(x,y) == true)
 800d240:	68b9      	ldr	r1, [r7, #8]
 800d242:	68f8      	ldr	r0, [r7, #12]
 800d244:	f7ff ff98 	bl	800d178 <is_unknown>
 800d248:	4603      	mov	r3, r0
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d002      	beq.n	800d254 <get_priority+0x5c>
	{
		priority += 4;				//
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	3304      	adds	r3, #4
 800d252:	617b      	str	r3, [r7, #20]
	}

	return priority;				//
 800d254:	697b      	ldr	r3, [r7, #20]

}
 800d256:	4618      	mov	r0, r3
 800d258:	3718      	adds	r7, #24
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	20000000 	.word	0x20000000

0800d264 <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b088      	sub	sp, #32
 800d268:	af00      	add	r7, sp, #0
 800d26a:	60f8      	str	r0, [r7, #12]
 800d26c:	60b9      	str	r1, [r7, #8]
 800d26e:	607a      	str	r2, [r7, #4]
	//x,y
	//maskdir
	int little,priority,tmp_priority;		//


	make_map(x,y,mask);				//Map
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	68b9      	ldr	r1, [r7, #8]
 800d274:	68f8      	ldr	r0, [r7, #12]
 800d276:	f7fe fc67 	bl	800bb48 <make_map>
	little = 255;					//255(mapunsigned char)
 800d27a:	23ff      	movs	r3, #255	; 0xff
 800d27c:	61fb      	str	r3, [r7, #28]

	priority = 0;					//0
 800d27e:	2300      	movs	r3, #0
 800d280:	61bb      	str	r3, [r7, #24]

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800d282:	4ba1      	ldr	r3, [pc, #644]	; (800d508 <get_nextdir+0x2a4>)
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	4618      	mov	r0, r3
 800d288:	4b9f      	ldr	r3, [pc, #636]	; (800d508 <get_nextdir+0x2a4>)
 800d28a:	785b      	ldrb	r3, [r3, #1]
 800d28c:	4619      	mov	r1, r3
 800d28e:	4a9f      	ldr	r2, [pc, #636]	; (800d50c <get_nextdir+0x2a8>)
 800d290:	0103      	lsls	r3, r0, #4
 800d292:	440b      	add	r3, r1
 800d294:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d298:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d29c:	b2db      	uxtb	r3, r3
 800d29e:	461a      	mov	r2, r3
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4013      	ands	r3, r2
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d143      	bne.n	800d330 <get_nextdir+0xcc>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800d2a8:	4b97      	ldr	r3, [pc, #604]	; (800d508 <get_nextdir+0x2a4>)
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	4b96      	ldr	r3, [pc, #600]	; (800d508 <get_nextdir+0x2a4>)
 800d2b0:	785b      	ldrb	r3, [r3, #1]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	f7ff ff9e 	bl	800d1f8 <get_priority>
 800d2bc:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800d2be:	4b92      	ldr	r3, [pc, #584]	; (800d508 <get_nextdir+0x2a4>)
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	461a      	mov	r2, r3
 800d2c4:	4b90      	ldr	r3, [pc, #576]	; (800d508 <get_nextdir+0x2a4>)
 800d2c6:	785b      	ldrb	r3, [r3, #1]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	4991      	ldr	r1, [pc, #580]	; (800d510 <get_nextdir+0x2ac>)
 800d2cc:	0112      	lsls	r2, r2, #4
 800d2ce:	4413      	add	r3, r2
 800d2d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	4293      	cmp	r3, r2
 800d2da:	dd11      	ble.n	800d300 <get_nextdir+0x9c>
		{
			little = walk_map[Pos.X][Pos.Y+1];			//
 800d2dc:	4b8a      	ldr	r3, [pc, #552]	; (800d508 <get_nextdir+0x2a4>)
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	461a      	mov	r2, r3
 800d2e2:	4b89      	ldr	r3, [pc, #548]	; (800d508 <get_nextdir+0x2a4>)
 800d2e4:	785b      	ldrb	r3, [r3, #1]
 800d2e6:	3301      	adds	r3, #1
 800d2e8:	4989      	ldr	r1, [pc, #548]	; (800d510 <get_nextdir+0x2ac>)
 800d2ea:	0112      	lsls	r2, r2, #4
 800d2ec:	4413      	add	r3, r2
 800d2ee:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d2f2:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = north;						//
 800d2f4:	4b84      	ldr	r3, [pc, #528]	; (800d508 <get_nextdir+0x2a4>)
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	61bb      	str	r3, [r7, #24]
 800d2fe:	e017      	b.n	800d330 <get_nextdir+0xcc>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800d300:	4b81      	ldr	r3, [pc, #516]	; (800d508 <get_nextdir+0x2a4>)
 800d302:	781b      	ldrb	r3, [r3, #0]
 800d304:	461a      	mov	r2, r3
 800d306:	4b80      	ldr	r3, [pc, #512]	; (800d508 <get_nextdir+0x2a4>)
 800d308:	785b      	ldrb	r3, [r3, #1]
 800d30a:	3301      	adds	r3, #1
 800d30c:	4980      	ldr	r1, [pc, #512]	; (800d510 <get_nextdir+0x2ac>)
 800d30e:	0112      	lsls	r2, r2, #4
 800d310:	4413      	add	r3, r2
 800d312:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d316:	461a      	mov	r2, r3
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d108      	bne.n	800d330 <get_nextdir+0xcc>
		{
			if(priority < tmp_priority )				//
 800d31e:	69ba      	ldr	r2, [r7, #24]
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	429a      	cmp	r2, r3
 800d324:	da04      	bge.n	800d330 <get_nextdir+0xcc>
			{
				Pos.NextCar = north;					//
 800d326:	4b78      	ldr	r3, [pc, #480]	; (800d508 <get_nextdir+0x2a4>)
 800d328:	2200      	movs	r2, #0
 800d32a:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d32c:	697b      	ldr	r3, [r7, #20]
 800d32e:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800d330:	4b75      	ldr	r3, [pc, #468]	; (800d508 <get_nextdir+0x2a4>)
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	4618      	mov	r0, r3
 800d336:	4b74      	ldr	r3, [pc, #464]	; (800d508 <get_nextdir+0x2a4>)
 800d338:	785b      	ldrb	r3, [r3, #1]
 800d33a:	4619      	mov	r1, r3
 800d33c:	4a73      	ldr	r2, [pc, #460]	; (800d50c <get_nextdir+0x2a8>)
 800d33e:	0103      	lsls	r3, r0, #4
 800d340:	440b      	add	r3, r1
 800d342:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d346:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	461a      	mov	r2, r3
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	4013      	ands	r3, r2
 800d352:	2b00      	cmp	r3, #0
 800d354:	d142      	bne.n	800d3dc <get_nextdir+0x178>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800d356:	4b6c      	ldr	r3, [pc, #432]	; (800d508 <get_nextdir+0x2a4>)
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	1c58      	adds	r0, r3, #1
 800d35c:	4b6a      	ldr	r3, [pc, #424]	; (800d508 <get_nextdir+0x2a4>)
 800d35e:	785b      	ldrb	r3, [r3, #1]
 800d360:	2201      	movs	r2, #1
 800d362:	4619      	mov	r1, r3
 800d364:	f7ff ff48 	bl	800d1f8 <get_priority>
 800d368:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800d36a:	4b67      	ldr	r3, [pc, #412]	; (800d508 <get_nextdir+0x2a4>)
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	3301      	adds	r3, #1
 800d370:	4a65      	ldr	r2, [pc, #404]	; (800d508 <get_nextdir+0x2a4>)
 800d372:	7852      	ldrb	r2, [r2, #1]
 800d374:	4611      	mov	r1, r2
 800d376:	4a66      	ldr	r2, [pc, #408]	; (800d510 <get_nextdir+0x2ac>)
 800d378:	011b      	lsls	r3, r3, #4
 800d37a:	440b      	add	r3, r1
 800d37c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d380:	461a      	mov	r2, r3
 800d382:	69fb      	ldr	r3, [r7, #28]
 800d384:	4293      	cmp	r3, r2
 800d386:	dd11      	ble.n	800d3ac <get_nextdir+0x148>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
 800d388:	4b5f      	ldr	r3, [pc, #380]	; (800d508 <get_nextdir+0x2a4>)
 800d38a:	781b      	ldrb	r3, [r3, #0]
 800d38c:	3301      	adds	r3, #1
 800d38e:	4a5e      	ldr	r2, [pc, #376]	; (800d508 <get_nextdir+0x2a4>)
 800d390:	7852      	ldrb	r2, [r2, #1]
 800d392:	4611      	mov	r1, r2
 800d394:	4a5e      	ldr	r2, [pc, #376]	; (800d510 <get_nextdir+0x2ac>)
 800d396:	011b      	lsls	r3, r3, #4
 800d398:	440b      	add	r3, r1
 800d39a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d39e:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = east;						//
 800d3a0:	4b59      	ldr	r3, [pc, #356]	; (800d508 <get_nextdir+0x2a4>)
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	61bb      	str	r3, [r7, #24]
 800d3aa:	e017      	b.n	800d3dc <get_nextdir+0x178>
		}
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800d3ac:	4b56      	ldr	r3, [pc, #344]	; (800d508 <get_nextdir+0x2a4>)
 800d3ae:	781b      	ldrb	r3, [r3, #0]
 800d3b0:	3301      	adds	r3, #1
 800d3b2:	4a55      	ldr	r2, [pc, #340]	; (800d508 <get_nextdir+0x2a4>)
 800d3b4:	7852      	ldrb	r2, [r2, #1]
 800d3b6:	4611      	mov	r1, r2
 800d3b8:	4a55      	ldr	r2, [pc, #340]	; (800d510 <get_nextdir+0x2ac>)
 800d3ba:	011b      	lsls	r3, r3, #4
 800d3bc:	440b      	add	r3, r1
 800d3be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	69fb      	ldr	r3, [r7, #28]
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d108      	bne.n	800d3dc <get_nextdir+0x178>
		{
			if(priority < tmp_priority)				//
 800d3ca:	69ba      	ldr	r2, [r7, #24]
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	429a      	cmp	r2, r3
 800d3d0:	da04      	bge.n	800d3dc <get_nextdir+0x178>
			{
				Pos.NextCar = east;					//
 800d3d2:	4b4d      	ldr	r3, [pc, #308]	; (800d508 <get_nextdir+0x2a4>)
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800d3dc:	4b4a      	ldr	r3, [pc, #296]	; (800d508 <get_nextdir+0x2a4>)
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	4b49      	ldr	r3, [pc, #292]	; (800d508 <get_nextdir+0x2a4>)
 800d3e4:	785b      	ldrb	r3, [r3, #1]
 800d3e6:	4619      	mov	r1, r3
 800d3e8:	4a48      	ldr	r2, [pc, #288]	; (800d50c <get_nextdir+0x2a8>)
 800d3ea:	0103      	lsls	r3, r0, #4
 800d3ec:	440b      	add	r3, r1
 800d3ee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d3f2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d3f6:	b2db      	uxtb	r3, r3
 800d3f8:	461a      	mov	r2, r3
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	4013      	ands	r3, r2
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d143      	bne.n	800d48a <get_nextdir+0x226>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800d402:	4b41      	ldr	r3, [pc, #260]	; (800d508 <get_nextdir+0x2a4>)
 800d404:	781b      	ldrb	r3, [r3, #0]
 800d406:	4618      	mov	r0, r3
 800d408:	4b3f      	ldr	r3, [pc, #252]	; (800d508 <get_nextdir+0x2a4>)
 800d40a:	785b      	ldrb	r3, [r3, #1]
 800d40c:	3b01      	subs	r3, #1
 800d40e:	2202      	movs	r2, #2
 800d410:	4619      	mov	r1, r3
 800d412:	f7ff fef1 	bl	800d1f8 <get_priority>
 800d416:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800d418:	4b3b      	ldr	r3, [pc, #236]	; (800d508 <get_nextdir+0x2a4>)
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	461a      	mov	r2, r3
 800d41e:	4b3a      	ldr	r3, [pc, #232]	; (800d508 <get_nextdir+0x2a4>)
 800d420:	785b      	ldrb	r3, [r3, #1]
 800d422:	3b01      	subs	r3, #1
 800d424:	493a      	ldr	r1, [pc, #232]	; (800d510 <get_nextdir+0x2ac>)
 800d426:	0112      	lsls	r2, r2, #4
 800d428:	4413      	add	r3, r2
 800d42a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d42e:	461a      	mov	r2, r3
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	4293      	cmp	r3, r2
 800d434:	dd11      	ble.n	800d45a <get_nextdir+0x1f6>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
 800d436:	4b34      	ldr	r3, [pc, #208]	; (800d508 <get_nextdir+0x2a4>)
 800d438:	781b      	ldrb	r3, [r3, #0]
 800d43a:	461a      	mov	r2, r3
 800d43c:	4b32      	ldr	r3, [pc, #200]	; (800d508 <get_nextdir+0x2a4>)
 800d43e:	785b      	ldrb	r3, [r3, #1]
 800d440:	3b01      	subs	r3, #1
 800d442:	4933      	ldr	r1, [pc, #204]	; (800d510 <get_nextdir+0x2ac>)
 800d444:	0112      	lsls	r2, r2, #4
 800d446:	4413      	add	r3, r2
 800d448:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d44c:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = south;						//
 800d44e:	4b2e      	ldr	r3, [pc, #184]	; (800d508 <get_nextdir+0x2a4>)
 800d450:	2202      	movs	r2, #2
 800d452:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	61bb      	str	r3, [r7, #24]
 800d458:	e017      	b.n	800d48a <get_nextdir+0x226>
		}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800d45a:	4b2b      	ldr	r3, [pc, #172]	; (800d508 <get_nextdir+0x2a4>)
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	461a      	mov	r2, r3
 800d460:	4b29      	ldr	r3, [pc, #164]	; (800d508 <get_nextdir+0x2a4>)
 800d462:	785b      	ldrb	r3, [r3, #1]
 800d464:	3b01      	subs	r3, #1
 800d466:	492a      	ldr	r1, [pc, #168]	; (800d510 <get_nextdir+0x2ac>)
 800d468:	0112      	lsls	r2, r2, #4
 800d46a:	4413      	add	r3, r2
 800d46c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d470:	461a      	mov	r2, r3
 800d472:	69fb      	ldr	r3, [r7, #28]
 800d474:	4293      	cmp	r3, r2
 800d476:	d108      	bne.n	800d48a <get_nextdir+0x226>
		{
			if(priority < tmp_priority)				//
 800d478:	69ba      	ldr	r2, [r7, #24]
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	429a      	cmp	r2, r3
 800d47e:	da04      	bge.n	800d48a <get_nextdir+0x226>
			{
				Pos.NextCar = south;					//
 800d480:	4b21      	ldr	r3, [pc, #132]	; (800d508 <get_nextdir+0x2a4>)
 800d482:	2202      	movs	r2, #2
 800d484:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800d48a:	4b1f      	ldr	r3, [pc, #124]	; (800d508 <get_nextdir+0x2a4>)
 800d48c:	781b      	ldrb	r3, [r3, #0]
 800d48e:	4618      	mov	r0, r3
 800d490:	4b1d      	ldr	r3, [pc, #116]	; (800d508 <get_nextdir+0x2a4>)
 800d492:	785b      	ldrb	r3, [r3, #1]
 800d494:	4619      	mov	r1, r3
 800d496:	4a1d      	ldr	r2, [pc, #116]	; (800d50c <get_nextdir+0x2a8>)
 800d498:	0103      	lsls	r3, r0, #4
 800d49a:	440b      	add	r3, r1
 800d49c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d4a0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d4a4:	b2db      	uxtb	r3, r3
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	4013      	ands	r3, r2
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d145      	bne.n	800d53c <get_nextdir+0x2d8>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
 800d4b0:	4b15      	ldr	r3, [pc, #84]	; (800d508 <get_nextdir+0x2a4>)
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	1e58      	subs	r0, r3, #1
 800d4b6:	4b14      	ldr	r3, [pc, #80]	; (800d508 <get_nextdir+0x2a4>)
 800d4b8:	785b      	ldrb	r3, [r3, #1]
 800d4ba:	2203      	movs	r2, #3
 800d4bc:	4619      	mov	r1, r3
 800d4be:	f7ff fe9b 	bl	800d1f8 <get_priority>
 800d4c2:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800d4c4:	4b10      	ldr	r3, [pc, #64]	; (800d508 <get_nextdir+0x2a4>)
 800d4c6:	781b      	ldrb	r3, [r3, #0]
 800d4c8:	3b01      	subs	r3, #1
 800d4ca:	4a0f      	ldr	r2, [pc, #60]	; (800d508 <get_nextdir+0x2a4>)
 800d4cc:	7852      	ldrb	r2, [r2, #1]
 800d4ce:	4611      	mov	r1, r2
 800d4d0:	4a0f      	ldr	r2, [pc, #60]	; (800d510 <get_nextdir+0x2ac>)
 800d4d2:	011b      	lsls	r3, r3, #4
 800d4d4:	440b      	add	r3, r1
 800d4d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4da:	461a      	mov	r2, r3
 800d4dc:	69fb      	ldr	r3, [r7, #28]
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	dd18      	ble.n	800d514 <get_nextdir+0x2b0>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
 800d4e2:	4b09      	ldr	r3, [pc, #36]	; (800d508 <get_nextdir+0x2a4>)
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	3b01      	subs	r3, #1
 800d4e8:	4a07      	ldr	r2, [pc, #28]	; (800d508 <get_nextdir+0x2a4>)
 800d4ea:	7852      	ldrb	r2, [r2, #1]
 800d4ec:	4611      	mov	r1, r2
 800d4ee:	4a08      	ldr	r2, [pc, #32]	; (800d510 <get_nextdir+0x2ac>)
 800d4f0:	011b      	lsls	r3, r3, #4
 800d4f2:	440b      	add	r3, r1
 800d4f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4f8:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = west;						//
 800d4fa:	4b03      	ldr	r3, [pc, #12]	; (800d508 <get_nextdir+0x2a4>)
 800d4fc:	2203      	movs	r2, #3
 800d4fe:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d500:	697b      	ldr	r3, [r7, #20]
 800d502:	61bb      	str	r3, [r7, #24]
 800d504:	e01a      	b.n	800d53c <get_nextdir+0x2d8>
 800d506:	bf00      	nop
 800d508:	20000000 	.word	0x20000000
 800d50c:	2000099c 	.word	0x2000099c
 800d510:	2000056c 	.word	0x2000056c
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800d514:	4b12      	ldr	r3, [pc, #72]	; (800d560 <get_nextdir+0x2fc>)
 800d516:	781b      	ldrb	r3, [r3, #0]
 800d518:	3b01      	subs	r3, #1
 800d51a:	4a11      	ldr	r2, [pc, #68]	; (800d560 <get_nextdir+0x2fc>)
 800d51c:	7852      	ldrb	r2, [r2, #1]
 800d51e:	4611      	mov	r1, r2
 800d520:	4a10      	ldr	r2, [pc, #64]	; (800d564 <get_nextdir+0x300>)
 800d522:	011b      	lsls	r3, r3, #4
 800d524:	440b      	add	r3, r1
 800d526:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d52a:	461a      	mov	r2, r3
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	4293      	cmp	r3, r2
 800d530:	d104      	bne.n	800d53c <get_nextdir+0x2d8>
		{
			Pos.NextCar = west;						//
 800d532:	4b0b      	ldr	r3, [pc, #44]	; (800d560 <get_nextdir+0x2fc>)
 800d534:	2203      	movs	r2, #3
 800d536:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d538:	697b      	ldr	r3, [r7, #20]
 800d53a:	61bb      	str	r3, [r7, #24]
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800d53c:	4b08      	ldr	r3, [pc, #32]	; (800d560 <get_nextdir+0x2fc>)
 800d53e:	7adb      	ldrb	r3, [r3, #11]
 800d540:	3304      	adds	r3, #4
 800d542:	4a07      	ldr	r2, [pc, #28]	; (800d560 <get_nextdir+0x2fc>)
 800d544:	7952      	ldrb	r2, [r2, #5]
 800d546:	1a9b      	subs	r3, r3, r2
 800d548:	425a      	negs	r2, r3
 800d54a:	f003 0303 	and.w	r3, r3, #3
 800d54e:	f002 0203 	and.w	r2, r2, #3
 800d552:	bf58      	it	pl
 800d554:	4253      	negpl	r3, r2
										//mytyedef.henum

}
 800d556:	4618      	mov	r0, r3
 800d558:	3720      	adds	r7, #32
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	20000000 	.word	0x20000000
 800d564:	2000056c 	.word	0x2000056c

0800d568 <fast_run>:
void fast_run(int x, int y,int x2, int y2, char turn_mode)
{
 800d568:	b590      	push	{r4, r7, lr}
 800d56a:	b085      	sub	sp, #20
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	60f8      	str	r0, [r7, #12]
 800d570:	60b9      	str	r1, [r7, #8]
 800d572:	607a      	str	r2, [r7, #4]
 800d574:	603b      	str	r3, [r7, #0]
//		case west:
//			Pos.X--;	//X
//			break;
//
//	}
	SearchOrFast = 1;
 800d576:	4b55      	ldr	r3, [pc, #340]	; (800d6cc <fast_run+0x164>)
 800d578:	2201      	movs	r2, #1
 800d57a:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800d57c:	4b54      	ldr	r3, [pc, #336]	; (800d6d0 <fast_run+0x168>)
 800d57e:	2200      	movs	r2, #0
 800d580:	711a      	strb	r2, [r3, #4]
	Pos.Car = north;
 800d582:	4b53      	ldr	r3, [pc, #332]	; (800d6d0 <fast_run+0x168>)
 800d584:	2200      	movs	r2, #0
 800d586:	715a      	strb	r2, [r3, #5]
	Pos.NextX = Pos.X;
 800d588:	4b51      	ldr	r3, [pc, #324]	; (800d6d0 <fast_run+0x168>)
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	4b50      	ldr	r3, [pc, #320]	; (800d6d0 <fast_run+0x168>)
 800d58e:	721a      	strb	r2, [r3, #8]
	Pos.NextY = Pos.Y + 1;
 800d590:	4b4f      	ldr	r3, [pc, #316]	; (800d6d0 <fast_run+0x168>)
 800d592:	785b      	ldrb	r3, [r3, #1]
 800d594:	3301      	adds	r3, #1
 800d596:	b2da      	uxtb	r2, r3
 800d598:	4b4d      	ldr	r3, [pc, #308]	; (800d6d0 <fast_run+0x168>)
 800d59a:	725a      	strb	r2, [r3, #9]
	Pos.NextCar = north;
 800d59c:	4b4c      	ldr	r3, [pc, #304]	; (800d6d0 <fast_run+0x168>)
 800d59e:	2200      	movs	r2, #0
 800d5a0:	72da      	strb	r2, [r3, #11]
	printf(" : %f\r\n",ExploreVelocity);
 800d5a2:	4b4c      	ldr	r3, [pc, #304]	; (800d6d4 <fast_run+0x16c>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7fa ff06 	bl	80083b8 <__aeabi_f2d>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	460c      	mov	r4, r1
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	4623      	mov	r3, r4
 800d5b4:	4848      	ldr	r0, [pc, #288]	; (800d6d8 <fast_run+0x170>)
 800d5b6:	f008 fd35 	bl	8016024 <iprintf>
	Accel(61.75, ExploreVelocity);
 800d5ba:	4b46      	ldr	r3, [pc, #280]	; (800d6d4 <fast_run+0x16c>)
 800d5bc:	edd3 7a00 	vldr	s15, [r3]
 800d5c0:	eef0 0a67 	vmov.f32	s1, s15
 800d5c4:	ed9f 0a45 	vldr	s0, [pc, #276]	; 800d6dc <fast_run+0x174>
 800d5c8:	f7fc fd62 	bl	800a090 <Accel>

 	Pos.X = Pos.NextX;
 800d5cc:	4b40      	ldr	r3, [pc, #256]	; (800d6d0 <fast_run+0x168>)
 800d5ce:	7a1a      	ldrb	r2, [r3, #8]
 800d5d0:	4b3f      	ldr	r3, [pc, #252]	; (800d6d0 <fast_run+0x168>)
 800d5d2:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800d5d4:	4b3e      	ldr	r3, [pc, #248]	; (800d6d0 <fast_run+0x168>)
 800d5d6:	7a5a      	ldrb	r2, [r3, #9]
 800d5d8:	4b3d      	ldr	r3, [pc, #244]	; (800d6d0 <fast_run+0x168>)
 800d5da:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;	//
 800d5dc:	4b3c      	ldr	r3, [pc, #240]	; (800d6d0 <fast_run+0x168>)
 800d5de:	7ada      	ldrb	r2, [r3, #11]
 800d5e0:	4b3b      	ldr	r3, [pc, #236]	; (800d6d0 <fast_run+0x168>)
 800d5e2:	715a      	strb	r2, [r3, #5]

	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d5e4:	e055      	b.n	800d692 <fast_run+0x12a>
		Pos.Dir = get_nextdir(x,y,0x03);//
 800d5e6:	2203      	movs	r2, #3
 800d5e8:	68b9      	ldr	r1, [r7, #8]
 800d5ea:	68f8      	ldr	r0, [r7, #12]
 800d5ec:	f7ff fe3a 	bl	800d264 <get_nextdir>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	b2da      	uxtb	r2, r3
 800d5f4:	4b36      	ldr	r3, [pc, #216]	; (800d6d0 <fast_run+0x168>)
 800d5f6:	711a      	strb	r2, [r3, #4]
		//
		//printf("%d,%d\r\n",Pos.X,Pos.Y);
		switch(Pos.NextCar)//
 800d5f8:	4b35      	ldr	r3, [pc, #212]	; (800d6d0 <fast_run+0x168>)
 800d5fa:	7adb      	ldrb	r3, [r3, #11]
 800d5fc:	2b03      	cmp	r3, #3
 800d5fe:	d837      	bhi.n	800d670 <fast_run+0x108>
 800d600:	a201      	add	r2, pc, #4	; (adr r2, 800d608 <fast_run+0xa0>)
 800d602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d606:	bf00      	nop
 800d608:	0800d619 	.word	0x0800d619
 800d60c:	0800d62f 	.word	0x0800d62f
 800d610:	0800d645 	.word	0x0800d645
 800d614:	0800d65b 	.word	0x0800d65b
		{
			case north:
				Pos.NextX = Pos.X;
 800d618:	4b2d      	ldr	r3, [pc, #180]	; (800d6d0 <fast_run+0x168>)
 800d61a:	781a      	ldrb	r2, [r3, #0]
 800d61c:	4b2c      	ldr	r3, [pc, #176]	; (800d6d0 <fast_run+0x168>)
 800d61e:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y + 1;	//Y
 800d620:	4b2b      	ldr	r3, [pc, #172]	; (800d6d0 <fast_run+0x168>)
 800d622:	785b      	ldrb	r3, [r3, #1]
 800d624:	3301      	adds	r3, #1
 800d626:	b2da      	uxtb	r2, r3
 800d628:	4b29      	ldr	r3, [pc, #164]	; (800d6d0 <fast_run+0x168>)
 800d62a:	725a      	strb	r2, [r3, #9]
				break;
 800d62c:	e020      	b.n	800d670 <fast_run+0x108>

			case east:
				Pos.NextX = Pos.X + 1;	//X
 800d62e:	4b28      	ldr	r3, [pc, #160]	; (800d6d0 <fast_run+0x168>)
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	3301      	adds	r3, #1
 800d634:	b2da      	uxtb	r2, r3
 800d636:	4b26      	ldr	r3, [pc, #152]	; (800d6d0 <fast_run+0x168>)
 800d638:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y;
 800d63a:	4b25      	ldr	r3, [pc, #148]	; (800d6d0 <fast_run+0x168>)
 800d63c:	785a      	ldrb	r2, [r3, #1]
 800d63e:	4b24      	ldr	r3, [pc, #144]	; (800d6d0 <fast_run+0x168>)
 800d640:	725a      	strb	r2, [r3, #9]
				break;
 800d642:	e015      	b.n	800d670 <fast_run+0x108>

			case south:
				Pos.NextX = Pos.X;
 800d644:	4b22      	ldr	r3, [pc, #136]	; (800d6d0 <fast_run+0x168>)
 800d646:	781a      	ldrb	r2, [r3, #0]
 800d648:	4b21      	ldr	r3, [pc, #132]	; (800d6d0 <fast_run+0x168>)
 800d64a:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y - 1;	//Y
 800d64c:	4b20      	ldr	r3, [pc, #128]	; (800d6d0 <fast_run+0x168>)
 800d64e:	785b      	ldrb	r3, [r3, #1]
 800d650:	3b01      	subs	r3, #1
 800d652:	b2da      	uxtb	r2, r3
 800d654:	4b1e      	ldr	r3, [pc, #120]	; (800d6d0 <fast_run+0x168>)
 800d656:	725a      	strb	r2, [r3, #9]
				break;
 800d658:	e00a      	b.n	800d670 <fast_run+0x108>

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800d65a:	4b1d      	ldr	r3, [pc, #116]	; (800d6d0 <fast_run+0x168>)
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	3b01      	subs	r3, #1
 800d660:	b2da      	uxtb	r2, r3
 800d662:	4b1b      	ldr	r3, [pc, #108]	; (800d6d0 <fast_run+0x168>)
 800d664:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y;
 800d666:	4b1a      	ldr	r3, [pc, #104]	; (800d6d0 <fast_run+0x168>)
 800d668:	785a      	ldrb	r2, [r3, #1]
 800d66a:	4b19      	ldr	r3, [pc, #100]	; (800d6d0 <fast_run+0x168>)
 800d66c:	725a      	strb	r2, [r3, #9]
				break;
 800d66e:	bf00      	nop

		}
		SelectAction(turn_mode);
 800d670:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d674:	4618      	mov	r0, r3
 800d676:	f7fd fba1 	bl	800adbc <SelectAction>
	 	Pos.X = Pos.NextX;
 800d67a:	4b15      	ldr	r3, [pc, #84]	; (800d6d0 <fast_run+0x168>)
 800d67c:	7a1a      	ldrb	r2, [r3, #8]
 800d67e:	4b14      	ldr	r3, [pc, #80]	; (800d6d0 <fast_run+0x168>)
 800d680:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800d682:	4b13      	ldr	r3, [pc, #76]	; (800d6d0 <fast_run+0x168>)
 800d684:	7a5a      	ldrb	r2, [r3, #9]
 800d686:	4b12      	ldr	r3, [pc, #72]	; (800d6d0 <fast_run+0x168>)
 800d688:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800d68a:	4b11      	ldr	r3, [pc, #68]	; (800d6d0 <fast_run+0x168>)
 800d68c:	7ada      	ldrb	r2, [r3, #11]
 800d68e:	4b10      	ldr	r3, [pc, #64]	; (800d6d0 <fast_run+0x168>)
 800d690:	715a      	strb	r2, [r3, #5]
	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d692:	4b0f      	ldr	r3, [pc, #60]	; (800d6d0 <fast_run+0x168>)
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	461a      	mov	r2, r3
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	4293      	cmp	r3, r2
 800d69c:	dca3      	bgt.n	800d5e6 <fast_run+0x7e>
 800d69e:	4b0c      	ldr	r3, [pc, #48]	; (800d6d0 <fast_run+0x168>)
 800d6a0:	781b      	ldrb	r3, [r3, #0]
 800d6a2:	461a      	mov	r2, r3
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	4293      	cmp	r3, r2
 800d6a8:	db9d      	blt.n	800d5e6 <fast_run+0x7e>
 800d6aa:	4b09      	ldr	r3, [pc, #36]	; (800d6d0 <fast_run+0x168>)
 800d6ac:	785b      	ldrb	r3, [r3, #1]
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	dc97      	bgt.n	800d5e6 <fast_run+0x7e>
 800d6b6:	4b06      	ldr	r3, [pc, #24]	; (800d6d0 <fast_run+0x168>)
 800d6b8:	785b      	ldrb	r3, [r3, #1]
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	db91      	blt.n	800d5e6 <fast_run+0x7e>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800d6c2:	bf00      	nop
 800d6c4:	3714      	adds	r7, #20
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd90      	pop	{r4, r7, pc}
 800d6ca:	bf00      	nop
 800d6cc:	20000b9c 	.word	0x20000b9c
 800d6d0:	20000000 	.word	0x20000000
 800d6d4:	2000076c 	.word	0x2000076c
 800d6d8:	0801a4e0 	.word	0x0801a4e0
 800d6dc:	42770000 	.word	0x42770000

0800d6e0 <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800d6e8:	1d39      	adds	r1, r7, #4
 800d6ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	4803      	ldr	r0, [pc, #12]	; (800d700 <__io_putchar+0x20>)
 800d6f2:	f007 f8cb 	bl	801488c <HAL_UART_Transmit>
	return ch;
 800d6f6:	687b      	ldr	r3, [r7, #4]
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3708      	adds	r7, #8
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}
 800d700:	20000d4c 	.word	0x20000d4c

0800d704 <__io_getchar>:
int __io_getchar(void) {
 800d704:	b580      	push	{r7, lr}
 800d706:	b082      	sub	sp, #8
 800d708:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800d70a:	2302      	movs	r3, #2
 800d70c:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800d70e:	e007      	b.n	800d720 <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800d710:	1db9      	adds	r1, r7, #6
 800d712:	230a      	movs	r3, #10
 800d714:	2201      	movs	r2, #1
 800d716:	4806      	ldr	r0, [pc, #24]	; (800d730 <__io_getchar+0x2c>)
 800d718:	f007 f951 	bl	80149be <HAL_UART_Receive>
 800d71c:	4603      	mov	r3, r0
 800d71e:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800d720:	79fb      	ldrb	r3, [r7, #7]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d1f4      	bne.n	800d710 <__io_getchar+0xc>
//{
//	return 0;
//	break;
//}
}
return(Data);
 800d726:	79bb      	ldrb	r3, [r7, #6]
}
 800d728:	4618      	mov	r0, r3
 800d72a:	3708      	adds	r7, #8
 800d72c:	46bd      	mov	sp, r7
 800d72e:	bd80      	pop	{r7, pc}
 800d730:	20000d4c 	.word	0x20000d4c

0800d734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b082      	sub	sp, #8
 800d738:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d73a:	f002 fd93 	bl	8010264 <HAL_Init>

  /* USER CODE BEGIN Init */

  //??
  MX_GPIO_Init();
 800d73e:	f000 fcfd 	bl	800e13c <MX_GPIO_Init>
  MX_DMA_Init();
 800d742:	f000 fcd3 	bl	800e0ec <MX_DMA_Init>
  MX_ADC1_Init();
 800d746:	f000 f917 	bl	800d978 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d74a:	f000 f983 	bl	800da54 <MX_ADC2_Init>

  ADCStart();
 800d74e:	f001 fa15 	bl	800eb7c <ADCStart>
  BatteryCheck( (int)adc1[2] );
 800d752:	4b4f      	ldr	r3, [pc, #316]	; (800d890 <main+0x15c>)
 800d754:	689b      	ldr	r3, [r3, #8]
 800d756:	4618      	mov	r0, r3
 800d758:	f002 fc74 	bl	8010044 <BatteryCheck>
  ADCStop();
 800d75c:	f001 fa2e 	bl	800ebbc <ADCStop>

  //? //????
  MX_TIM3_Init();
 800d760:	f000 fad4 	bl	800dd0c <MX_TIM3_Init>

  int8_t startup_mode;
  ModeSelect(0, 7, &startup_mode);
 800d764:	1dfb      	adds	r3, r7, #7
 800d766:	461a      	mov	r2, r3
 800d768:	2107      	movs	r1, #7
 800d76a:	2000      	movs	r0, #0
 800d76c:	f002 fcc2 	bl	80100f4 <ModeSelect>
  Signal( startup_mode );
 800d770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d774:	4618      	mov	r0, r3
 800d776:	f002 fc45 	bl	8010004 <Signal>
  //MAX45mA

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d77a:	f000 f893 	bl	800d8a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d77e:	f000 fcdd 	bl	800e13c <MX_GPIO_Init>
  MX_DMA_Init();
 800d782:	f000 fcb3 	bl	800e0ec <MX_DMA_Init>
  MX_ADC1_Init();
 800d786:	f000 f8f7 	bl	800d978 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d78a:	f000 f963 	bl	800da54 <MX_ADC2_Init>
  MX_TIM3_Init();
 800d78e:	f000 fabd 	bl	800dd0c <MX_TIM3_Init>
  MX_TIM2_Init();
 800d792:	f000 fa45 	bl	800dc20 <MX_TIM2_Init>
  MX_SPI3_Init();
 800d796:	f000 f9bd 	bl	800db14 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800d79a:	f000 fc7d 	bl	800e098 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800d79e:	f000 fb5d 	bl	800de5c <MX_TIM5_Init>
  MX_TIM4_Init();
 800d7a2:	f000 fb07 	bl	800ddb4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800d7a6:	f000 fbcf 	bl	800df48 <MX_TIM8_Init>
  MX_TIM1_Init();
 800d7aa:	f000 f9e9 	bl	800db80 <MX_TIM1_Init>

  }

#endif

  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);//1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz????);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800d7ae:	ed9f 1a39 	vldr	s2, [pc, #228]	; 800d894 <main+0x160>
 800d7b2:	eddf 0a39 	vldr	s1, [pc, #228]	; 800d898 <main+0x164>
 800d7b6:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800d89c <main+0x168>
 800d7ba:	2004      	movs	r0, #4
 800d7bc:	f002 fa54 	bl	800fc68 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);// 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800d7c0:	ed9f 1a34 	vldr	s2, [pc, #208]	; 800d894 <main+0x160>
 800d7c4:	eddf 0a34 	vldr	s1, [pc, #208]	; 800d898 <main+0x164>
 800d7c8:	ed9f 0a34 	vldr	s0, [pc, #208]	; 800d89c <main+0x168>
 800d7cc:	2005      	movs	r0, #5
 800d7ce:	f002 fa4b 	bl	800fc68 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800d7d2:	ed9f 1a33 	vldr	s2, [pc, #204]	; 800d8a0 <main+0x16c>
 800d7d6:	eddf 0a32 	vldr	s1, [pc, #200]	; 800d8a0 <main+0x16c>
 800d7da:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d7de:	2000      	movs	r0, #0
 800d7e0:	f002 fa42 	bl	800fc68 <PIDSetGain>
  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800d7e4:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 800d8a0 <main+0x16c>
 800d7e8:	eddf 0a2d 	vldr	s1, [pc, #180]	; 800d8a0 <main+0x16c>
 800d7ec:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800d89c <main+0x168>
 800d7f0:	2008      	movs	r0, #8
 800d7f2:	f002 fa39 	bl	800fc68 <PIDSetGain>
  PIDSetGain(D_WALL_PID, 6, 0, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800d7f6:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 800d8a0 <main+0x16c>
 800d7fa:	eddf 0a29 	vldr	s1, [pc, #164]	; 800d8a0 <main+0x16c>
 800d7fe:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800d802:	2001      	movs	r0, #1
 800d804:	f002 fa30 	bl	800fc68 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d808:	ed9f 1a25 	vldr	s2, [pc, #148]	; 800d8a0 <main+0x16c>
 800d80c:	eddf 0a24 	vldr	s1, [pc, #144]	; 800d8a0 <main+0x16c>
 800d810:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d814:	2002      	movs	r0, #2
 800d816:	f002 fa27 	bl	800fc68 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d81a:	ed9f 1a21 	vldr	s2, [pc, #132]	; 800d8a0 <main+0x16c>
 800d81e:	eddf 0a20 	vldr	s1, [pc, #128]	; 800d8a0 <main+0x16c>
 800d822:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d826:	2003      	movs	r0, #3
 800d828:	f002 fa1e 	bl	800fc68 <PIDSetGain>

  while (1)
  {
	  switch( startup_mode )
 800d82c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d830:	2b07      	cmp	r3, #7
 800d832:	d82b      	bhi.n	800d88c <main+0x158>
 800d834:	a201      	add	r2, pc, #4	; (adr r2, 800d83c <main+0x108>)
 800d836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d83a:	bf00      	nop
 800d83c:	0800d85d 	.word	0x0800d85d
 800d840:	0800d863 	.word	0x0800d863
 800d844:	0800d869 	.word	0x0800d869
 800d848:	0800d86f 	.word	0x0800d86f
 800d84c:	0800d875 	.word	0x0800d875
 800d850:	0800d87b 	.word	0x0800d87b
 800d854:	0800d881 	.word	0x0800d881
 800d858:	0800d887 	.word	0x0800d887
	  {
	  case PARAMETERSETTING:

		  ParameterSetting();
 800d85c:	f7fe fd34 	bl	800c2c8 <ParameterSetting>
		//wall_flash_print();
		  break;
 800d860:	e015      	b.n	800d88e <main+0x15a>
	  case 1:
		  GainTestRWall();
 800d862:	f7fe fd39 	bl	800c2d8 <GainTestRWall>
		  break;
 800d866:	e012      	b.n	800d88e <main+0x15a>
	  case GAINTEST:
		  GainTestDWall();
 800d868:	f7fe fd72 	bl	800c350 <GainTestDWall>
		  break;
 800d86c:	e00f      	b.n	800d88e <main+0x15a>
	  case DEBUGGER:
		  Debug();
 800d86e:	f7fe fc9f 	bl	800c1b0 <Debug>
		  break;
 800d872:	e00c      	b.n	800d88e <main+0x15a>
	  case FASTEST_RUN:
		  //GainTestLWall();
		  FastestRun();
 800d874:	f7fe fea6 	bl	800c5c4 <FastestRun>
		  break;
 800d878:	e009      	b.n	800d88e <main+0x15a>
	  case 5:
		  GainTestAVelo();
 800d87a:	f7fe fdd3 	bl	800c424 <GainTestAVelo>
		  break;
 800d87e:	e006      	b.n	800d88e <main+0x15a>
	  case EXPLORE:
		  Explore();
 800d880:	f7fe ffc2 	bl	800c808 <Explore>
		  break;
 800d884:	e003      	b.n	800d88e <main+0x15a>
	  case WRITINGFREE:
		  WritingFree();
 800d886:	f7fe fe0d 	bl	800c4a4 <WritingFree>
		  break;
 800d88a:	e000      	b.n	800d88e <main+0x15a>
	  default :
		  break;
 800d88c:	bf00      	nop
	  switch( startup_mode )
 800d88e:	e7cd      	b.n	800d82c <main+0xf8>
 800d890:	200002bc 	.word	0x200002bc
 800d894:	3a83126f 	.word	0x3a83126f
 800d898:	452f0000 	.word	0x452f0000
 800d89c:	4169999a 	.word	0x4169999a
 800d8a0:	00000000 	.word	0x00000000

0800d8a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b094      	sub	sp, #80	; 0x50
 800d8a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d8aa:	f107 0320 	add.w	r3, r7, #32
 800d8ae:	2230      	movs	r2, #48	; 0x30
 800d8b0:	2100      	movs	r1, #0
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f007 fd6f 	bl	8015396 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d8b8:	f107 030c 	add.w	r3, r7, #12
 800d8bc:	2200      	movs	r2, #0
 800d8be:	601a      	str	r2, [r3, #0]
 800d8c0:	605a      	str	r2, [r3, #4]
 800d8c2:	609a      	str	r2, [r3, #8]
 800d8c4:	60da      	str	r2, [r3, #12]
 800d8c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	60bb      	str	r3, [r7, #8]
 800d8cc:	4b28      	ldr	r3, [pc, #160]	; (800d970 <SystemClock_Config+0xcc>)
 800d8ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8d0:	4a27      	ldr	r2, [pc, #156]	; (800d970 <SystemClock_Config+0xcc>)
 800d8d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8d6:	6413      	str	r3, [r2, #64]	; 0x40
 800d8d8:	4b25      	ldr	r3, [pc, #148]	; (800d970 <SystemClock_Config+0xcc>)
 800d8da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d8e0:	60bb      	str	r3, [r7, #8]
 800d8e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	607b      	str	r3, [r7, #4]
 800d8e8:	4b22      	ldr	r3, [pc, #136]	; (800d974 <SystemClock_Config+0xd0>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	4a21      	ldr	r2, [pc, #132]	; (800d974 <SystemClock_Config+0xd0>)
 800d8ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d8f2:	6013      	str	r3, [r2, #0]
 800d8f4:	4b1f      	ldr	r3, [pc, #124]	; (800d974 <SystemClock_Config+0xd0>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d8fc:	607b      	str	r3, [r7, #4]
 800d8fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d900:	2301      	movs	r3, #1
 800d902:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d908:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d90a:	2302      	movs	r3, #2
 800d90c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d90e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d912:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d914:	2304      	movs	r3, #4
 800d916:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800d918:	23a8      	movs	r3, #168	; 0xa8
 800d91a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d91c:	2302      	movs	r3, #2
 800d91e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800d920:	2304      	movs	r3, #4
 800d922:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d924:	f107 0320 	add.w	r3, r7, #32
 800d928:	4618      	mov	r0, r3
 800d92a:	f004 fa13 	bl	8011d54 <HAL_RCC_OscConfig>
 800d92e:	4603      	mov	r3, r0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d001      	beq.n	800d938 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800d934:	f000 fcc8 	bl	800e2c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d938:	230f      	movs	r3, #15
 800d93a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d93c:	2302      	movs	r3, #2
 800d93e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d940:	2300      	movs	r3, #0
 800d942:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d944:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d948:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d94a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d94e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d950:	f107 030c 	add.w	r3, r7, #12
 800d954:	2105      	movs	r1, #5
 800d956:	4618      	mov	r0, r3
 800d958:	f004 fc6c 	bl	8012234 <HAL_RCC_ClockConfig>
 800d95c:	4603      	mov	r3, r0
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d001      	beq.n	800d966 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800d962:	f000 fcb1 	bl	800e2c8 <Error_Handler>
  }
}
 800d966:	bf00      	nop
 800d968:	3750      	adds	r7, #80	; 0x50
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
 800d96e:	bf00      	nop
 800d970:	40023800 	.word	0x40023800
 800d974:	40007000 	.word	0x40007000

0800d978 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b084      	sub	sp, #16
 800d97c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d97e:	463b      	mov	r3, r7
 800d980:	2200      	movs	r2, #0
 800d982:	601a      	str	r2, [r3, #0]
 800d984:	605a      	str	r2, [r3, #4]
 800d986:	609a      	str	r2, [r3, #8]
 800d988:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800d98a:	4b2f      	ldr	r3, [pc, #188]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d98c:	4a2f      	ldr	r2, [pc, #188]	; (800da4c <MX_ADC1_Init+0xd4>)
 800d98e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d990:	4b2d      	ldr	r3, [pc, #180]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d992:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d996:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d998:	4b2b      	ldr	r3, [pc, #172]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d99a:	2200      	movs	r2, #0
 800d99c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800d99e:	4b2a      	ldr	r3, [pc, #168]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9a0:	2201      	movs	r2, #1
 800d9a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d9a4:	4b28      	ldr	r3, [pc, #160]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d9aa:	4b27      	ldr	r3, [pc, #156]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d9b2:	4b25      	ldr	r3, [pc, #148]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d9b8:	4b23      	ldr	r3, [pc, #140]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9ba:	4a25      	ldr	r2, [pc, #148]	; (800da50 <MX_ADC1_Init+0xd8>)
 800d9bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d9be:	4b22      	ldr	r3, [pc, #136]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800d9c4:	4b20      	ldr	r3, [pc, #128]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9c6:	2203      	movs	r2, #3
 800d9c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800d9ca:	4b1f      	ldr	r3, [pc, #124]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d9d2:	4b1d      	ldr	r3, [pc, #116]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d9d8:	481b      	ldr	r0, [pc, #108]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9da:	f002 fcd7 	bl	801038c <HAL_ADC_Init>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d001      	beq.n	800d9e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800d9e4:	f000 fc70 	bl	800e2c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800d9e8:	230a      	movs	r3, #10
 800d9ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d9f0:	2303      	movs	r3, #3
 800d9f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d9f4:	463b      	mov	r3, r7
 800d9f6:	4619      	mov	r1, r3
 800d9f8:	4813      	ldr	r0, [pc, #76]	; (800da48 <MX_ADC1_Init+0xd0>)
 800d9fa:	f002 fe65 	bl	80106c8 <HAL_ADC_ConfigChannel>
 800d9fe:	4603      	mov	r3, r0
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800da04:	f000 fc60 	bl	800e2c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800da08:	230e      	movs	r3, #14
 800da0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800da0c:	2302      	movs	r3, #2
 800da0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da10:	463b      	mov	r3, r7
 800da12:	4619      	mov	r1, r3
 800da14:	480c      	ldr	r0, [pc, #48]	; (800da48 <MX_ADC1_Init+0xd0>)
 800da16:	f002 fe57 	bl	80106c8 <HAL_ADC_ConfigChannel>
 800da1a:	4603      	mov	r3, r0
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d001      	beq.n	800da24 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800da20:	f000 fc52 	bl	800e2c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800da24:	2309      	movs	r3, #9
 800da26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800da28:	2303      	movs	r3, #3
 800da2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da2c:	463b      	mov	r3, r7
 800da2e:	4619      	mov	r1, r3
 800da30:	4805      	ldr	r0, [pc, #20]	; (800da48 <MX_ADC1_Init+0xd0>)
 800da32:	f002 fe49 	bl	80106c8 <HAL_ADC_ConfigChannel>
 800da36:	4603      	mov	r3, r0
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d001      	beq.n	800da40 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800da3c:	f000 fc44 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800da40:	bf00      	nop
 800da42:	3710      	adds	r7, #16
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	20000d04 	.word	0x20000d04
 800da4c:	40012000 	.word	0x40012000
 800da50:	0f000001 	.word	0x0f000001

0800da54 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b084      	sub	sp, #16
 800da58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800da5a:	463b      	mov	r3, r7
 800da5c:	2200      	movs	r2, #0
 800da5e:	601a      	str	r2, [r3, #0]
 800da60:	605a      	str	r2, [r3, #4]
 800da62:	609a      	str	r2, [r3, #8]
 800da64:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800da66:	4b28      	ldr	r3, [pc, #160]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da68:	4a28      	ldr	r2, [pc, #160]	; (800db0c <MX_ADC2_Init+0xb8>)
 800da6a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800da6c:	4b26      	ldr	r3, [pc, #152]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800da72:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800da74:	4b24      	ldr	r3, [pc, #144]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da76:	2200      	movs	r2, #0
 800da78:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800da7a:	4b23      	ldr	r3, [pc, #140]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da7c:	2201      	movs	r2, #1
 800da7e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800da80:	4b21      	ldr	r3, [pc, #132]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da82:	2201      	movs	r2, #1
 800da84:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800da86:	4b20      	ldr	r3, [pc, #128]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da88:	2200      	movs	r2, #0
 800da8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800da8e:	4b1e      	ldr	r3, [pc, #120]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da90:	2200      	movs	r2, #0
 800da92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800da94:	4b1c      	ldr	r3, [pc, #112]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da96:	4a1e      	ldr	r2, [pc, #120]	; (800db10 <MX_ADC2_Init+0xbc>)
 800da98:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800da9a:	4b1b      	ldr	r3, [pc, #108]	; (800db08 <MX_ADC2_Init+0xb4>)
 800da9c:	2200      	movs	r2, #0
 800da9e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800daa0:	4b19      	ldr	r3, [pc, #100]	; (800db08 <MX_ADC2_Init+0xb4>)
 800daa2:	2202      	movs	r2, #2
 800daa4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800daa6:	4b18      	ldr	r3, [pc, #96]	; (800db08 <MX_ADC2_Init+0xb4>)
 800daa8:	2201      	movs	r2, #1
 800daaa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800daae:	4b16      	ldr	r3, [pc, #88]	; (800db08 <MX_ADC2_Init+0xb4>)
 800dab0:	2201      	movs	r2, #1
 800dab2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800dab4:	4814      	ldr	r0, [pc, #80]	; (800db08 <MX_ADC2_Init+0xb4>)
 800dab6:	f002 fc69 	bl	801038c <HAL_ADC_Init>
 800daba:	4603      	mov	r3, r0
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d001      	beq.n	800dac4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800dac0:	f000 fc02 	bl	800e2c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800dac4:	230b      	movs	r3, #11
 800dac6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800dac8:	2301      	movs	r3, #1
 800daca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800dacc:	2303      	movs	r3, #3
 800dace:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dad0:	463b      	mov	r3, r7
 800dad2:	4619      	mov	r1, r3
 800dad4:	480c      	ldr	r0, [pc, #48]	; (800db08 <MX_ADC2_Init+0xb4>)
 800dad6:	f002 fdf7 	bl	80106c8 <HAL_ADC_ConfigChannel>
 800dada:	4603      	mov	r3, r0
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d001      	beq.n	800dae4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800dae0:	f000 fbf2 	bl	800e2c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800dae4:	230f      	movs	r3, #15
 800dae6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800dae8:	2302      	movs	r3, #2
 800daea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800daec:	463b      	mov	r3, r7
 800daee:	4619      	mov	r1, r3
 800daf0:	4805      	ldr	r0, [pc, #20]	; (800db08 <MX_ADC2_Init+0xb4>)
 800daf2:	f002 fde9 	bl	80106c8 <HAL_ADC_ConfigChannel>
 800daf6:	4603      	mov	r3, r0
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d001      	beq.n	800db00 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800dafc:	f000 fbe4 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800db00:	bf00      	nop
 800db02:	3710      	adds	r7, #16
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}
 800db08:	20000c24 	.word	0x20000c24
 800db0c:	40012100 	.word	0x40012100
 800db10:	0f000001 	.word	0x0f000001

0800db14 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800db18:	4b17      	ldr	r3, [pc, #92]	; (800db78 <MX_SPI3_Init+0x64>)
 800db1a:	4a18      	ldr	r2, [pc, #96]	; (800db7c <MX_SPI3_Init+0x68>)
 800db1c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800db1e:	4b16      	ldr	r3, [pc, #88]	; (800db78 <MX_SPI3_Init+0x64>)
 800db20:	f44f 7282 	mov.w	r2, #260	; 0x104
 800db24:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800db26:	4b14      	ldr	r3, [pc, #80]	; (800db78 <MX_SPI3_Init+0x64>)
 800db28:	2200      	movs	r2, #0
 800db2a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800db2c:	4b12      	ldr	r3, [pc, #72]	; (800db78 <MX_SPI3_Init+0x64>)
 800db2e:	2200      	movs	r2, #0
 800db30:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800db32:	4b11      	ldr	r3, [pc, #68]	; (800db78 <MX_SPI3_Init+0x64>)
 800db34:	2202      	movs	r2, #2
 800db36:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800db38:	4b0f      	ldr	r3, [pc, #60]	; (800db78 <MX_SPI3_Init+0x64>)
 800db3a:	2201      	movs	r2, #1
 800db3c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800db3e:	4b0e      	ldr	r3, [pc, #56]	; (800db78 <MX_SPI3_Init+0x64>)
 800db40:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db44:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800db46:	4b0c      	ldr	r3, [pc, #48]	; (800db78 <MX_SPI3_Init+0x64>)
 800db48:	2228      	movs	r2, #40	; 0x28
 800db4a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800db4c:	4b0a      	ldr	r3, [pc, #40]	; (800db78 <MX_SPI3_Init+0x64>)
 800db4e:	2200      	movs	r2, #0
 800db50:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800db52:	4b09      	ldr	r3, [pc, #36]	; (800db78 <MX_SPI3_Init+0x64>)
 800db54:	2200      	movs	r2, #0
 800db56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800db58:	4b07      	ldr	r3, [pc, #28]	; (800db78 <MX_SPI3_Init+0x64>)
 800db5a:	2200      	movs	r2, #0
 800db5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800db5e:	4b06      	ldr	r3, [pc, #24]	; (800db78 <MX_SPI3_Init+0x64>)
 800db60:	220a      	movs	r2, #10
 800db62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800db64:	4804      	ldr	r0, [pc, #16]	; (800db78 <MX_SPI3_Init+0x64>)
 800db66:	f004 fd57 	bl	8012618 <HAL_SPI_Init>
 800db6a:	4603      	mov	r3, r0
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d001      	beq.n	800db74 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800db70:	f000 fbaa 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800db74:	bf00      	nop
 800db76:	bd80      	pop	{r7, pc}
 800db78:	20000cac 	.word	0x20000cac
 800db7c:	40003c00 	.word	0x40003c00

0800db80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b086      	sub	sp, #24
 800db84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800db86:	f107 0308 	add.w	r3, r7, #8
 800db8a:	2200      	movs	r2, #0
 800db8c:	601a      	str	r2, [r3, #0]
 800db8e:	605a      	str	r2, [r3, #4]
 800db90:	609a      	str	r2, [r3, #8]
 800db92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800db94:	463b      	mov	r3, r7
 800db96:	2200      	movs	r2, #0
 800db98:	601a      	str	r2, [r3, #0]
 800db9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800db9c:	4b1e      	ldr	r3, [pc, #120]	; (800dc18 <MX_TIM1_Init+0x98>)
 800db9e:	4a1f      	ldr	r2, [pc, #124]	; (800dc1c <MX_TIM1_Init+0x9c>)
 800dba0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800dba2:	4b1d      	ldr	r3, [pc, #116]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dba4:	22a7      	movs	r2, #167	; 0xa7
 800dba6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dba8:	4b1b      	ldr	r3, [pc, #108]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800dbae:	4b1a      	ldr	r3, [pc, #104]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbb0:	f240 32e7 	movw	r2, #999	; 0x3e7
 800dbb4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dbb6:	4b18      	ldr	r3, [pc, #96]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbb8:	2200      	movs	r2, #0
 800dbba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800dbbc:	4b16      	ldr	r3, [pc, #88]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dbc2:	4b15      	ldr	r3, [pc, #84]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800dbc8:	4813      	ldr	r0, [pc, #76]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbca:	f005 fa79 	bl	80130c0 <HAL_TIM_Base_Init>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800dbd4:	f000 fb78 	bl	800e2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dbd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dbdc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800dbde:	f107 0308 	add.w	r3, r7, #8
 800dbe2:	4619      	mov	r1, r3
 800dbe4:	480c      	ldr	r0, [pc, #48]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dbe6:	f006 f843 	bl	8013c70 <HAL_TIM_ConfigClockSource>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d001      	beq.n	800dbf4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800dbf0:	f000 fb6a 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800dbfc:	463b      	mov	r3, r7
 800dbfe:	4619      	mov	r1, r3
 800dc00:	4805      	ldr	r0, [pc, #20]	; (800dc18 <MX_TIM1_Init+0x98>)
 800dc02:	f006 fcef 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800dc06:	4603      	mov	r3, r0
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d001      	beq.n	800dc10 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800dc0c:	f000 fb5c 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800dc10:	bf00      	nop
 800dc12:	3718      	adds	r7, #24
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}
 800dc18:	20000dec 	.word	0x20000dec
 800dc1c:	40010000 	.word	0x40010000

0800dc20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b08e      	sub	sp, #56	; 0x38
 800dc24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dc26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	601a      	str	r2, [r3, #0]
 800dc2e:	605a      	str	r2, [r3, #4]
 800dc30:	609a      	str	r2, [r3, #8]
 800dc32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dc34:	f107 0320 	add.w	r3, r7, #32
 800dc38:	2200      	movs	r2, #0
 800dc3a:	601a      	str	r2, [r3, #0]
 800dc3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dc3e:	1d3b      	adds	r3, r7, #4
 800dc40:	2200      	movs	r2, #0
 800dc42:	601a      	str	r2, [r3, #0]
 800dc44:	605a      	str	r2, [r3, #4]
 800dc46:	609a      	str	r2, [r3, #8]
 800dc48:	60da      	str	r2, [r3, #12]
 800dc4a:	611a      	str	r2, [r3, #16]
 800dc4c:	615a      	str	r2, [r3, #20]
 800dc4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800dc50:	4b2d      	ldr	r3, [pc, #180]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800dc56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800dc58:	4b2b      	ldr	r3, [pc, #172]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dc5e:	4b2a      	ldr	r3, [pc, #168]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc60:	2200      	movs	r2, #0
 800dc62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800dc64:	4b28      	ldr	r3, [pc, #160]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc66:	f241 0267 	movw	r2, #4199	; 0x1067
 800dc6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dc6c:	4b26      	ldr	r3, [pc, #152]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc6e:	2200      	movs	r2, #0
 800dc70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dc72:	4b25      	ldr	r3, [pc, #148]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc74:	2200      	movs	r2, #0
 800dc76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800dc78:	4823      	ldr	r0, [pc, #140]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc7a:	f005 fa21 	bl	80130c0 <HAL_TIM_Base_Init>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d001      	beq.n	800dc88 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800dc84:	f000 fb20 	bl	800e2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dc88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dc8c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800dc8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc92:	4619      	mov	r1, r3
 800dc94:	481c      	ldr	r0, [pc, #112]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dc96:	f005 ffeb 	bl	8013c70 <HAL_TIM_ConfigClockSource>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d001      	beq.n	800dca4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800dca0:	f000 fb12 	bl	800e2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800dca4:	4818      	ldr	r0, [pc, #96]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dca6:	f005 fbd9 	bl	801345c <HAL_TIM_PWM_Init>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d001      	beq.n	800dcb4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800dcb0:	f000 fb0a 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dcbc:	f107 0320 	add.w	r3, r7, #32
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	4811      	ldr	r0, [pc, #68]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dcc4:	f006 fc8e 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d001      	beq.n	800dcd2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800dcce:	f000 fafb 	bl	800e2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dcd2:	2360      	movs	r3, #96	; 0x60
 800dcd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dcde:	2300      	movs	r3, #0
 800dce0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dce2:	1d3b      	adds	r3, r7, #4
 800dce4:	220c      	movs	r2, #12
 800dce6:	4619      	mov	r1, r3
 800dce8:	4807      	ldr	r0, [pc, #28]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dcea:	f005 fefb 	bl	8013ae4 <HAL_TIM_PWM_ConfigChannel>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d001      	beq.n	800dcf8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800dcf4:	f000 fae8 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800dcf8:	4803      	ldr	r0, [pc, #12]	; (800dd08 <MX_TIM2_Init+0xe8>)
 800dcfa:	f000 fd3f 	bl	800e77c <HAL_TIM_MspPostInit>

}
 800dcfe:	bf00      	nop
 800dd00:	3738      	adds	r7, #56	; 0x38
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	2000023c 	.word	0x2000023c

0800dd0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b08c      	sub	sp, #48	; 0x30
 800dd10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800dd12:	f107 030c 	add.w	r3, r7, #12
 800dd16:	2224      	movs	r2, #36	; 0x24
 800dd18:	2100      	movs	r1, #0
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f007 fb3b 	bl	8015396 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dd20:	1d3b      	adds	r3, r7, #4
 800dd22:	2200      	movs	r2, #0
 800dd24:	601a      	str	r2, [r3, #0]
 800dd26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800dd28:	4b20      	ldr	r3, [pc, #128]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd2a:	4a21      	ldr	r2, [pc, #132]	; (800ddb0 <MX_TIM3_Init+0xa4>)
 800dd2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800dd2e:	4b1f      	ldr	r3, [pc, #124]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd30:	2200      	movs	r2, #0
 800dd32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dd34:	4b1d      	ldr	r3, [pc, #116]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd36:	2200      	movs	r2, #0
 800dd38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800dd3a:	4b1c      	ldr	r3, [pc, #112]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd3c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800dd40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dd42:	4b1a      	ldr	r3, [pc, #104]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd44:	2200      	movs	r2, #0
 800dd46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dd48:	4b18      	ldr	r3, [pc, #96]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800dd4e:	2303      	movs	r3, #3
 800dd50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800dd52:	2300      	movs	r3, #0
 800dd54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800dd56:	2301      	movs	r3, #1
 800dd58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800dd62:	2300      	movs	r3, #0
 800dd64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800dd66:	2301      	movs	r3, #1
 800dd68:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800dd72:	f107 030c 	add.w	r3, r7, #12
 800dd76:	4619      	mov	r1, r3
 800dd78:	480c      	ldr	r0, [pc, #48]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd7a:	f005 fc3b 	bl	80135f4 <HAL_TIM_Encoder_Init>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d001      	beq.n	800dd88 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800dd84:	f000 faa0 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800dd90:	1d3b      	adds	r3, r7, #4
 800dd92:	4619      	mov	r1, r3
 800dd94:	4805      	ldr	r0, [pc, #20]	; (800ddac <MX_TIM3_Init+0xa0>)
 800dd96:	f006 fc25 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d001      	beq.n	800dda4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800dda0:	f000 fa92 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800dda4:	bf00      	nop
 800dda6:	3730      	adds	r7, #48	; 0x30
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	bd80      	pop	{r7, pc}
 800ddac:	20000c6c 	.word	0x20000c6c
 800ddb0:	40000400 	.word	0x40000400

0800ddb4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b08c      	sub	sp, #48	; 0x30
 800ddb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800ddba:	f107 030c 	add.w	r3, r7, #12
 800ddbe:	2224      	movs	r2, #36	; 0x24
 800ddc0:	2100      	movs	r1, #0
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f007 fae7 	bl	8015396 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ddc8:	1d3b      	adds	r3, r7, #4
 800ddca:	2200      	movs	r2, #0
 800ddcc:	601a      	str	r2, [r3, #0]
 800ddce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800ddd0:	4b20      	ldr	r3, [pc, #128]	; (800de54 <MX_TIM4_Init+0xa0>)
 800ddd2:	4a21      	ldr	r2, [pc, #132]	; (800de58 <MX_TIM4_Init+0xa4>)
 800ddd4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800ddd6:	4b1f      	ldr	r3, [pc, #124]	; (800de54 <MX_TIM4_Init+0xa0>)
 800ddd8:	2200      	movs	r2, #0
 800ddda:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dddc:	4b1d      	ldr	r3, [pc, #116]	; (800de54 <MX_TIM4_Init+0xa0>)
 800ddde:	2200      	movs	r2, #0
 800dde0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800dde2:	4b1c      	ldr	r3, [pc, #112]	; (800de54 <MX_TIM4_Init+0xa0>)
 800dde4:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800dde8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ddea:	4b1a      	ldr	r3, [pc, #104]	; (800de54 <MX_TIM4_Init+0xa0>)
 800ddec:	2200      	movs	r2, #0
 800ddee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ddf0:	4b18      	ldr	r3, [pc, #96]	; (800de54 <MX_TIM4_Init+0xa0>)
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800ddf6:	2303      	movs	r3, #3
 800ddf8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800ddfe:	2301      	movs	r3, #1
 800de00:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800de02:	2300      	movs	r3, #0
 800de04:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800de06:	2300      	movs	r3, #0
 800de08:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800de0a:	2300      	movs	r3, #0
 800de0c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800de0e:	2301      	movs	r3, #1
 800de10:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800de12:	2300      	movs	r3, #0
 800de14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800de16:	2300      	movs	r3, #0
 800de18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800de1a:	f107 030c 	add.w	r3, r7, #12
 800de1e:	4619      	mov	r1, r3
 800de20:	480c      	ldr	r0, [pc, #48]	; (800de54 <MX_TIM4_Init+0xa0>)
 800de22:	f005 fbe7 	bl	80135f4 <HAL_TIM_Encoder_Init>
 800de26:	4603      	mov	r3, r0
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d001      	beq.n	800de30 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800de2c:	f000 fa4c 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800de30:	2300      	movs	r3, #0
 800de32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800de34:	2300      	movs	r3, #0
 800de36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800de38:	1d3b      	adds	r3, r7, #4
 800de3a:	4619      	mov	r1, r3
 800de3c:	4805      	ldr	r0, [pc, #20]	; (800de54 <MX_TIM4_Init+0xa0>)
 800de3e:	f006 fbd1 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800de42:	4603      	mov	r3, r0
 800de44:	2b00      	cmp	r3, #0
 800de46:	d001      	beq.n	800de4c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800de48:	f000 fa3e 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800de4c:	bf00      	nop
 800de4e:	3730      	adds	r7, #48	; 0x30
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}
 800de54:	20000be4 	.word	0x20000be4
 800de58:	40000800 	.word	0x40000800

0800de5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b08e      	sub	sp, #56	; 0x38
 800de60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800de62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800de66:	2200      	movs	r2, #0
 800de68:	601a      	str	r2, [r3, #0]
 800de6a:	605a      	str	r2, [r3, #4]
 800de6c:	609a      	str	r2, [r3, #8]
 800de6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800de70:	f107 0320 	add.w	r3, r7, #32
 800de74:	2200      	movs	r2, #0
 800de76:	601a      	str	r2, [r3, #0]
 800de78:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800de7a:	1d3b      	adds	r3, r7, #4
 800de7c:	2200      	movs	r2, #0
 800de7e:	601a      	str	r2, [r3, #0]
 800de80:	605a      	str	r2, [r3, #4]
 800de82:	609a      	str	r2, [r3, #8]
 800de84:	60da      	str	r2, [r3, #12]
 800de86:	611a      	str	r2, [r3, #16]
 800de88:	615a      	str	r2, [r3, #20]
 800de8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800de8c:	4b2c      	ldr	r3, [pc, #176]	; (800df40 <MX_TIM5_Init+0xe4>)
 800de8e:	4a2d      	ldr	r2, [pc, #180]	; (800df44 <MX_TIM5_Init+0xe8>)
 800de90:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800de92:	4b2b      	ldr	r3, [pc, #172]	; (800df40 <MX_TIM5_Init+0xe4>)
 800de94:	2200      	movs	r2, #0
 800de96:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de98:	4b29      	ldr	r3, [pc, #164]	; (800df40 <MX_TIM5_Init+0xe4>)
 800de9a:	2200      	movs	r2, #0
 800de9c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800de9e:	4b28      	ldr	r3, [pc, #160]	; (800df40 <MX_TIM5_Init+0xe4>)
 800dea0:	f241 0267 	movw	r2, #4199	; 0x1067
 800dea4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dea6:	4b26      	ldr	r3, [pc, #152]	; (800df40 <MX_TIM5_Init+0xe4>)
 800dea8:	2200      	movs	r2, #0
 800deaa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800deac:	4b24      	ldr	r3, [pc, #144]	; (800df40 <MX_TIM5_Init+0xe4>)
 800deae:	2200      	movs	r2, #0
 800deb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800deb2:	4823      	ldr	r0, [pc, #140]	; (800df40 <MX_TIM5_Init+0xe4>)
 800deb4:	f005 f904 	bl	80130c0 <HAL_TIM_Base_Init>
 800deb8:	4603      	mov	r3, r0
 800deba:	2b00      	cmp	r3, #0
 800debc:	d001      	beq.n	800dec2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800debe:	f000 fa03 	bl	800e2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dec6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800dec8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800decc:	4619      	mov	r1, r3
 800dece:	481c      	ldr	r0, [pc, #112]	; (800df40 <MX_TIM5_Init+0xe4>)
 800ded0:	f005 fece 	bl	8013c70 <HAL_TIM_ConfigClockSource>
 800ded4:	4603      	mov	r3, r0
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d001      	beq.n	800dede <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800deda:	f000 f9f5 	bl	800e2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800dede:	4818      	ldr	r0, [pc, #96]	; (800df40 <MX_TIM5_Init+0xe4>)
 800dee0:	f005 fabc 	bl	801345c <HAL_TIM_PWM_Init>
 800dee4:	4603      	mov	r3, r0
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d001      	beq.n	800deee <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800deea:	f000 f9ed 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800deee:	2300      	movs	r3, #0
 800def0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800def2:	2300      	movs	r3, #0
 800def4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800def6:	f107 0320 	add.w	r3, r7, #32
 800defa:	4619      	mov	r1, r3
 800defc:	4810      	ldr	r0, [pc, #64]	; (800df40 <MX_TIM5_Init+0xe4>)
 800defe:	f006 fb71 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800df02:	4603      	mov	r3, r0
 800df04:	2b00      	cmp	r3, #0
 800df06:	d001      	beq.n	800df0c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800df08:	f000 f9de 	bl	800e2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800df0c:	2360      	movs	r3, #96	; 0x60
 800df0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800df10:	2300      	movs	r3, #0
 800df12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800df14:	2300      	movs	r3, #0
 800df16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800df18:	2300      	movs	r3, #0
 800df1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800df1c:	1d3b      	adds	r3, r7, #4
 800df1e:	2204      	movs	r2, #4
 800df20:	4619      	mov	r1, r3
 800df22:	4807      	ldr	r0, [pc, #28]	; (800df40 <MX_TIM5_Init+0xe4>)
 800df24:	f005 fdde 	bl	8013ae4 <HAL_TIM_PWM_ConfigChannel>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d001      	beq.n	800df32 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800df2e:	f000 f9cb 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800df32:	4803      	ldr	r0, [pc, #12]	; (800df40 <MX_TIM5_Init+0xe4>)
 800df34:	f000 fc22 	bl	800e77c <HAL_TIM_MspPostInit>

}
 800df38:	bf00      	nop
 800df3a:	3738      	adds	r7, #56	; 0x38
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	2000027c 	.word	0x2000027c
 800df44:	40000c00 	.word	0x40000c00

0800df48 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b096      	sub	sp, #88	; 0x58
 800df4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800df4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800df52:	2200      	movs	r2, #0
 800df54:	601a      	str	r2, [r3, #0]
 800df56:	605a      	str	r2, [r3, #4]
 800df58:	609a      	str	r2, [r3, #8]
 800df5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800df5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800df60:	2200      	movs	r2, #0
 800df62:	601a      	str	r2, [r3, #0]
 800df64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800df66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df6a:	2200      	movs	r2, #0
 800df6c:	601a      	str	r2, [r3, #0]
 800df6e:	605a      	str	r2, [r3, #4]
 800df70:	609a      	str	r2, [r3, #8]
 800df72:	60da      	str	r2, [r3, #12]
 800df74:	611a      	str	r2, [r3, #16]
 800df76:	615a      	str	r2, [r3, #20]
 800df78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800df7a:	1d3b      	adds	r3, r7, #4
 800df7c:	2220      	movs	r2, #32
 800df7e:	2100      	movs	r1, #0
 800df80:	4618      	mov	r0, r3
 800df82:	f007 fa08 	bl	8015396 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800df86:	4b42      	ldr	r3, [pc, #264]	; (800e090 <MX_TIM8_Init+0x148>)
 800df88:	4a42      	ldr	r2, [pc, #264]	; (800e094 <MX_TIM8_Init+0x14c>)
 800df8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800df8c:	4b40      	ldr	r3, [pc, #256]	; (800e090 <MX_TIM8_Init+0x148>)
 800df8e:	22a7      	movs	r2, #167	; 0xa7
 800df90:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df92:	4b3f      	ldr	r3, [pc, #252]	; (800e090 <MX_TIM8_Init+0x148>)
 800df94:	2200      	movs	r2, #0
 800df96:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800df98:	4b3d      	ldr	r3, [pc, #244]	; (800e090 <MX_TIM8_Init+0x148>)
 800df9a:	2231      	movs	r2, #49	; 0x31
 800df9c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800df9e:	4b3c      	ldr	r3, [pc, #240]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800dfa4:	4b3a      	ldr	r3, [pc, #232]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dfaa:	4b39      	ldr	r3, [pc, #228]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfac:	2280      	movs	r2, #128	; 0x80
 800dfae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800dfb0:	4837      	ldr	r0, [pc, #220]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfb2:	f005 f885 	bl	80130c0 <HAL_TIM_Base_Init>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d001      	beq.n	800dfc0 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800dfbc:	f000 f984 	bl	800e2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dfc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dfc4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800dfc6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dfca:	4619      	mov	r1, r3
 800dfcc:	4830      	ldr	r0, [pc, #192]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfce:	f005 fe4f 	bl	8013c70 <HAL_TIM_ConfigClockSource>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d001      	beq.n	800dfdc <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800dfd8:	f000 f976 	bl	800e2c8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800dfdc:	482c      	ldr	r0, [pc, #176]	; (800e090 <MX_TIM8_Init+0x148>)
 800dfde:	f005 f8e9 	bl	80131b4 <HAL_TIM_OC_Init>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d001      	beq.n	800dfec <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800dfe8:	f000 f96e 	bl	800e2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dfec:	2300      	movs	r3, #0
 800dfee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dff0:	2300      	movs	r3, #0
 800dff2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800dff4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dff8:	4619      	mov	r1, r3
 800dffa:	4825      	ldr	r0, [pc, #148]	; (800e090 <MX_TIM8_Init+0x148>)
 800dffc:	f006 faf2 	bl	80145e4 <HAL_TIMEx_MasterConfigSynchronization>
 800e000:	4603      	mov	r3, r0
 800e002:	2b00      	cmp	r3, #0
 800e004:	d001      	beq.n	800e00a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800e006:	f000 f95f 	bl	800e2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e00a:	2330      	movs	r3, #48	; 0x30
 800e00c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800e00e:	2318      	movs	r3, #24
 800e010:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e012:	2300      	movs	r3, #0
 800e014:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e016:	2300      	movs	r3, #0
 800e018:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e01a:	2300      	movs	r3, #0
 800e01c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e01e:	2300      	movs	r3, #0
 800e020:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e022:	2300      	movs	r3, #0
 800e024:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e026:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e02a:	2200      	movs	r2, #0
 800e02c:	4619      	mov	r1, r3
 800e02e:	4818      	ldr	r0, [pc, #96]	; (800e090 <MX_TIM8_Init+0x148>)
 800e030:	f005 fcf8 	bl	8013a24 <HAL_TIM_OC_ConfigChannel>
 800e034:	4603      	mov	r3, r0
 800e036:	2b00      	cmp	r3, #0
 800e038:	d001      	beq.n	800e03e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800e03a:	f000 f945 	bl	800e2c8 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800e03e:	4b14      	ldr	r3, [pc, #80]	; (800e090 <MX_TIM8_Init+0x148>)
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	699a      	ldr	r2, [r3, #24]
 800e044:	4b12      	ldr	r3, [pc, #72]	; (800e090 <MX_TIM8_Init+0x148>)
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	f042 0208 	orr.w	r2, r2, #8
 800e04c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e04e:	2300      	movs	r3, #0
 800e050:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e052:	2300      	movs	r3, #0
 800e054:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e056:	2300      	movs	r3, #0
 800e058:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e05a:	2300      	movs	r3, #0
 800e05c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e05e:	2300      	movs	r3, #0
 800e060:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e062:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e066:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e068:	2300      	movs	r3, #0
 800e06a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800e06c:	1d3b      	adds	r3, r7, #4
 800e06e:	4619      	mov	r1, r3
 800e070:	4807      	ldr	r0, [pc, #28]	; (800e090 <MX_TIM8_Init+0x148>)
 800e072:	f006 fb33 	bl	80146dc <HAL_TIMEx_ConfigBreakDeadTime>
 800e076:	4603      	mov	r3, r0
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d001      	beq.n	800e080 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800e07c:	f000 f924 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800e080:	4803      	ldr	r0, [pc, #12]	; (800e090 <MX_TIM8_Init+0x148>)
 800e082:	f000 fb7b 	bl	800e77c <HAL_TIM_MspPostInit>

}
 800e086:	bf00      	nop
 800e088:	3758      	adds	r7, #88	; 0x58
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	20000ba4 	.word	0x20000ba4
 800e094:	40010400 	.word	0x40010400

0800e098 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800e09c:	4b11      	ldr	r3, [pc, #68]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e09e:	4a12      	ldr	r2, [pc, #72]	; (800e0e8 <MX_USART1_UART_Init+0x50>)
 800e0a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800e0a2:	4b10      	ldr	r3, [pc, #64]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800e0a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800e0aa:	4b0e      	ldr	r3, [pc, #56]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800e0b0:	4b0c      	ldr	r3, [pc, #48]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800e0b6:	4b0b      	ldr	r3, [pc, #44]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800e0bc:	4b09      	ldr	r3, [pc, #36]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0be:	220c      	movs	r2, #12
 800e0c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e0c2:	4b08      	ldr	r3, [pc, #32]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800e0c8:	4b06      	ldr	r3, [pc, #24]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800e0ce:	4805      	ldr	r0, [pc, #20]	; (800e0e4 <MX_USART1_UART_Init+0x4c>)
 800e0d0:	f006 fb8f 	bl	80147f2 <HAL_UART_Init>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d001      	beq.n	800e0de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800e0da:	f000 f8f5 	bl	800e2c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800e0de:	bf00      	nop
 800e0e0:	bd80      	pop	{r7, pc}
 800e0e2:	bf00      	nop
 800e0e4:	20000d4c 	.word	0x20000d4c
 800e0e8:	40011000 	.word	0x40011000

0800e0ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	607b      	str	r3, [r7, #4]
 800e0f6:	4b10      	ldr	r3, [pc, #64]	; (800e138 <MX_DMA_Init+0x4c>)
 800e0f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0fa:	4a0f      	ldr	r2, [pc, #60]	; (800e138 <MX_DMA_Init+0x4c>)
 800e0fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e100:	6313      	str	r3, [r2, #48]	; 0x30
 800e102:	4b0d      	ldr	r3, [pc, #52]	; (800e138 <MX_DMA_Init+0x4c>)
 800e104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e10a:	607b      	str	r3, [r7, #4]
 800e10c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800e10e:	2200      	movs	r2, #0
 800e110:	2100      	movs	r1, #0
 800e112:	2038      	movs	r0, #56	; 0x38
 800e114:	f002 fe53 	bl	8010dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800e118:	2038      	movs	r0, #56	; 0x38
 800e11a:	f002 fe6c 	bl	8010df6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800e11e:	2200      	movs	r2, #0
 800e120:	2100      	movs	r1, #0
 800e122:	203a      	movs	r0, #58	; 0x3a
 800e124:	f002 fe4b 	bl	8010dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800e128:	203a      	movs	r0, #58	; 0x3a
 800e12a:	f002 fe64 	bl	8010df6 <HAL_NVIC_EnableIRQ>

}
 800e12e:	bf00      	nop
 800e130:	3708      	adds	r7, #8
 800e132:	46bd      	mov	sp, r7
 800e134:	bd80      	pop	{r7, pc}
 800e136:	bf00      	nop
 800e138:	40023800 	.word	0x40023800

0800e13c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b08a      	sub	sp, #40	; 0x28
 800e140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e142:	f107 0314 	add.w	r3, r7, #20
 800e146:	2200      	movs	r2, #0
 800e148:	601a      	str	r2, [r3, #0]
 800e14a:	605a      	str	r2, [r3, #4]
 800e14c:	609a      	str	r2, [r3, #8]
 800e14e:	60da      	str	r2, [r3, #12]
 800e150:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e152:	2300      	movs	r3, #0
 800e154:	613b      	str	r3, [r7, #16]
 800e156:	4b56      	ldr	r3, [pc, #344]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e15a:	4a55      	ldr	r2, [pc, #340]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e15c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e160:	6313      	str	r3, [r2, #48]	; 0x30
 800e162:	4b53      	ldr	r3, [pc, #332]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e16a:	613b      	str	r3, [r7, #16]
 800e16c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e16e:	2300      	movs	r3, #0
 800e170:	60fb      	str	r3, [r7, #12]
 800e172:	4b4f      	ldr	r3, [pc, #316]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e176:	4a4e      	ldr	r2, [pc, #312]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e178:	f043 0304 	orr.w	r3, r3, #4
 800e17c:	6313      	str	r3, [r2, #48]	; 0x30
 800e17e:	4b4c      	ldr	r3, [pc, #304]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e182:	f003 0304 	and.w	r3, r3, #4
 800e186:	60fb      	str	r3, [r7, #12]
 800e188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e18a:	2300      	movs	r3, #0
 800e18c:	60bb      	str	r3, [r7, #8]
 800e18e:	4b48      	ldr	r3, [pc, #288]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e192:	4a47      	ldr	r2, [pc, #284]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e194:	f043 0301 	orr.w	r3, r3, #1
 800e198:	6313      	str	r3, [r2, #48]	; 0x30
 800e19a:	4b45      	ldr	r3, [pc, #276]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e19c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e19e:	f003 0301 	and.w	r3, r3, #1
 800e1a2:	60bb      	str	r3, [r7, #8]
 800e1a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	607b      	str	r3, [r7, #4]
 800e1aa:	4b41      	ldr	r3, [pc, #260]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ae:	4a40      	ldr	r2, [pc, #256]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1b0:	f043 0302 	orr.w	r3, r3, #2
 800e1b4:	6313      	str	r3, [r2, #48]	; 0x30
 800e1b6:	4b3e      	ldr	r3, [pc, #248]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ba:	f003 0302 	and.w	r3, r3, #2
 800e1be:	607b      	str	r3, [r7, #4]
 800e1c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	603b      	str	r3, [r7, #0]
 800e1c6:	4b3a      	ldr	r3, [pc, #232]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ca:	4a39      	ldr	r2, [pc, #228]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1cc:	f043 0308 	orr.w	r3, r3, #8
 800e1d0:	6313      	str	r3, [r2, #48]	; 0x30
 800e1d2:	4b37      	ldr	r3, [pc, #220]	; (800e2b0 <MX_GPIO_Init+0x174>)
 800e1d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1d6:	f003 0308 	and.w	r3, r3, #8
 800e1da:	603b      	str	r3, [r7, #0]
 800e1dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800e1de:	2200      	movs	r2, #0
 800e1e0:	2105      	movs	r1, #5
 800e1e2:	4834      	ldr	r0, [pc, #208]	; (800e2b4 <MX_GPIO_Init+0x178>)
 800e1e4:	f003 fd84 	bl	8011cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 800e1ee:	4832      	ldr	r0, [pc, #200]	; (800e2b8 <MX_GPIO_Init+0x17c>)
 800e1f0:	f003 fd7e 	bl	8011cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	2104      	movs	r1, #4
 800e1f8:	4830      	ldr	r0, [pc, #192]	; (800e2bc <MX_GPIO_Init+0x180>)
 800e1fa:	f003 fd79 	bl	8011cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e1fe:	2200      	movs	r2, #0
 800e200:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e204:	482e      	ldr	r0, [pc, #184]	; (800e2c0 <MX_GPIO_Init+0x184>)
 800e206:	f003 fd73 	bl	8011cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800e20a:	2305      	movs	r3, #5
 800e20c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e20e:	2301      	movs	r3, #1
 800e210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e212:	2300      	movs	r3, #0
 800e214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e216:	2300      	movs	r3, #0
 800e218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e21a:	f107 0314 	add.w	r3, r7, #20
 800e21e:	4619      	mov	r1, r3
 800e220:	4824      	ldr	r0, [pc, #144]	; (800e2b4 <MX_GPIO_Init+0x178>)
 800e222:	f003 fbcb 	bl	80119bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800e226:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e22a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e22c:	4b25      	ldr	r3, [pc, #148]	; (800e2c4 <MX_GPIO_Init+0x188>)
 800e22e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e230:	2300      	movs	r3, #0
 800e232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e234:	f107 0314 	add.w	r3, r7, #20
 800e238:	4619      	mov	r1, r3
 800e23a:	4821      	ldr	r0, [pc, #132]	; (800e2c0 <MX_GPIO_Init+0x184>)
 800e23c:	f003 fbbe 	bl	80119bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e240:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e246:	2301      	movs	r3, #1
 800e248:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e24a:	2300      	movs	r3, #0
 800e24c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e24e:	2300      	movs	r3, #0
 800e250:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e252:	f107 0314 	add.w	r3, r7, #20
 800e256:	4619      	mov	r1, r3
 800e258:	4817      	ldr	r0, [pc, #92]	; (800e2b8 <MX_GPIO_Init+0x17c>)
 800e25a:	f003 fbaf 	bl	80119bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e25e:	2304      	movs	r3, #4
 800e260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e262:	2301      	movs	r3, #1
 800e264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e266:	2300      	movs	r3, #0
 800e268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e26a:	2300      	movs	r3, #0
 800e26c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e26e:	f107 0314 	add.w	r3, r7, #20
 800e272:	4619      	mov	r1, r3
 800e274:	4811      	ldr	r0, [pc, #68]	; (800e2bc <MX_GPIO_Init+0x180>)
 800e276:	f003 fba1 	bl	80119bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e27a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e27e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e280:	2301      	movs	r3, #1
 800e282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e284:	2300      	movs	r3, #0
 800e286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e288:	2300      	movs	r3, #0
 800e28a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e28c:	f107 0314 	add.w	r3, r7, #20
 800e290:	4619      	mov	r1, r3
 800e292:	480b      	ldr	r0, [pc, #44]	; (800e2c0 <MX_GPIO_Init+0x184>)
 800e294:	f003 fb92 	bl	80119bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800e298:	2200      	movs	r2, #0
 800e29a:	2100      	movs	r1, #0
 800e29c:	2028      	movs	r0, #40	; 0x28
 800e29e:	f002 fd8e 	bl	8010dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800e2a2:	2028      	movs	r0, #40	; 0x28
 800e2a4:	f002 fda7 	bl	8010df6 <HAL_NVIC_EnableIRQ>

}
 800e2a8:	bf00      	nop
 800e2aa:	3728      	adds	r7, #40	; 0x28
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	40023800 	.word	0x40023800
 800e2b4:	40020000 	.word	0x40020000
 800e2b8:	40020800 	.word	0x40020800
 800e2bc:	40020c00 	.word	0x40020c00
 800e2c0:	40020400 	.word	0x40020400
 800e2c4:	10110000 	.word	0x10110000

0800e2c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e2c8:	b480      	push	{r7}
 800e2ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e2cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e2ce:	e7fe      	b.n	800e2ce <Error_Handler+0x6>

0800e2d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e2d0:	b480      	push	{r7}
 800e2d2:	b083      	sub	sp, #12
 800e2d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	607b      	str	r3, [r7, #4]
 800e2da:	4b10      	ldr	r3, [pc, #64]	; (800e31c <HAL_MspInit+0x4c>)
 800e2dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2de:	4a0f      	ldr	r2, [pc, #60]	; (800e31c <HAL_MspInit+0x4c>)
 800e2e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e2e4:	6453      	str	r3, [r2, #68]	; 0x44
 800e2e6:	4b0d      	ldr	r3, [pc, #52]	; (800e31c <HAL_MspInit+0x4c>)
 800e2e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e2ee:	607b      	str	r3, [r7, #4]
 800e2f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	603b      	str	r3, [r7, #0]
 800e2f6:	4b09      	ldr	r3, [pc, #36]	; (800e31c <HAL_MspInit+0x4c>)
 800e2f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2fa:	4a08      	ldr	r2, [pc, #32]	; (800e31c <HAL_MspInit+0x4c>)
 800e2fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e300:	6413      	str	r3, [r2, #64]	; 0x40
 800e302:	4b06      	ldr	r3, [pc, #24]	; (800e31c <HAL_MspInit+0x4c>)
 800e304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e30a:	603b      	str	r3, [r7, #0]
 800e30c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e30e:	bf00      	nop
 800e310:	370c      	adds	r7, #12
 800e312:	46bd      	mov	sp, r7
 800e314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e318:	4770      	bx	lr
 800e31a:	bf00      	nop
 800e31c:	40023800 	.word	0x40023800

0800e320 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b08c      	sub	sp, #48	; 0x30
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e328:	f107 031c 	add.w	r3, r7, #28
 800e32c:	2200      	movs	r2, #0
 800e32e:	601a      	str	r2, [r3, #0]
 800e330:	605a      	str	r2, [r3, #4]
 800e332:	609a      	str	r2, [r3, #8]
 800e334:	60da      	str	r2, [r3, #12]
 800e336:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	4a6b      	ldr	r2, [pc, #428]	; (800e4ec <HAL_ADC_MspInit+0x1cc>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d172      	bne.n	800e428 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800e342:	2300      	movs	r3, #0
 800e344:	61bb      	str	r3, [r7, #24]
 800e346:	4b6a      	ldr	r3, [pc, #424]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e34a:	4a69      	ldr	r2, [pc, #420]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e34c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e350:	6453      	str	r3, [r2, #68]	; 0x44
 800e352:	4b67      	ldr	r3, [pc, #412]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e35a:	61bb      	str	r3, [r7, #24]
 800e35c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e35e:	2300      	movs	r3, #0
 800e360:	617b      	str	r3, [r7, #20]
 800e362:	4b63      	ldr	r3, [pc, #396]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e366:	4a62      	ldr	r2, [pc, #392]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e368:	f043 0304 	orr.w	r3, r3, #4
 800e36c:	6313      	str	r3, [r2, #48]	; 0x30
 800e36e:	4b60      	ldr	r3, [pc, #384]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e372:	f003 0304 	and.w	r3, r3, #4
 800e376:	617b      	str	r3, [r7, #20]
 800e378:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e37a:	2300      	movs	r3, #0
 800e37c:	613b      	str	r3, [r7, #16]
 800e37e:	4b5c      	ldr	r3, [pc, #368]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e382:	4a5b      	ldr	r2, [pc, #364]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e384:	f043 0302 	orr.w	r3, r3, #2
 800e388:	6313      	str	r3, [r2, #48]	; 0x30
 800e38a:	4b59      	ldr	r3, [pc, #356]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e38c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e38e:	f003 0302 	and.w	r3, r3, #2
 800e392:	613b      	str	r3, [r7, #16]
 800e394:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800e396:	2311      	movs	r3, #17
 800e398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e39a:	2303      	movs	r3, #3
 800e39c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e3a2:	f107 031c 	add.w	r3, r7, #28
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	4852      	ldr	r0, [pc, #328]	; (800e4f4 <HAL_ADC_MspInit+0x1d4>)
 800e3aa:	f003 fb07 	bl	80119bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e3ae:	2302      	movs	r3, #2
 800e3b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3b2:	2303      	movs	r3, #3
 800e3b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e3ba:	f107 031c 	add.w	r3, r7, #28
 800e3be:	4619      	mov	r1, r3
 800e3c0:	484d      	ldr	r0, [pc, #308]	; (800e4f8 <HAL_ADC_MspInit+0x1d8>)
 800e3c2:	f003 fafb 	bl	80119bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e3c6:	4b4d      	ldr	r3, [pc, #308]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3c8:	4a4d      	ldr	r2, [pc, #308]	; (800e500 <HAL_ADC_MspInit+0x1e0>)
 800e3ca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e3cc:	4b4b      	ldr	r3, [pc, #300]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e3d2:	4b4a      	ldr	r3, [pc, #296]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e3d8:	4b48      	ldr	r3, [pc, #288]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3da:	2200      	movs	r2, #0
 800e3dc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e3de:	4b47      	ldr	r3, [pc, #284]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e3e4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e3e6:	4b45      	ldr	r3, [pc, #276]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e3ec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e3ee:	4b43      	ldr	r3, [pc, #268]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e3f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e3f6:	4b41      	ldr	r3, [pc, #260]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e3f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e3fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e3fe:	4b3f      	ldr	r3, [pc, #252]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e400:	2200      	movs	r2, #0
 800e402:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e404:	4b3d      	ldr	r3, [pc, #244]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e406:	2200      	movs	r2, #0
 800e408:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e40a:	483c      	ldr	r0, [pc, #240]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e40c:	f002 fd0e 	bl	8010e2c <HAL_DMA_Init>
 800e410:	4603      	mov	r3, r0
 800e412:	2b00      	cmp	r3, #0
 800e414:	d001      	beq.n	800e41a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e416:	f7ff ff57 	bl	800e2c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	4a37      	ldr	r2, [pc, #220]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e41e:	639a      	str	r2, [r3, #56]	; 0x38
 800e420:	4a36      	ldr	r2, [pc, #216]	; (800e4fc <HAL_ADC_MspInit+0x1dc>)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e426:	e05d      	b.n	800e4e4 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a35      	ldr	r2, [pc, #212]	; (800e504 <HAL_ADC_MspInit+0x1e4>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d158      	bne.n	800e4e4 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e432:	2300      	movs	r3, #0
 800e434:	60fb      	str	r3, [r7, #12]
 800e436:	4b2e      	ldr	r3, [pc, #184]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e43a:	4a2d      	ldr	r2, [pc, #180]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e43c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e440:	6453      	str	r3, [r2, #68]	; 0x44
 800e442:	4b2b      	ldr	r3, [pc, #172]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e446:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e44a:	60fb      	str	r3, [r7, #12]
 800e44c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e44e:	2300      	movs	r3, #0
 800e450:	60bb      	str	r3, [r7, #8]
 800e452:	4b27      	ldr	r3, [pc, #156]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e456:	4a26      	ldr	r2, [pc, #152]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e458:	f043 0304 	orr.w	r3, r3, #4
 800e45c:	6313      	str	r3, [r2, #48]	; 0x30
 800e45e:	4b24      	ldr	r3, [pc, #144]	; (800e4f0 <HAL_ADC_MspInit+0x1d0>)
 800e460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e462:	f003 0304 	and.w	r3, r3, #4
 800e466:	60bb      	str	r3, [r7, #8]
 800e468:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e46a:	2322      	movs	r3, #34	; 0x22
 800e46c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e46e:	2303      	movs	r3, #3
 800e470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e472:	2300      	movs	r3, #0
 800e474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e476:	f107 031c 	add.w	r3, r7, #28
 800e47a:	4619      	mov	r1, r3
 800e47c:	481d      	ldr	r0, [pc, #116]	; (800e4f4 <HAL_ADC_MspInit+0x1d4>)
 800e47e:	f003 fa9d 	bl	80119bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e482:	4b21      	ldr	r3, [pc, #132]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e484:	4a21      	ldr	r2, [pc, #132]	; (800e50c <HAL_ADC_MspInit+0x1ec>)
 800e486:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e488:	4b1f      	ldr	r3, [pc, #124]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e48a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e48e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e490:	4b1d      	ldr	r3, [pc, #116]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e492:	2200      	movs	r2, #0
 800e494:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e496:	4b1c      	ldr	r3, [pc, #112]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e498:	2200      	movs	r2, #0
 800e49a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e49c:	4b1a      	ldr	r3, [pc, #104]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e49e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e4a2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e4a4:	4b18      	ldr	r3, [pc, #96]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e4aa:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e4ac:	4b16      	ldr	r3, [pc, #88]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e4b2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e4b4:	4b14      	ldr	r3, [pc, #80]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e4ba:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e4bc:	4b12      	ldr	r3, [pc, #72]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4be:	2200      	movs	r2, #0
 800e4c0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e4c2:	4b11      	ldr	r3, [pc, #68]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e4c8:	480f      	ldr	r0, [pc, #60]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4ca:	f002 fcaf 	bl	8010e2c <HAL_DMA_Init>
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d001      	beq.n	800e4d8 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800e4d4:	f7ff fef8 	bl	800e2c8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	4a0b      	ldr	r2, [pc, #44]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4dc:	639a      	str	r2, [r3, #56]	; 0x38
 800e4de:	4a0a      	ldr	r2, [pc, #40]	; (800e508 <HAL_ADC_MspInit+0x1e8>)
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	6393      	str	r3, [r2, #56]	; 0x38
}
 800e4e4:	bf00      	nop
 800e4e6:	3730      	adds	r7, #48	; 0x30
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	40012000 	.word	0x40012000
 800e4f0:	40023800 	.word	0x40023800
 800e4f4:	40020800 	.word	0x40020800
 800e4f8:	40020400 	.word	0x40020400
 800e4fc:	20000d8c 	.word	0x20000d8c
 800e500:	40026410 	.word	0x40026410
 800e504:	40012100 	.word	0x40012100
 800e508:	20000e2c 	.word	0x20000e2c
 800e50c:	40026440 	.word	0x40026440

0800e510 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b08a      	sub	sp, #40	; 0x28
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e518:	f107 0314 	add.w	r3, r7, #20
 800e51c:	2200      	movs	r2, #0
 800e51e:	601a      	str	r2, [r3, #0]
 800e520:	605a      	str	r2, [r3, #4]
 800e522:	609a      	str	r2, [r3, #8]
 800e524:	60da      	str	r2, [r3, #12]
 800e526:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a19      	ldr	r2, [pc, #100]	; (800e594 <HAL_SPI_MspInit+0x84>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d12c      	bne.n	800e58c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e532:	2300      	movs	r3, #0
 800e534:	613b      	str	r3, [r7, #16]
 800e536:	4b18      	ldr	r3, [pc, #96]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e53a:	4a17      	ldr	r2, [pc, #92]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e53c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e540:	6413      	str	r3, [r2, #64]	; 0x40
 800e542:	4b15      	ldr	r3, [pc, #84]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e546:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e54a:	613b      	str	r3, [r7, #16]
 800e54c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e54e:	2300      	movs	r3, #0
 800e550:	60fb      	str	r3, [r7, #12]
 800e552:	4b11      	ldr	r3, [pc, #68]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e556:	4a10      	ldr	r2, [pc, #64]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e558:	f043 0304 	orr.w	r3, r3, #4
 800e55c:	6313      	str	r3, [r2, #48]	; 0x30
 800e55e:	4b0e      	ldr	r3, [pc, #56]	; (800e598 <HAL_SPI_MspInit+0x88>)
 800e560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e562:	f003 0304 	and.w	r3, r3, #4
 800e566:	60fb      	str	r3, [r7, #12]
 800e568:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e56a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e56e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e570:	2302      	movs	r3, #2
 800e572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e574:	2300      	movs	r3, #0
 800e576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e578:	2303      	movs	r3, #3
 800e57a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e57c:	2306      	movs	r3, #6
 800e57e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e580:	f107 0314 	add.w	r3, r7, #20
 800e584:	4619      	mov	r1, r3
 800e586:	4805      	ldr	r0, [pc, #20]	; (800e59c <HAL_SPI_MspInit+0x8c>)
 800e588:	f003 fa18 	bl	80119bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e58c:	bf00      	nop
 800e58e:	3728      	adds	r7, #40	; 0x28
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}
 800e594:	40003c00 	.word	0x40003c00
 800e598:	40023800 	.word	0x40023800
 800e59c:	40020800 	.word	0x40020800

0800e5a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b086      	sub	sp, #24
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	4a30      	ldr	r2, [pc, #192]	; (800e670 <HAL_TIM_Base_MspInit+0xd0>)
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	d116      	bne.n	800e5e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	617b      	str	r3, [r7, #20]
 800e5b6:	4b2f      	ldr	r3, [pc, #188]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5ba:	4a2e      	ldr	r2, [pc, #184]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5bc:	f043 0301 	orr.w	r3, r3, #1
 800e5c0:	6453      	str	r3, [r2, #68]	; 0x44
 800e5c2:	4b2c      	ldr	r3, [pc, #176]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5c6:	f003 0301 	and.w	r3, r3, #1
 800e5ca:	617b      	str	r3, [r7, #20]
 800e5cc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	2100      	movs	r1, #0
 800e5d2:	2019      	movs	r0, #25
 800e5d4:	f002 fbf3 	bl	8010dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e5d8:	2019      	movs	r0, #25
 800e5da:	f002 fc0c 	bl	8010df6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e5de:	e042      	b.n	800e666 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5e8:	d10e      	bne.n	800e608 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	613b      	str	r3, [r7, #16]
 800e5ee:	4b21      	ldr	r3, [pc, #132]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5f2:	4a20      	ldr	r2, [pc, #128]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5f4:	f043 0301 	orr.w	r3, r3, #1
 800e5f8:	6413      	str	r3, [r2, #64]	; 0x40
 800e5fa:	4b1e      	ldr	r3, [pc, #120]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5fe:	f003 0301 	and.w	r3, r3, #1
 800e602:	613b      	str	r3, [r7, #16]
 800e604:	693b      	ldr	r3, [r7, #16]
}
 800e606:	e02e      	b.n	800e666 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	4a1a      	ldr	r2, [pc, #104]	; (800e678 <HAL_TIM_Base_MspInit+0xd8>)
 800e60e:	4293      	cmp	r3, r2
 800e610:	d10e      	bne.n	800e630 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e612:	2300      	movs	r3, #0
 800e614:	60fb      	str	r3, [r7, #12]
 800e616:	4b17      	ldr	r3, [pc, #92]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e61a:	4a16      	ldr	r2, [pc, #88]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e61c:	f043 0308 	orr.w	r3, r3, #8
 800e620:	6413      	str	r3, [r2, #64]	; 0x40
 800e622:	4b14      	ldr	r3, [pc, #80]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e626:	f003 0308 	and.w	r3, r3, #8
 800e62a:	60fb      	str	r3, [r7, #12]
 800e62c:	68fb      	ldr	r3, [r7, #12]
}
 800e62e:	e01a      	b.n	800e666 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4a11      	ldr	r2, [pc, #68]	; (800e67c <HAL_TIM_Base_MspInit+0xdc>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d115      	bne.n	800e666 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800e63a:	2300      	movs	r3, #0
 800e63c:	60bb      	str	r3, [r7, #8]
 800e63e:	4b0d      	ldr	r3, [pc, #52]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e642:	4a0c      	ldr	r2, [pc, #48]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e644:	f043 0302 	orr.w	r3, r3, #2
 800e648:	6453      	str	r3, [r2, #68]	; 0x44
 800e64a:	4b0a      	ldr	r3, [pc, #40]	; (800e674 <HAL_TIM_Base_MspInit+0xd4>)
 800e64c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e64e:	f003 0302 	and.w	r3, r3, #2
 800e652:	60bb      	str	r3, [r7, #8]
 800e654:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800e656:	2200      	movs	r2, #0
 800e658:	2101      	movs	r1, #1
 800e65a:	202c      	movs	r0, #44	; 0x2c
 800e65c:	f002 fbaf 	bl	8010dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800e660:	202c      	movs	r0, #44	; 0x2c
 800e662:	f002 fbc8 	bl	8010df6 <HAL_NVIC_EnableIRQ>
}
 800e666:	bf00      	nop
 800e668:	3718      	adds	r7, #24
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
 800e66e:	bf00      	nop
 800e670:	40010000 	.word	0x40010000
 800e674:	40023800 	.word	0x40023800
 800e678:	40000c00 	.word	0x40000c00
 800e67c:	40010400 	.word	0x40010400

0800e680 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b08c      	sub	sp, #48	; 0x30
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e688:	f107 031c 	add.w	r3, r7, #28
 800e68c:	2200      	movs	r2, #0
 800e68e:	601a      	str	r2, [r3, #0]
 800e690:	605a      	str	r2, [r3, #4]
 800e692:	609a      	str	r2, [r3, #8]
 800e694:	60da      	str	r2, [r3, #12]
 800e696:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	4a32      	ldr	r2, [pc, #200]	; (800e768 <HAL_TIM_Encoder_MspInit+0xe8>)
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	d12c      	bne.n	800e6fc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	61bb      	str	r3, [r7, #24]
 800e6a6:	4b31      	ldr	r3, [pc, #196]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6aa:	4a30      	ldr	r2, [pc, #192]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6ac:	f043 0302 	orr.w	r3, r3, #2
 800e6b0:	6413      	str	r3, [r2, #64]	; 0x40
 800e6b2:	4b2e      	ldr	r3, [pc, #184]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6b6:	f003 0302 	and.w	r3, r3, #2
 800e6ba:	61bb      	str	r3, [r7, #24]
 800e6bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e6be:	2300      	movs	r3, #0
 800e6c0:	617b      	str	r3, [r7, #20]
 800e6c2:	4b2a      	ldr	r3, [pc, #168]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6c6:	4a29      	ldr	r2, [pc, #164]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6c8:	f043 0301 	orr.w	r3, r3, #1
 800e6cc:	6313      	str	r3, [r2, #48]	; 0x30
 800e6ce:	4b27      	ldr	r3, [pc, #156]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6d2:	f003 0301 	and.w	r3, r3, #1
 800e6d6:	617b      	str	r3, [r7, #20]
 800e6d8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e6da:	23c0      	movs	r3, #192	; 0xc0
 800e6dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e6de:	2302      	movs	r3, #2
 800e6e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e6ea:	2302      	movs	r3, #2
 800e6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e6ee:	f107 031c 	add.w	r3, r7, #28
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	481e      	ldr	r0, [pc, #120]	; (800e770 <HAL_TIM_Encoder_MspInit+0xf0>)
 800e6f6:	f003 f961 	bl	80119bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800e6fa:	e030      	b.n	800e75e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	4a1c      	ldr	r2, [pc, #112]	; (800e774 <HAL_TIM_Encoder_MspInit+0xf4>)
 800e702:	4293      	cmp	r3, r2
 800e704:	d12b      	bne.n	800e75e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e706:	2300      	movs	r3, #0
 800e708:	613b      	str	r3, [r7, #16]
 800e70a:	4b18      	ldr	r3, [pc, #96]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e70c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e70e:	4a17      	ldr	r2, [pc, #92]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e710:	f043 0304 	orr.w	r3, r3, #4
 800e714:	6413      	str	r3, [r2, #64]	; 0x40
 800e716:	4b15      	ldr	r3, [pc, #84]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e71a:	f003 0304 	and.w	r3, r3, #4
 800e71e:	613b      	str	r3, [r7, #16]
 800e720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e722:	2300      	movs	r3, #0
 800e724:	60fb      	str	r3, [r7, #12]
 800e726:	4b11      	ldr	r3, [pc, #68]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e72a:	4a10      	ldr	r2, [pc, #64]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e72c:	f043 0302 	orr.w	r3, r3, #2
 800e730:	6313      	str	r3, [r2, #48]	; 0x30
 800e732:	4b0e      	ldr	r3, [pc, #56]	; (800e76c <HAL_TIM_Encoder_MspInit+0xec>)
 800e734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e736:	f003 0302 	and.w	r3, r3, #2
 800e73a:	60fb      	str	r3, [r7, #12]
 800e73c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e73e:	23c0      	movs	r3, #192	; 0xc0
 800e740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e742:	2302      	movs	r3, #2
 800e744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e746:	2300      	movs	r3, #0
 800e748:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e74a:	2300      	movs	r3, #0
 800e74c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e74e:	2302      	movs	r3, #2
 800e750:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e752:	f107 031c 	add.w	r3, r7, #28
 800e756:	4619      	mov	r1, r3
 800e758:	4807      	ldr	r0, [pc, #28]	; (800e778 <HAL_TIM_Encoder_MspInit+0xf8>)
 800e75a:	f003 f92f 	bl	80119bc <HAL_GPIO_Init>
}
 800e75e:	bf00      	nop
 800e760:	3730      	adds	r7, #48	; 0x30
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}
 800e766:	bf00      	nop
 800e768:	40000400 	.word	0x40000400
 800e76c:	40023800 	.word	0x40023800
 800e770:	40020000 	.word	0x40020000
 800e774:	40000800 	.word	0x40000800
 800e778:	40020400 	.word	0x40020400

0800e77c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b08c      	sub	sp, #48	; 0x30
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e784:	f107 031c 	add.w	r3, r7, #28
 800e788:	2200      	movs	r2, #0
 800e78a:	601a      	str	r2, [r3, #0]
 800e78c:	605a      	str	r2, [r3, #4]
 800e78e:	609a      	str	r2, [r3, #8]
 800e790:	60da      	str	r2, [r3, #12]
 800e792:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e79c:	d11e      	bne.n	800e7dc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e79e:	2300      	movs	r3, #0
 800e7a0:	61bb      	str	r3, [r7, #24]
 800e7a2:	4b43      	ldr	r3, [pc, #268]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7a6:	4a42      	ldr	r2, [pc, #264]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7a8:	f043 0301 	orr.w	r3, r3, #1
 800e7ac:	6313      	str	r3, [r2, #48]	; 0x30
 800e7ae:	4b40      	ldr	r3, [pc, #256]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7b2:	f003 0301 	and.w	r3, r3, #1
 800e7b6:	61bb      	str	r3, [r7, #24]
 800e7b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e7ba:	2308      	movs	r3, #8
 800e7bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e7be:	2302      	movs	r3, #2
 800e7c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e7c6:	2303      	movs	r3, #3
 800e7c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e7ca:	2301      	movs	r3, #1
 800e7cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e7ce:	f107 031c 	add.w	r3, r7, #28
 800e7d2:	4619      	mov	r1, r3
 800e7d4:	4837      	ldr	r0, [pc, #220]	; (800e8b4 <HAL_TIM_MspPostInit+0x138>)
 800e7d6:	f003 f8f1 	bl	80119bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800e7da:	e064      	b.n	800e8a6 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	4a35      	ldr	r2, [pc, #212]	; (800e8b8 <HAL_TIM_MspPostInit+0x13c>)
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d11e      	bne.n	800e824 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	617b      	str	r3, [r7, #20]
 800e7ea:	4b31      	ldr	r3, [pc, #196]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7ee:	4a30      	ldr	r2, [pc, #192]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7f0:	f043 0301 	orr.w	r3, r3, #1
 800e7f4:	6313      	str	r3, [r2, #48]	; 0x30
 800e7f6:	4b2e      	ldr	r3, [pc, #184]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e7f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7fa:	f003 0301 	and.w	r3, r3, #1
 800e7fe:	617b      	str	r3, [r7, #20]
 800e800:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e802:	2302      	movs	r3, #2
 800e804:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e806:	2302      	movs	r3, #2
 800e808:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e80a:	2300      	movs	r3, #0
 800e80c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e80e:	2300      	movs	r3, #0
 800e810:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e812:	2302      	movs	r3, #2
 800e814:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e816:	f107 031c 	add.w	r3, r7, #28
 800e81a:	4619      	mov	r1, r3
 800e81c:	4825      	ldr	r0, [pc, #148]	; (800e8b4 <HAL_TIM_MspPostInit+0x138>)
 800e81e:	f003 f8cd 	bl	80119bc <HAL_GPIO_Init>
}
 800e822:	e040      	b.n	800e8a6 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	4a24      	ldr	r2, [pc, #144]	; (800e8bc <HAL_TIM_MspPostInit+0x140>)
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d13b      	bne.n	800e8a6 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e82e:	2300      	movs	r3, #0
 800e830:	613b      	str	r3, [r7, #16]
 800e832:	4b1f      	ldr	r3, [pc, #124]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e836:	4a1e      	ldr	r2, [pc, #120]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e838:	f043 0301 	orr.w	r3, r3, #1
 800e83c:	6313      	str	r3, [r2, #48]	; 0x30
 800e83e:	4b1c      	ldr	r3, [pc, #112]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e842:	f003 0301 	and.w	r3, r3, #1
 800e846:	613b      	str	r3, [r7, #16]
 800e848:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e84a:	2300      	movs	r3, #0
 800e84c:	60fb      	str	r3, [r7, #12]
 800e84e:	4b18      	ldr	r3, [pc, #96]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e852:	4a17      	ldr	r2, [pc, #92]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e854:	f043 0304 	orr.w	r3, r3, #4
 800e858:	6313      	str	r3, [r2, #48]	; 0x30
 800e85a:	4b15      	ldr	r3, [pc, #84]	; (800e8b0 <HAL_TIM_MspPostInit+0x134>)
 800e85c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e85e:	f003 0304 	and.w	r3, r3, #4
 800e862:	60fb      	str	r3, [r7, #12]
 800e864:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e866:	2320      	movs	r3, #32
 800e868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e86a:	2302      	movs	r3, #2
 800e86c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e86e:	2300      	movs	r3, #0
 800e870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e872:	2300      	movs	r3, #0
 800e874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e876:	2303      	movs	r3, #3
 800e878:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e87a:	f107 031c 	add.w	r3, r7, #28
 800e87e:	4619      	mov	r1, r3
 800e880:	480c      	ldr	r0, [pc, #48]	; (800e8b4 <HAL_TIM_MspPostInit+0x138>)
 800e882:	f003 f89b 	bl	80119bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e886:	2340      	movs	r3, #64	; 0x40
 800e888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e88a:	2302      	movs	r3, #2
 800e88c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e88e:	2300      	movs	r3, #0
 800e890:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e892:	2300      	movs	r3, #0
 800e894:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e896:	2303      	movs	r3, #3
 800e898:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e89a:	f107 031c 	add.w	r3, r7, #28
 800e89e:	4619      	mov	r1, r3
 800e8a0:	4807      	ldr	r0, [pc, #28]	; (800e8c0 <HAL_TIM_MspPostInit+0x144>)
 800e8a2:	f003 f88b 	bl	80119bc <HAL_GPIO_Init>
}
 800e8a6:	bf00      	nop
 800e8a8:	3730      	adds	r7, #48	; 0x30
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
 800e8ae:	bf00      	nop
 800e8b0:	40023800 	.word	0x40023800
 800e8b4:	40020000 	.word	0x40020000
 800e8b8:	40000c00 	.word	0x40000c00
 800e8bc:	40010400 	.word	0x40010400
 800e8c0:	40020800 	.word	0x40020800

0800e8c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b08a      	sub	sp, #40	; 0x28
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e8cc:	f107 0314 	add.w	r3, r7, #20
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	601a      	str	r2, [r3, #0]
 800e8d4:	605a      	str	r2, [r3, #4]
 800e8d6:	609a      	str	r2, [r3, #8]
 800e8d8:	60da      	str	r2, [r3, #12]
 800e8da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	4a19      	ldr	r2, [pc, #100]	; (800e948 <HAL_UART_MspInit+0x84>)
 800e8e2:	4293      	cmp	r3, r2
 800e8e4:	d12c      	bne.n	800e940 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	613b      	str	r3, [r7, #16]
 800e8ea:	4b18      	ldr	r3, [pc, #96]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e8ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8ee:	4a17      	ldr	r2, [pc, #92]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e8f0:	f043 0310 	orr.w	r3, r3, #16
 800e8f4:	6453      	str	r3, [r2, #68]	; 0x44
 800e8f6:	4b15      	ldr	r3, [pc, #84]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e8f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8fa:	f003 0310 	and.w	r3, r3, #16
 800e8fe:	613b      	str	r3, [r7, #16]
 800e900:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e902:	2300      	movs	r3, #0
 800e904:	60fb      	str	r3, [r7, #12]
 800e906:	4b11      	ldr	r3, [pc, #68]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e90a:	4a10      	ldr	r2, [pc, #64]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e90c:	f043 0301 	orr.w	r3, r3, #1
 800e910:	6313      	str	r3, [r2, #48]	; 0x30
 800e912:	4b0e      	ldr	r3, [pc, #56]	; (800e94c <HAL_UART_MspInit+0x88>)
 800e914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e916:	f003 0301 	and.w	r3, r3, #1
 800e91a:	60fb      	str	r3, [r7, #12]
 800e91c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800e91e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800e922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e924:	2302      	movs	r3, #2
 800e926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e928:	2300      	movs	r3, #0
 800e92a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e92c:	2303      	movs	r3, #3
 800e92e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800e930:	2307      	movs	r3, #7
 800e932:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e934:	f107 0314 	add.w	r3, r7, #20
 800e938:	4619      	mov	r1, r3
 800e93a:	4805      	ldr	r0, [pc, #20]	; (800e950 <HAL_UART_MspInit+0x8c>)
 800e93c:	f003 f83e 	bl	80119bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800e940:	bf00      	nop
 800e942:	3728      	adds	r7, #40	; 0x28
 800e944:	46bd      	mov	sp, r7
 800e946:	bd80      	pop	{r7, pc}
 800e948:	40011000 	.word	0x40011000
 800e94c:	40023800 	.word	0x40023800
 800e950:	40020000 	.word	0x40020000

0800e954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e954:	b480      	push	{r7}
 800e956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e958:	e7fe      	b.n	800e958 <NMI_Handler+0x4>

0800e95a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e95a:	b480      	push	{r7}
 800e95c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e95e:	e7fe      	b.n	800e95e <HardFault_Handler+0x4>

0800e960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e960:	b480      	push	{r7}
 800e962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e964:	e7fe      	b.n	800e964 <MemManage_Handler+0x4>

0800e966 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e966:	b480      	push	{r7}
 800e968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e96a:	e7fe      	b.n	800e96a <BusFault_Handler+0x4>

0800e96c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e96c:	b480      	push	{r7}
 800e96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e970:	e7fe      	b.n	800e970 <UsageFault_Handler+0x4>

0800e972 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e972:	b480      	push	{r7}
 800e974:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e976:	bf00      	nop
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr

0800e980 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e980:	b480      	push	{r7}
 800e982:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e984:	bf00      	nop
 800e986:	46bd      	mov	sp, r7
 800e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98c:	4770      	bx	lr

0800e98e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e98e:	b480      	push	{r7}
 800e990:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e992:	bf00      	nop
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e9a0:	f001 fcb2 	bl	8010308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e9a4:	bf00      	nop
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800e9ac:	4802      	ldr	r0, [pc, #8]	; (800e9b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800e9ae:	f004 ff31 	bl	8013814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800e9b2:	bf00      	nop
 800e9b4:	bd80      	pop	{r7, pc}
 800e9b6:	bf00      	nop
 800e9b8:	20000dec 	.word	0x20000dec

0800e9bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800e9c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800e9c4:	f003 f9ae 	bl	8011d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800e9c8:	bf00      	nop
 800e9ca:	bd80      	pop	{r7, pc}

0800e9cc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e9d0:	4802      	ldr	r0, [pc, #8]	; (800e9dc <TIM8_UP_TIM13_IRQHandler+0x10>)
 800e9d2:	f004 ff1f 	bl	8013814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800e9d6:	bf00      	nop
 800e9d8:	bd80      	pop	{r7, pc}
 800e9da:	bf00      	nop
 800e9dc:	20000ba4 	.word	0x20000ba4

0800e9e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800e9e4:	4802      	ldr	r0, [pc, #8]	; (800e9f0 <DMA2_Stream0_IRQHandler+0x10>)
 800e9e6:	f002 fb97 	bl	8011118 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e9ea:	bf00      	nop
 800e9ec:	bd80      	pop	{r7, pc}
 800e9ee:	bf00      	nop
 800e9f0:	20000d8c 	.word	0x20000d8c

0800e9f4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800e9f8:	4802      	ldr	r0, [pc, #8]	; (800ea04 <DMA2_Stream2_IRQHandler+0x10>)
 800e9fa:	f002 fb8d 	bl	8011118 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800e9fe:	bf00      	nop
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	20000e2c 	.word	0x20000e2c

0800ea08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ea0c:	4b08      	ldr	r3, [pc, #32]	; (800ea30 <SystemInit+0x28>)
 800ea0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea12:	4a07      	ldr	r2, [pc, #28]	; (800ea30 <SystemInit+0x28>)
 800ea14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ea18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ea1c:	4b04      	ldr	r3, [pc, #16]	; (800ea30 <SystemInit+0x28>)
 800ea1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ea22:	609a      	str	r2, [r3, #8]
#endif
}
 800ea24:	bf00      	nop
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr
 800ea2e:	bf00      	nop
 800ea30:	e000ed00 	.word	0xe000ed00

0800ea34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b086      	sub	sp, #24
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ea40:	2300      	movs	r3, #0
 800ea42:	617b      	str	r3, [r7, #20]
 800ea44:	e00a      	b.n	800ea5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800ea46:	f7fe fe5d 	bl	800d704 <__io_getchar>
 800ea4a:	4601      	mov	r1, r0
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	1c5a      	adds	r2, r3, #1
 800ea50:	60ba      	str	r2, [r7, #8]
 800ea52:	b2ca      	uxtb	r2, r1
 800ea54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	3301      	adds	r3, #1
 800ea5a:	617b      	str	r3, [r7, #20]
 800ea5c:	697a      	ldr	r2, [r7, #20]
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	dbf0      	blt.n	800ea46 <_read+0x12>
	}

return len;
 800ea64:	687b      	ldr	r3, [r7, #4]
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3718      	adds	r7, #24
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd80      	pop	{r7, pc}

0800ea6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ea6e:	b580      	push	{r7, lr}
 800ea70:	b086      	sub	sp, #24
 800ea72:	af00      	add	r7, sp, #0
 800ea74:	60f8      	str	r0, [r7, #12]
 800ea76:	60b9      	str	r1, [r7, #8]
 800ea78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	617b      	str	r3, [r7, #20]
 800ea7e:	e009      	b.n	800ea94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	1c5a      	adds	r2, r3, #1
 800ea84:	60ba      	str	r2, [r7, #8]
 800ea86:	781b      	ldrb	r3, [r3, #0]
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f7fe fe29 	bl	800d6e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	3301      	adds	r3, #1
 800ea92:	617b      	str	r3, [r7, #20]
 800ea94:	697a      	ldr	r2, [r7, #20]
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	dbf1      	blt.n	800ea80 <_write+0x12>
	}
	return len;
 800ea9c:	687b      	ldr	r3, [r7, #4]
}
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	3718      	adds	r7, #24
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd80      	pop	{r7, pc}

0800eaa6 <_close>:

int _close(int file)
{
 800eaa6:	b480      	push	{r7}
 800eaa8:	b083      	sub	sp, #12
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	6078      	str	r0, [r7, #4]
	return -1;
 800eaae:	f04f 33ff 	mov.w	r3, #4294967295
}
 800eab2:	4618      	mov	r0, r3
 800eab4:	370c      	adds	r7, #12
 800eab6:	46bd      	mov	sp, r7
 800eab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eabc:	4770      	bx	lr

0800eabe <_fstat>:


int _fstat(int file, struct stat *st)
{
 800eabe:	b480      	push	{r7}
 800eac0:	b083      	sub	sp, #12
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
 800eac6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800eace:	605a      	str	r2, [r3, #4]
	return 0;
 800ead0:	2300      	movs	r3, #0
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	370c      	adds	r7, #12
 800ead6:	46bd      	mov	sp, r7
 800ead8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eadc:	4770      	bx	lr

0800eade <_isatty>:

int _isatty(int file)
{
 800eade:	b480      	push	{r7}
 800eae0:	b083      	sub	sp, #12
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
	return 1;
 800eae6:	2301      	movs	r3, #1
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	370c      	adds	r7, #12
 800eaec:	46bd      	mov	sp, r7
 800eaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf2:	4770      	bx	lr

0800eaf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b085      	sub	sp, #20
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	60f8      	str	r0, [r7, #12]
 800eafc:	60b9      	str	r1, [r7, #8]
 800eafe:	607a      	str	r2, [r7, #4]
	return 0;
 800eb00:	2300      	movs	r3, #0
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3714      	adds	r7, #20
 800eb06:	46bd      	mov	sp, r7
 800eb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0c:	4770      	bx	lr
	...

0800eb10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b086      	sub	sp, #24
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800eb18:	4a14      	ldr	r2, [pc, #80]	; (800eb6c <_sbrk+0x5c>)
 800eb1a:	4b15      	ldr	r3, [pc, #84]	; (800eb70 <_sbrk+0x60>)
 800eb1c:	1ad3      	subs	r3, r2, r3
 800eb1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800eb20:	697b      	ldr	r3, [r7, #20]
 800eb22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800eb24:	4b13      	ldr	r3, [pc, #76]	; (800eb74 <_sbrk+0x64>)
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d102      	bne.n	800eb32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800eb2c:	4b11      	ldr	r3, [pc, #68]	; (800eb74 <_sbrk+0x64>)
 800eb2e:	4a12      	ldr	r2, [pc, #72]	; (800eb78 <_sbrk+0x68>)
 800eb30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800eb32:	4b10      	ldr	r3, [pc, #64]	; (800eb74 <_sbrk+0x64>)
 800eb34:	681a      	ldr	r2, [r3, #0]
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	4413      	add	r3, r2
 800eb3a:	693a      	ldr	r2, [r7, #16]
 800eb3c:	429a      	cmp	r2, r3
 800eb3e:	d207      	bcs.n	800eb50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800eb40:	f006 fbf4 	bl	801532c <__errno>
 800eb44:	4602      	mov	r2, r0
 800eb46:	230c      	movs	r3, #12
 800eb48:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800eb4a:	f04f 33ff 	mov.w	r3, #4294967295
 800eb4e:	e009      	b.n	800eb64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800eb50:	4b08      	ldr	r3, [pc, #32]	; (800eb74 <_sbrk+0x64>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800eb56:	4b07      	ldr	r3, [pc, #28]	; (800eb74 <_sbrk+0x64>)
 800eb58:	681a      	ldr	r2, [r3, #0]
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	4413      	add	r3, r2
 800eb5e:	4a05      	ldr	r2, [pc, #20]	; (800eb74 <_sbrk+0x64>)
 800eb60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800eb62:	68fb      	ldr	r3, [r7, #12]
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3718      	adds	r7, #24
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}
 800eb6c:	20020000 	.word	0x20020000
 800eb70:	00000400 	.word	0x00000400
 800eb74:	20000238 	.word	0x20000238
 800eb78:	20000eb8 	.word	0x20000eb8

0800eb7c <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800eb80:	2203      	movs	r2, #3
 800eb82:	490a      	ldr	r1, [pc, #40]	; (800ebac <ADCStart+0x30>)
 800eb84:	480a      	ldr	r0, [pc, #40]	; (800ebb0 <ADCStart+0x34>)
 800eb86:	f001 fc45 	bl	8010414 <HAL_ADC_Start_DMA>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d001      	beq.n	800eb94 <ADCStart+0x18>
	{
		Error_Handler();
 800eb90:	f7ff fb9a 	bl	800e2c8 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800eb94:	2202      	movs	r2, #2
 800eb96:	4907      	ldr	r1, [pc, #28]	; (800ebb4 <ADCStart+0x38>)
 800eb98:	4807      	ldr	r0, [pc, #28]	; (800ebb8 <ADCStart+0x3c>)
 800eb9a:	f001 fc3b 	bl	8010414 <HAL_ADC_Start_DMA>
 800eb9e:	4603      	mov	r3, r0
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d001      	beq.n	800eba8 <ADCStart+0x2c>
	{
		Error_Handler();
 800eba4:	f7ff fb90 	bl	800e2c8 <Error_Handler>
	}

}
 800eba8:	bf00      	nop
 800ebaa:	bd80      	pop	{r7, pc}
 800ebac:	200002bc 	.word	0x200002bc
 800ebb0:	20000d04 	.word	0x20000d04
 800ebb4:	200002c8 	.word	0x200002c8
 800ebb8:	20000c24 	.word	0x20000c24

0800ebbc <ADCStop>:
void ADCStop()
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800ebc0:	480e      	ldr	r0, [pc, #56]	; (800ebfc <ADCStop+0x40>)
 800ebc2:	f001 fd19 	bl	80105f8 <HAL_ADC_Stop_DMA>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d007      	beq.n	800ebdc <ADCStop+0x20>
	{
		printf("\r\n");
 800ebcc:	480c      	ldr	r0, [pc, #48]	; (800ec00 <ADCStop+0x44>)
 800ebce:	f007 fa9d 	bl	801610c <puts>
		Error_Handler();
 800ebd2:	f7ff fb79 	bl	800e2c8 <Error_Handler>
		printf("\r\n");
 800ebd6:	480b      	ldr	r0, [pc, #44]	; (800ec04 <ADCStop+0x48>)
 800ebd8:	f007 fa98 	bl	801610c <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800ebdc:	480a      	ldr	r0, [pc, #40]	; (800ec08 <ADCStop+0x4c>)
 800ebde:	f001 fd0b 	bl	80105f8 <HAL_ADC_Stop_DMA>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d007      	beq.n	800ebf8 <ADCStop+0x3c>
	{
		printf("\r\n");
 800ebe8:	4808      	ldr	r0, [pc, #32]	; (800ec0c <ADCStop+0x50>)
 800ebea:	f007 fa8f 	bl	801610c <puts>
		Error_Handler();
 800ebee:	f7ff fb6b 	bl	800e2c8 <Error_Handler>
		printf("\r\n");
 800ebf2:	4807      	ldr	r0, [pc, #28]	; (800ec10 <ADCStop+0x54>)
 800ebf4:	f007 fa8a 	bl	801610c <puts>
	}
}
 800ebf8:	bf00      	nop
 800ebfa:	bd80      	pop	{r7, pc}
 800ebfc:	20000d04 	.word	0x20000d04
 800ec00:	0801a4ec 	.word	0x0801a4ec
 800ec04:	0801a4f4 	.word	0x0801a4f4
 800ec08:	20000c24 	.word	0x20000c24
 800ec0c:	0801a4fc 	.word	0x0801a4fc
 800ec10:	0801a504 	.word	0x0801a504

0800ec14 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800ec14:	b480      	push	{r7}
 800ec16:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800ec18:	4b05      	ldr	r3, [pc, #20]	; (800ec30 <FLASH_Unlock+0x1c>)
 800ec1a:	4a06      	ldr	r2, [pc, #24]	; (800ec34 <FLASH_Unlock+0x20>)
 800ec1c:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800ec1e:	4b04      	ldr	r3, [pc, #16]	; (800ec30 <FLASH_Unlock+0x1c>)
 800ec20:	4a05      	ldr	r2, [pc, #20]	; (800ec38 <FLASH_Unlock+0x24>)
 800ec22:	605a      	str	r2, [r3, #4]
}
 800ec24:	bf00      	nop
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr
 800ec2e:	bf00      	nop
 800ec30:	40023c00 	.word	0x40023c00
 800ec34:	45670123 	.word	0x45670123
 800ec38:	cdef89ab 	.word	0xcdef89ab

0800ec3c <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800ec3c:	b480      	push	{r7}
 800ec3e:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800ec40:	4b05      	ldr	r3, [pc, #20]	; (800ec58 <FLASH_Lock+0x1c>)
 800ec42:	691b      	ldr	r3, [r3, #16]
 800ec44:	4a04      	ldr	r2, [pc, #16]	; (800ec58 <FLASH_Lock+0x1c>)
 800ec46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ec4a:	6113      	str	r3, [r2, #16]

}
 800ec4c:	bf00      	nop
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec54:	4770      	bx	lr
 800ec56:	bf00      	nop
 800ec58:	40023c00 	.word	0x40023c00

0800ec5c <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800ec60:	bf00      	nop
 800ec62:	4b05      	ldr	r3, [pc, #20]	; (800ec78 <FLASH_WaitBusy+0x1c>)
 800ec64:	68db      	ldr	r3, [r3, #12]
 800ec66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d1f9      	bne.n	800ec62 <FLASH_WaitBusy+0x6>
}
 800ec6e:	bf00      	nop
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr
 800ec78:	40023c00 	.word	0x40023c00

0800ec7c <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b082      	sub	sp, #8
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
 800ec84:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800ec86:	f7ff ffc5 	bl	800ec14 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ec8a:	f7ff ffe7 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ec8e:	4b0e      	ldr	r3, [pc, #56]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800ec90:	691b      	ldr	r3, [r3, #16]
 800ec92:	4a0d      	ldr	r2, [pc, #52]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800ec94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ec98:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ec9a:	4b0b      	ldr	r3, [pc, #44]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800ec9c:	691b      	ldr	r3, [r3, #16]
 800ec9e:	4a0a      	ldr	r2, [pc, #40]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800eca0:	f043 0301 	orr.w	r3, r3, #1
 800eca4:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	683a      	ldr	r2, [r7, #0]
 800ecaa:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800ecac:	f7ff ffd6 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800ecb0:	4b05      	ldr	r3, [pc, #20]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800ecb2:	691b      	ldr	r3, [r3, #16]
 800ecb4:	4a04      	ldr	r2, [pc, #16]	; (800ecc8 <FLASH_Write_Word+0x4c>)
 800ecb6:	f023 0301 	bic.w	r3, r3, #1
 800ecba:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ecbc:	f7ff ffbe 	bl	800ec3c <FLASH_Lock>
}
 800ecc0:	bf00      	nop
 800ecc2:	3708      	adds	r7, #8
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}
 800ecc8:	40023c00 	.word	0x40023c00

0800eccc <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b082      	sub	sp, #8
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
 800ecd4:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800ecd6:	f7ff ff9d 	bl	800ec14 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ecda:	f7ff ffbf 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ecde:	4b0f      	ldr	r3, [pc, #60]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ece0:	691b      	ldr	r3, [r3, #16]
 800ece2:	4a0e      	ldr	r2, [pc, #56]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ece4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ece8:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ecea:	4b0c      	ldr	r3, [pc, #48]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ecec:	691b      	ldr	r3, [r3, #16]
 800ecee:	4a0b      	ldr	r2, [pc, #44]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ecf0:	f043 0301 	orr.w	r3, r3, #1
 800ecf4:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681a      	ldr	r2, [r3, #0]
 800ecfa:	683b      	ldr	r3, [r7, #0]
 800ecfc:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800ecfe:	f7ff ffad 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800ed02:	4b06      	ldr	r3, [pc, #24]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ed04:	691b      	ldr	r3, [r3, #16]
 800ed06:	4a05      	ldr	r2, [pc, #20]	; (800ed1c <FLASH_Read_Word+0x50>)
 800ed08:	f023 0301 	bic.w	r3, r3, #1
 800ed0c:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ed0e:	f7ff ff95 	bl	800ec3c <FLASH_Lock>
}
 800ed12:	bf00      	nop
 800ed14:	3708      	adds	r7, #8
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}
 800ed1a:	bf00      	nop
 800ed1c:	40023c00 	.word	0x40023c00

0800ed20 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b082      	sub	sp, #8
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800ed2c:	f7ff ff72 	bl	800ec14 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ed30:	f7ff ff94 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ed34:	4b0e      	ldr	r3, [pc, #56]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed36:	691b      	ldr	r3, [r3, #16]
 800ed38:	4a0d      	ldr	r2, [pc, #52]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ed3e:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ed40:	4b0b      	ldr	r3, [pc, #44]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed42:	691b      	ldr	r3, [r3, #16]
 800ed44:	4a0a      	ldr	r2, [pc, #40]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed46:	f043 0301 	orr.w	r3, r3, #1
 800ed4a:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	683a      	ldr	r2, [r7, #0]
 800ed50:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800ed52:	f7ff ff83 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800ed56:	4b06      	ldr	r3, [pc, #24]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed58:	691b      	ldr	r3, [r3, #16]
 800ed5a:	4a05      	ldr	r2, [pc, #20]	; (800ed70 <FLASH_Write_Word_F+0x50>)
 800ed5c:	f023 0301 	bic.w	r3, r3, #1
 800ed60:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ed62:	f7ff ff6b 	bl	800ec3c <FLASH_Lock>
}
 800ed66:	bf00      	nop
 800ed68:	3708      	adds	r7, #8
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	40023c00 	.word	0x40023c00

0800ed74 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b082      	sub	sp, #8
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800ed7e:	f7ff ff49 	bl	800ec14 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ed82:	f7ff ff6b 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ed86:	4b0f      	ldr	r3, [pc, #60]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800ed88:	691b      	ldr	r3, [r3, #16]
 800ed8a:	4a0e      	ldr	r2, [pc, #56]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800ed8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ed90:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ed92:	4b0c      	ldr	r3, [pc, #48]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800ed94:	691b      	ldr	r3, [r3, #16]
 800ed96:	4a0b      	ldr	r2, [pc, #44]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800ed98:	f043 0301 	orr.w	r3, r3, #1
 800ed9c:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681a      	ldr	r2, [r3, #0]
 800eda2:	683b      	ldr	r3, [r7, #0]
 800eda4:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eda6:	f7ff ff59 	bl	800ec5c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800edaa:	4b06      	ldr	r3, [pc, #24]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800edac:	691b      	ldr	r3, [r3, #16]
 800edae:	4a05      	ldr	r2, [pc, #20]	; (800edc4 <FLASH_Read_Word_F+0x50>)
 800edb0:	f023 0301 	bic.w	r3, r3, #1
 800edb4:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800edb6:	f7ff ff41 	bl	800ec3c <FLASH_Lock>
}
 800edba:	bf00      	nop
 800edbc:	3708      	adds	r7, #8
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}
 800edc2:	bf00      	nop
 800edc4:	40023c00 	.word	0x40023c00

0800edc8 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b088      	sub	sp, #32
 800edcc:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800edce:	f002 fc0b 	bl	80115e8 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800edd2:	2300      	movs	r3, #0
 800edd4:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800edd6:	2301      	movs	r3, #1
 800edd8:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800edda:	2302      	movs	r3, #2
 800eddc:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800edde:	2301      	movs	r3, #1
 800ede0:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800ede2:	1d3a      	adds	r2, r7, #4
 800ede4:	f107 0308 	add.w	r3, r7, #8
 800ede8:	4611      	mov	r1, r2
 800edea:	4618      	mov	r0, r3
 800edec:	f002 fcc4 	bl	8011778 <HAL_FLASHEx_Erase>
 800edf0:	4603      	mov	r3, r0
 800edf2:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800edf4:	f002 fc1a 	bl	801162c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800edf8:	7ffb      	ldrb	r3, [r7, #31]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d105      	bne.n	800ee0a <Flash_clear_sector1+0x42>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee04:	d101      	bne.n	800ee0a <Flash_clear_sector1+0x42>
 800ee06:	2301      	movs	r3, #1
 800ee08:	e000      	b.n	800ee0c <Flash_clear_sector1+0x44>
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	f003 0301 	and.w	r3, r3, #1
 800ee10:	b2db      	uxtb	r3, r3
}
 800ee12:	4618      	mov	r0, r3
 800ee14:	3720      	adds	r7, #32
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd80      	pop	{r7, pc}

0800ee1a <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800ee1a:	b580      	push	{r7, lr}
 800ee1c:	b088      	sub	sp, #32
 800ee1e:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800ee20:	f002 fbe2 	bl	80115e8 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800ee24:	2300      	movs	r3, #0
 800ee26:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800ee28:	2309      	movs	r3, #9
 800ee2a:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800ee2c:	2302      	movs	r3, #2
 800ee2e:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800ee30:	2301      	movs	r3, #1
 800ee32:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800ee34:	1d3a      	adds	r2, r7, #4
 800ee36:	f107 0308 	add.w	r3, r7, #8
 800ee3a:	4611      	mov	r1, r2
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f002 fc9b 	bl	8011778 <HAL_FLASHEx_Erase>
 800ee42:	4603      	mov	r3, r0
 800ee44:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800ee46:	f002 fbf1 	bl	801162c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800ee4a:	7ffb      	ldrb	r3, [r7, #31]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d105      	bne.n	800ee5c <Flash_clear_sector9+0x42>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee56:	d101      	bne.n	800ee5c <Flash_clear_sector9+0x42>
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e000      	b.n	800ee5e <Flash_clear_sector9+0x44>
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	f003 0301 	and.w	r3, r3, #1
 800ee62:	b2db      	uxtb	r3, r3
}
 800ee64:	4618      	mov	r0, r3
 800ee66:	3720      	adds	r7, #32
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	bd80      	pop	{r7, pc}

0800ee6c <read_byte>:
//		Error_Handler();
//		printf("2\r\n");
//	}
//	printf("ok\r\n");
//}
inline uint8_t read_byte( uint8_t reg ) {
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b084      	sub	sp, #16
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	4603      	mov	r3, r0
 800ee74:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800ee76:	79fb      	ldrb	r3, [r7, #7]
 800ee78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ee7c:	b2db      	uxtb	r3, r3
 800ee7e:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800ee80:	2200      	movs	r2, #0
 800ee82:	2104      	movs	r1, #4
 800ee84:	480d      	ldr	r0, [pc, #52]	; (800eebc <read_byte+0x50>)
 800ee86:	f002 ff33 	bl	8011cf0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800ee8a:	f107 010f 	add.w	r1, r7, #15
 800ee8e:	2364      	movs	r3, #100	; 0x64
 800ee90:	2201      	movs	r2, #1
 800ee92:	480b      	ldr	r0, [pc, #44]	; (800eec0 <read_byte+0x54>)
 800ee94:	f003 fc24 	bl	80126e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800ee98:	f107 010e 	add.w	r1, r7, #14
 800ee9c:	2364      	movs	r3, #100	; 0x64
 800ee9e:	2201      	movs	r2, #1
 800eea0:	4807      	ldr	r0, [pc, #28]	; (800eec0 <read_byte+0x54>)
 800eea2:	f003 fd51 	bl	8012948 <HAL_SPI_Receive>
	CS_SET;
 800eea6:	2201      	movs	r2, #1
 800eea8:	2104      	movs	r1, #4
 800eeaa:	4804      	ldr	r0, [pc, #16]	; (800eebc <read_byte+0x50>)
 800eeac:	f002 ff20 	bl	8011cf0 <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800eeb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3710      	adds	r7, #16
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}
 800eeba:	bf00      	nop
 800eebc:	40020c00 	.word	0x40020c00
 800eec0:	20000cac 	.word	0x20000cac

0800eec4 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b086      	sub	sp, #24
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	4603      	mov	r3, r0
 800eecc:	460a      	mov	r2, r1
 800eece:	71fb      	strb	r3, [r7, #7]
 800eed0:	4613      	mov	r3, r2
 800eed2:	71bb      	strb	r3, [r7, #6]

	uint8_t ret1, ret2,val1,val2;
	uint8_t ret[2] = {
 800eed4:	79fb      	ldrb	r3, [r7, #7]
 800eed6:	723b      	strb	r3, [r7, #8]
 800eed8:	79bb      	ldrb	r3, [r7, #6]
 800eeda:	727b      	strb	r3, [r7, #9]
			a,//0x37,
			b//0x38,
	};
	int16_t law_data;
	float res;
	ret1 = ret[0] | 0x80;
 800eedc:	7a3b      	ldrb	r3, [r7, #8]
 800eede:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800eee2:	b2db      	uxtb	r3, r3
 800eee4:	73fb      	strb	r3, [r7, #15]
	ret2 = ret[1] | 0x80;
 800eee6:	7a7b      	ldrb	r3, [r7, #9]
 800eee8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800eeec:	b2db      	uxtb	r3, r3
 800eeee:	73bb      	strb	r3, [r7, #14]
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800eef0:	2200      	movs	r2, #0
 800eef2:	2104      	movs	r1, #4
 800eef4:	4822      	ldr	r0, [pc, #136]	; (800ef80 <ReadIMU+0xbc>)
 800eef6:	f002 fefb 	bl	8011cf0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800eefa:	f107 010f 	add.w	r1, r7, #15
 800eefe:	2364      	movs	r3, #100	; 0x64
 800ef00:	2201      	movs	r2, #1
 800ef02:	4820      	ldr	r0, [pc, #128]	; (800ef84 <ReadIMU+0xc0>)
 800ef04:	f003 fbec 	bl	80126e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800ef08:	f107 010d 	add.w	r1, r7, #13
 800ef0c:	2364      	movs	r3, #100	; 0x64
 800ef0e:	2201      	movs	r2, #1
 800ef10:	481c      	ldr	r0, [pc, #112]	; (800ef84 <ReadIMU+0xc0>)
 800ef12:	f003 fd19 	bl	8012948 <HAL_SPI_Receive>
	CS_SET;
 800ef16:	2201      	movs	r2, #1
 800ef18:	2104      	movs	r1, #4
 800ef1a:	4819      	ldr	r0, [pc, #100]	; (800ef80 <ReadIMU+0xbc>)
 800ef1c:	f002 fee8 	bl	8011cf0 <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800ef20:	2200      	movs	r2, #0
 800ef22:	2104      	movs	r1, #4
 800ef24:	4816      	ldr	r0, [pc, #88]	; (800ef80 <ReadIMU+0xbc>)
 800ef26:	f002 fee3 	bl	8011cf0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800ef2a:	f107 010e 	add.w	r1, r7, #14
 800ef2e:	2364      	movs	r3, #100	; 0x64
 800ef30:	2201      	movs	r2, #1
 800ef32:	4814      	ldr	r0, [pc, #80]	; (800ef84 <ReadIMU+0xc0>)
 800ef34:	f003 fbd4 	bl	80126e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800ef38:	f107 010c 	add.w	r1, r7, #12
 800ef3c:	2364      	movs	r3, #100	; 0x64
 800ef3e:	2201      	movs	r2, #1
 800ef40:	4810      	ldr	r0, [pc, #64]	; (800ef84 <ReadIMU+0xc0>)
 800ef42:	f003 fd01 	bl	8012948 <HAL_SPI_Receive>
	CS_SET;
 800ef46:	2201      	movs	r2, #1
 800ef48:	2104      	movs	r1, #4
 800ef4a:	480d      	ldr	r0, [pc, #52]	; (800ef80 <ReadIMU+0xbc>)
 800ef4c:	f002 fed0 	bl	8011cf0 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800ef50:	7b7b      	ldrb	r3, [r7, #13]
 800ef52:	021b      	lsls	r3, r3, #8
 800ef54:	b21a      	sxth	r2, r3
 800ef56:	7b3b      	ldrb	r3, [r7, #12]
 800ef58:	b21b      	sxth	r3, r3
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	82fb      	strh	r3, [r7, #22]
	res = (float)law_data;
 800ef5e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ef62:	ee07 3a90 	vmov	s15, r3
 800ef66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ef6a:	edc7 7a04 	vstr	s15, [r7, #16]
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	ee07 3a90 	vmov	s15, r3
}
 800ef74:	eeb0 0a67 	vmov.f32	s0, s15
 800ef78:	3718      	adds	r7, #24
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	40020c00 	.word	0x40020c00
 800ef84:	20000cac 	.word	0x20000cac

0800ef88 <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b084      	sub	sp, #16
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	4603      	mov	r3, r0
 800ef90:	460a      	mov	r2, r1
 800ef92:	71fb      	strb	r3, [r7, #7]
 800ef94:	4613      	mov	r3, r2
 800ef96:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800ef98:	79fb      	ldrb	r3, [r7, #7]
 800ef9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef9e:	b2db      	uxtb	r3, r3
 800efa0:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800efa2:	2200      	movs	r2, #0
 800efa4:	2104      	movs	r1, #4
 800efa6:	480c      	ldr	r0, [pc, #48]	; (800efd8 <write_byte+0x50>)
 800efa8:	f002 fea2 	bl	8011cf0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800efac:	f107 010f 	add.w	r1, r7, #15
 800efb0:	2364      	movs	r3, #100	; 0x64
 800efb2:	2201      	movs	r2, #1
 800efb4:	4809      	ldr	r0, [pc, #36]	; (800efdc <write_byte+0x54>)
 800efb6:	f003 fb93 	bl	80126e0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800efba:	1db9      	adds	r1, r7, #6
 800efbc:	2364      	movs	r3, #100	; 0x64
 800efbe:	2201      	movs	r2, #1
 800efc0:	4806      	ldr	r0, [pc, #24]	; (800efdc <write_byte+0x54>)
 800efc2:	f003 fb8d 	bl	80126e0 <HAL_SPI_Transmit>
	CS_SET;
 800efc6:	2201      	movs	r2, #1
 800efc8:	2104      	movs	r1, #4
 800efca:	4803      	ldr	r0, [pc, #12]	; (800efd8 <write_byte+0x50>)
 800efcc:	f002 fe90 	bl	8011cf0 <HAL_GPIO_WritePin>
}
 800efd0:	bf00      	nop
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}
 800efd8:	40020c00 	.word	0x40020c00
 800efdc:	20000cac 	.word	0x20000cac

0800efe0 <IMU_init>:

uint8_t IMU_init() {
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b082      	sub	sp, #8
 800efe4:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800efe6:	2000      	movs	r0, #0
 800efe8:	f7ff ff40 	bl	800ee6c <read_byte>
 800efec:	4603      	mov	r3, r0
 800efee:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800eff0:	79bb      	ldrb	r3, [r7, #6]
 800eff2:	2be0      	cmp	r3, #224	; 0xe0
 800eff4:	d119      	bne.n	800f02a <IMU_init+0x4a>
		ret = 1;
 800eff6:	2301      	movs	r3, #1
 800eff8:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800effa:	2101      	movs	r1, #1
 800effc:	2006      	movs	r0, #6
 800effe:	f7ff ffc3 	bl	800ef88 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800f002:	2110      	movs	r1, #16
 800f004:	2003      	movs	r0, #3
 800f006:	f7ff ffbf 	bl	800ef88 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800f00a:	2120      	movs	r1, #32
 800f00c:	207f      	movs	r0, #127	; 0x7f
 800f00e:	f7ff ffbb 	bl	800ef88 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800f012:	2117      	movs	r1, #23
 800f014:	2001      	movs	r0, #1
 800f016:	f7ff ffb7 	bl	800ef88 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000

		write_byte(0x14,0x17);	//	16g 0x06
 800f01a:	2117      	movs	r1, #23
 800f01c:	2014      	movs	r0, #20
 800f01e:	f7ff ffb3 	bl	800ef88 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16

		write_byte(0x7F,0x00);	//USER_BANK0
 800f022:	2100      	movs	r1, #0
 800f024:	207f      	movs	r0, #127	; 0x7f
 800f026:	f7ff ffaf 	bl	800ef88 <write_byte>
	}
	return ret;
 800f02a:	79fb      	ldrb	r3, [r7, #7]
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3708      	adds	r7, #8
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800f034:	b580      	push	{r7, lr}
 800f036:	f5ad 5dfa 	sub.w	sp, sp, #8000	; 0x1f40
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0


	HAL_Delay(100);
 800f03e:	2064      	movs	r0, #100	; 0x64
 800f040:	f001 f982 	bl	8010348 <HAL_Delay>

	int num = 2000;
 800f044:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800f048:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f04c:	f102 0204 	add.w	r2, r2, #4
 800f050:	6013      	str	r3, [r2, #0]
	float zg_vals[2000]={0.0f};
 800f052:	f107 0310 	add.w	r3, r7, #16
 800f056:	3b0c      	subs	r3, #12
 800f058:	4618      	mov	r0, r3
 800f05a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800f05e:	461a      	mov	r2, r3
 800f060:	2100      	movs	r1, #0
 800f062:	f006 f998 	bl	8015396 <memset>
	float sum=0;
 800f066:	f04f 0300 	mov.w	r3, #0
 800f06a:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f06e:	f102 020c 	add.w	r2, r2, #12
 800f072:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < num; i++){
 800f074:	2300      	movs	r3, #0
 800f076:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f07a:	f102 0208 	add.w	r2, r2, #8
 800f07e:	6013      	str	r3, [r2, #0]
 800f080:	e034      	b.n	800f0ec <IMU_Calib+0xb8>
		zg_vals[i] = ZGyro;
 800f082:	4b2a      	ldr	r3, [pc, #168]	; (800f12c <IMU_Calib+0xf8>)
 800f084:	681a      	ldr	r2, [r3, #0]
 800f086:	f107 0310 	add.w	r3, r7, #16
 800f08a:	3b0c      	subs	r3, #12
 800f08c:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 800f090:	f101 0108 	add.w	r1, r1, #8
 800f094:	6809      	ldr	r1, [r1, #0]
 800f096:	0089      	lsls	r1, r1, #2
 800f098:	440b      	add	r3, r1
 800f09a:	601a      	str	r2, [r3, #0]
		sum += zg_vals[i];
 800f09c:	f107 0310 	add.w	r3, r7, #16
 800f0a0:	3b0c      	subs	r3, #12
 800f0a2:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f0a6:	f102 0208 	add.w	r2, r2, #8
 800f0aa:	6812      	ldr	r2, [r2, #0]
 800f0ac:	0092      	lsls	r2, r2, #2
 800f0ae:	4413      	add	r3, r2
 800f0b0:	edd3 7a00 	vldr	s15, [r3]
 800f0b4:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f0b8:	f103 030c 	add.w	r3, r3, #12
 800f0bc:	ed93 7a00 	vldr	s14, [r3]
 800f0c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0c4:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f0c8:	f103 030c 	add.w	r3, r3, #12
 800f0cc:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800f0d0:	2002      	movs	r0, #2
 800f0d2:	f001 f939 	bl	8010348 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800f0d6:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f0da:	f103 0308 	add.w	r3, r3, #8
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	3301      	adds	r3, #1
 800f0e2:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f0e6:	f102 0208 	add.w	r2, r2, #8
 800f0ea:	6013      	str	r3, [r2, #0]
 800f0ec:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f0f0:	f103 0308 	add.w	r3, r3, #8
 800f0f4:	681a      	ldr	r2, [r3, #0]
 800f0f6:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f0fa:	f103 0304 	add.w	r3, r3, #4
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	429a      	cmp	r2, r3
 800f102:	dbbe      	blt.n	800f082 <IMU_Calib+0x4e>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800f104:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f108:	f103 030c 	add.w	r3, r3, #12
 800f10c:	ed93 7a00 	vldr	s14, [r3]
 800f110:	eddf 6a07 	vldr	s13, [pc, #28]	; 800f130 <IMU_Calib+0xfc>
 800f114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f118:	4b06      	ldr	r3, [pc, #24]	; (800f134 <IMU_Calib+0x100>)
 800f11a:	edc3 7a00 	vstr	s15, [r3]
}
 800f11e:	bf00      	nop
 800f120:	f507 57fa 	add.w	r7, r7, #8000	; 0x1f40
 800f124:	3710      	adds	r7, #16
 800f126:	46bd      	mov	sp, r7
 800f128:	bd80      	pop	{r7, pc}
 800f12a:	bf00      	nop
 800f12c:	200002d4 	.word	0x200002d4
 800f130:	44fa0000 	.word	0x44fa0000
 800f134:	200002d0 	.word	0x200002d0

0800f138 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800f13c:	213c      	movs	r1, #60	; 0x3c
 800f13e:	4804      	ldr	r0, [pc, #16]	; (800f150 <EncoderStart+0x18>)
 800f140:	f004 faea 	bl	8013718 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800f144:	213c      	movs	r1, #60	; 0x3c
 800f146:	4803      	ldr	r0, [pc, #12]	; (800f154 <EncoderStart+0x1c>)
 800f148:	f004 fae6 	bl	8013718 <HAL_TIM_Encoder_Start>
}
 800f14c:	bf00      	nop
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	20000c6c 	.word	0x20000c6c
 800f154:	20000be4 	.word	0x20000be4

0800f158 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800f15c:	2100      	movs	r1, #0
 800f15e:	4804      	ldr	r0, [pc, #16]	; (800f170 <EmitterON+0x18>)
 800f160:	f004 f85e 	bl	8013220 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800f164:	2100      	movs	r1, #0
 800f166:	4802      	ldr	r0, [pc, #8]	; (800f170 <EmitterON+0x18>)
 800f168:	f005 f971 	bl	801444e <HAL_TIMEx_OCN_Start_IT>

}
 800f16c:	bf00      	nop
 800f16e:	bd80      	pop	{r7, pc}
 800f170:	20000ba4 	.word	0x20000ba4

0800f174 <EmitterOFF>:
void EmitterOFF()
{
 800f174:	b580      	push	{r7, lr}
 800f176:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800f178:	2100      	movs	r1, #0
 800f17a:	4804      	ldr	r0, [pc, #16]	; (800f18c <EmitterOFF+0x18>)
 800f17c:	f004 f8d4 	bl	8013328 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800f180:	2100      	movs	r1, #0
 800f182:	4802      	ldr	r0, [pc, #8]	; (800f18c <EmitterOFF+0x18>)
 800f184:	f005 f9b8 	bl	80144f8 <HAL_TIMEx_OCN_Stop_IT>

}
 800f188:	bf00      	nop
 800f18a:	bd80      	pop	{r7, pc}
 800f18c:	20000ba4 	.word	0x20000ba4

0800f190 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b082      	sub	sp, #8
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2b07      	cmp	r3, #7
 800f19c:	f200 80ac 	bhi.w	800f2f8 <ChangeLED+0x168>
 800f1a0:	a201      	add	r2, pc, #4	; (adr r2, 800f1a8 <ChangeLED+0x18>)
 800f1a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1a6:	bf00      	nop
 800f1a8:	0800f1c9 	.word	0x0800f1c9
 800f1ac:	0800f1ef 	.word	0x0800f1ef
 800f1b0:	0800f215 	.word	0x0800f215
 800f1b4:	0800f23b 	.word	0x0800f23b
 800f1b8:	0800f261 	.word	0x0800f261
 800f1bc:	0800f287 	.word	0x0800f287
 800f1c0:	0800f2ad 	.word	0x0800f2ad
 800f1c4:	0800f2d3 	.word	0x0800f2d3
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f1ce:	484d      	ldr	r0, [pc, #308]	; (800f304 <ChangeLED+0x174>)
 800f1d0:	f002 fd8e 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f1da:	484a      	ldr	r0, [pc, #296]	; (800f304 <ChangeLED+0x174>)
 800f1dc:	f002 fd88 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f1e0:	2200      	movs	r2, #0
 800f1e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f1e6:	4848      	ldr	r0, [pc, #288]	; (800f308 <ChangeLED+0x178>)
 800f1e8:	f002 fd82 	bl	8011cf0 <HAL_GPIO_WritePin>
		break;
 800f1ec:	e085      	b.n	800f2fa <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f1ee:	2201      	movs	r2, #1
 800f1f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f1f4:	4843      	ldr	r0, [pc, #268]	; (800f304 <ChangeLED+0x174>)
 800f1f6:	f002 fd7b 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f200:	4840      	ldr	r0, [pc, #256]	; (800f304 <ChangeLED+0x174>)
 800f202:	f002 fd75 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f206:	2200      	movs	r2, #0
 800f208:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f20c:	483e      	ldr	r0, [pc, #248]	; (800f308 <ChangeLED+0x178>)
 800f20e:	f002 fd6f 	bl	8011cf0 <HAL_GPIO_WritePin>
		break;
 800f212:	e072      	b.n	800f2fa <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f214:	2200      	movs	r2, #0
 800f216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f21a:	483a      	ldr	r0, [pc, #232]	; (800f304 <ChangeLED+0x174>)
 800f21c:	f002 fd68 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f220:	2201      	movs	r2, #1
 800f222:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f226:	4837      	ldr	r0, [pc, #220]	; (800f304 <ChangeLED+0x174>)
 800f228:	f002 fd62 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f22c:	2200      	movs	r2, #0
 800f22e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f232:	4835      	ldr	r0, [pc, #212]	; (800f308 <ChangeLED+0x178>)
 800f234:	f002 fd5c 	bl	8011cf0 <HAL_GPIO_WritePin>

		break;
 800f238:	e05f      	b.n	800f2fa <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f23a:	2201      	movs	r2, #1
 800f23c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f240:	4830      	ldr	r0, [pc, #192]	; (800f304 <ChangeLED+0x174>)
 800f242:	f002 fd55 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f246:	2201      	movs	r2, #1
 800f248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f24c:	482d      	ldr	r0, [pc, #180]	; (800f304 <ChangeLED+0x174>)
 800f24e:	f002 fd4f 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f252:	2200      	movs	r2, #0
 800f254:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f258:	482b      	ldr	r0, [pc, #172]	; (800f308 <ChangeLED+0x178>)
 800f25a:	f002 fd49 	bl	8011cf0 <HAL_GPIO_WritePin>
		break;
 800f25e:	e04c      	b.n	800f2fa <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f260:	2200      	movs	r2, #0
 800f262:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f266:	4827      	ldr	r0, [pc, #156]	; (800f304 <ChangeLED+0x174>)
 800f268:	f002 fd42 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f26c:	2200      	movs	r2, #0
 800f26e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f272:	4824      	ldr	r0, [pc, #144]	; (800f304 <ChangeLED+0x174>)
 800f274:	f002 fd3c 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f278:	2201      	movs	r2, #1
 800f27a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f27e:	4822      	ldr	r0, [pc, #136]	; (800f308 <ChangeLED+0x178>)
 800f280:	f002 fd36 	bl	8011cf0 <HAL_GPIO_WritePin>
		break;
 800f284:	e039      	b.n	800f2fa <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f286:	2201      	movs	r2, #1
 800f288:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f28c:	481d      	ldr	r0, [pc, #116]	; (800f304 <ChangeLED+0x174>)
 800f28e:	f002 fd2f 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f292:	2200      	movs	r2, #0
 800f294:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f298:	481a      	ldr	r0, [pc, #104]	; (800f304 <ChangeLED+0x174>)
 800f29a:	f002 fd29 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f29e:	2201      	movs	r2, #1
 800f2a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2a4:	4818      	ldr	r0, [pc, #96]	; (800f308 <ChangeLED+0x178>)
 800f2a6:	f002 fd23 	bl	8011cf0 <HAL_GPIO_WritePin>
		break;
 800f2aa:	e026      	b.n	800f2fa <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2b2:	4814      	ldr	r0, [pc, #80]	; (800f304 <ChangeLED+0x174>)
 800f2b4:	f002 fd1c 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f2b8:	2201      	movs	r2, #1
 800f2ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f2be:	4811      	ldr	r0, [pc, #68]	; (800f304 <ChangeLED+0x174>)
 800f2c0:	f002 fd16 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2ca:	480f      	ldr	r0, [pc, #60]	; (800f308 <ChangeLED+0x178>)
 800f2cc:	f002 fd10 	bl	8011cf0 <HAL_GPIO_WritePin>

		break;
 800f2d0:	e013      	b.n	800f2fa <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f2d2:	2201      	movs	r2, #1
 800f2d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2d8:	480a      	ldr	r0, [pc, #40]	; (800f304 <ChangeLED+0x174>)
 800f2da:	f002 fd09 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f2de:	2201      	movs	r2, #1
 800f2e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f2e4:	4807      	ldr	r0, [pc, #28]	; (800f304 <ChangeLED+0x174>)
 800f2e6:	f002 fd03 	bl	8011cf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2f0:	4805      	ldr	r0, [pc, #20]	; (800f308 <ChangeLED+0x178>)
 800f2f2:	f002 fcfd 	bl	8011cf0 <HAL_GPIO_WritePin>

		break;
 800f2f6:	e000      	b.n	800f2fa <ChangeLED+0x16a>
	default: break;
 800f2f8:	bf00      	nop

	}
}
 800f2fa:	bf00      	nop
 800f2fc:	3708      	adds	r7, #8
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bd80      	pop	{r7, pc}
 800f302:	bf00      	nop
 800f304:	40020800 	.word	0x40020800
 800f308:	40020400 	.word	0x40020400

0800f30c <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800f30c:	b580      	push	{r7, lr}
 800f30e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f310:	210c      	movs	r1, #12
 800f312:	4809      	ldr	r0, [pc, #36]	; (800f338 <Motor_PWM_Start+0x2c>)
 800f314:	f004 f8d8 	bl	80134c8 <HAL_TIM_PWM_Start>
 800f318:	4603      	mov	r3, r0
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d001      	beq.n	800f322 <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800f31e:	f7fe ffd3 	bl	800e2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f322:	2104      	movs	r1, #4
 800f324:	4805      	ldr	r0, [pc, #20]	; (800f33c <Motor_PWM_Start+0x30>)
 800f326:	f004 f8cf 	bl	80134c8 <HAL_TIM_PWM_Start>
 800f32a:	4603      	mov	r3, r0
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d001      	beq.n	800f334 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800f330:	f7fe ffca 	bl	800e2c8 <Error_Handler>
  }
#endif
}
 800f334:	bf00      	nop
 800f336:	bd80      	pop	{r7, pc}
 800f338:	2000023c 	.word	0x2000023c
 800f33c:	2000027c 	.word	0x2000027c

0800f340 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800f340:	b580      	push	{r7, lr}
 800f342:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f344:	210c      	movs	r1, #12
 800f346:	4809      	ldr	r0, [pc, #36]	; (800f36c <Motor_PWM_Stop+0x2c>)
 800f348:	f004 f8fc 	bl	8013544 <HAL_TIM_PWM_Stop>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d001      	beq.n	800f356 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800f352:	f7fe ffb9 	bl	800e2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f356:	2104      	movs	r1, #4
 800f358:	4805      	ldr	r0, [pc, #20]	; (800f370 <Motor_PWM_Stop+0x30>)
 800f35a:	f004 f8f3 	bl	8013544 <HAL_TIM_PWM_Stop>
 800f35e:	4603      	mov	r3, r0
 800f360:	2b00      	cmp	r3, #0
 800f362:	d001      	beq.n	800f368 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800f364:	f7fe ffb0 	bl	800e2c8 <Error_Handler>
  }
#endif
}
 800f368:	bf00      	nop
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	2000023c 	.word	0x2000023c
 800f370:	2000027c 	.word	0x2000027c
 800f374:	00000000 	.word	0x00000000

0800f378 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800f378:	b580      	push	{r7, lr}
 800f37a:	b082      	sub	sp, #8
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
 800f380:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2b00      	cmp	r3, #0
 800f386:	dd05      	ble.n	800f394 <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800f388:	2201      	movs	r2, #1
 800f38a:	2104      	movs	r1, #4
 800f38c:	4828      	ldr	r0, [pc, #160]	; (800f430 <Motor_Switch+0xb8>)
 800f38e:	f002 fcaf 	bl	8011cf0 <HAL_GPIO_WritePin>
 800f392:	e00a      	b.n	800f3aa <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2b00      	cmp	r3, #0
 800f398:	da07      	bge.n	800f3aa <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800f39a:	2200      	movs	r2, #0
 800f39c:	2104      	movs	r1, #4
 800f39e:	4824      	ldr	r0, [pc, #144]	; (800f430 <Motor_Switch+0xb8>)
 800f3a0:	f002 fca6 	bl	8011cf0 <HAL_GPIO_WritePin>
		left = -left;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	425b      	negs	r3, r3
 800f3a8:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	dd05      	ble.n	800f3bc <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	2101      	movs	r1, #1
 800f3b4:	481e      	ldr	r0, [pc, #120]	; (800f430 <Motor_Switch+0xb8>)
 800f3b6:	f002 fc9b 	bl	8011cf0 <HAL_GPIO_WritePin>
 800f3ba:	e00a      	b.n	800f3d2 <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	da07      	bge.n	800f3d2 <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800f3c2:	2201      	movs	r2, #1
 800f3c4:	2101      	movs	r1, #1
 800f3c6:	481a      	ldr	r0, [pc, #104]	; (800f430 <Motor_Switch+0xb8>)
 800f3c8:	f002 fc92 	bl	8011cf0 <HAL_GPIO_WritePin>
	  	right = -right;
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	425b      	negs	r3, r3
 800f3d0:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800f3d2:	6878      	ldr	r0, [r7, #4]
 800f3d4:	f7f8 ffde 	bl	8008394 <__aeabi_i2d>
 800f3d8:	a313      	add	r3, pc, #76	; (adr r3, 800f428 <Motor_Switch+0xb0>)
 800f3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3de:	f7f9 fad3 	bl	8008988 <__aeabi_dcmpgt>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d002      	beq.n	800f3ee <Motor_Switch+0x76>
 800f3e8:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f3ec:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800f3ee:	6838      	ldr	r0, [r7, #0]
 800f3f0:	f7f8 ffd0 	bl	8008394 <__aeabi_i2d>
 800f3f4:	a30c      	add	r3, pc, #48	; (adr r3, 800f428 <Motor_Switch+0xb0>)
 800f3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3fa:	f7f9 fac5 	bl	8008988 <__aeabi_dcmpgt>
 800f3fe:	4603      	mov	r3, r0
 800f400:	2b00      	cmp	r3, #0
 800f402:	d002      	beq.n	800f40a <Motor_Switch+0x92>
 800f404:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f408:	603b      	str	r3, [r7, #0]


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800f40a:	4b0a      	ldr	r3, [pc, #40]	; (800f434 <Motor_Switch+0xbc>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	683a      	ldr	r2, [r7, #0]
 800f410:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800f412:	4b09      	ldr	r3, [pc, #36]	; (800f438 <Motor_Switch+0xc0>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	687a      	ldr	r2, [r7, #4]
 800f418:	641a      	str	r2, [r3, #64]	; 0x40
}
 800f41a:	bf00      	nop
 800f41c:	3708      	adds	r7, #8
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}
 800f422:	bf00      	nop
 800f424:	f3af 8000 	nop.w
 800f428:	00000000 	.word	0x00000000
 800f42c:	40a3b000 	.word	0x40a3b000
 800f430:	40020000 	.word	0x40020000
 800f434:	2000027c 	.word	0x2000027c
 800f438:	2000023c 	.word	0x2000023c

0800f43c <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800f43c:	b480      	push	{r7}
 800f43e:	b083      	sub	sp, #12
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	683a      	ldr	r2, [r7, #0]
 800f44a:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800f44c:	bf00      	nop
 800f44e:	370c      	adds	r7, #12
 800f450:	46bd      	mov	sp, r7
 800f452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f456:	4770      	bx	lr

0800f458 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800f458:	b480      	push	{r7}
 800f45a:	b087      	sub	sp, #28
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	60f8      	str	r0, [r7, #12]
 800f460:	60b9      	str	r1, [r7, #8]
 800f462:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800f468:	4a2c      	ldr	r2, [pc, #176]	; (800f51c <GetWallDataAverage+0xc4>)
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f470:	697b      	ldr	r3, [r7, #20]
 800f472:	1ad3      	subs	r3, r2, r3
 800f474:	2b00      	cmp	r3, #0
 800f476:	bfb8      	it	lt
 800f478:	425b      	neglt	r3, r3
 800f47a:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800f47c:	4927      	ldr	r1, [pc, #156]	; (800f51c <GetWallDataAverage+0xc4>)
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	697a      	ldr	r2, [r7, #20]
 800f482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800f486:	4a26      	ldr	r2, [pc, #152]	; (800f520 <GetWallDataAverage+0xc8>)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f48e:	693b      	ldr	r3, [r7, #16]
 800f490:	441a      	add	r2, r3
 800f492:	4923      	ldr	r1, [pc, #140]	; (800f520 <GetWallDataAverage+0xc8>)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800f49a:	4a22      	ldr	r2, [pc, #136]	; (800f524 <GetWallDataAverage+0xcc>)
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4a2:	1c5a      	adds	r2, r3, #1
 800f4a4:	491f      	ldr	r1, [pc, #124]	; (800f524 <GetWallDataAverage+0xcc>)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800f4ac:	4a1d      	ldr	r2, [pc, #116]	; (800f524 <GetWallDataAverage+0xcc>)
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4b4:	68fa      	ldr	r2, [r7, #12]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d121      	bne.n	800f4fe <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800f4ba:	4a19      	ldr	r2, [pc, #100]	; (800f520 <GetWallDataAverage+0xc8>)
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4c2:	ee07 3a90 	vmov	s15, r3
 800f4c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f4ca:	4a16      	ldr	r2, [pc, #88]	; (800f524 <GetWallDataAverage+0xcc>)
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4d2:	ee07 3a90 	vmov	s15, r3
 800f4d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f4da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f4de:	4a12      	ldr	r2, [pc, #72]	; (800f528 <GetWallDataAverage+0xd0>)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	4413      	add	r3, r2
 800f4e6:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800f4ea:	4a0d      	ldr	r2, [pc, #52]	; (800f520 <GetWallDataAverage+0xc8>)
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2100      	movs	r1, #0
 800f4f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800f4f4:	4a0b      	ldr	r2, [pc, #44]	; (800f524 <GetWallDataAverage+0xcc>)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2100      	movs	r1, #0
 800f4fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800f4fe:	4a0a      	ldr	r2, [pc, #40]	; (800f528 <GetWallDataAverage+0xd0>)
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	009b      	lsls	r3, r3, #2
 800f504:	4413      	add	r3, r2
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	ee07 3a90 	vmov	s15, r3
}
 800f50c:	eeb0 0a67 	vmov.f32	s0, s15
 800f510:	371c      	adds	r7, #28
 800f512:	46bd      	mov	sp, r7
 800f514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f518:	4770      	bx	lr
 800f51a:	bf00      	nop
 800f51c:	200002d8 	.word	0x200002d8
 800f520:	200002e8 	.word	0x200002e8
 800f524:	200002f8 	.word	0x200002f8
 800f528:	20000308 	.word	0x20000308

0800f52c <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800f52c:	b480      	push	{r7}
 800f52e:	b087      	sub	sp, #28
 800f530:	af00      	add	r7, sp, #0
 800f532:	60f8      	str	r0, [r7, #12]
 800f534:	ed87 0a02 	vstr	s0, [r7, #8]
 800f538:	edc7 0a01 	vstr	s1, [r7, #4]
 800f53c:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800f540:	f04f 0300 	mov.w	r3, #0
 800f544:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	ee07 3a90 	vmov	s15, r3
 800f54c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f550:	edd7 7a02 	vldr	s15, [r7, #8]
 800f554:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f558:	edd7 7a01 	vldr	s15, [r7, #4]
 800f55c:	ee67 6a27 	vmul.f32	s13, s14, s15
 800f560:	ed97 7a00 	vldr	s14, [r7]
 800f564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f568:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	ee07 3a90 	vmov	s15, r3
}
 800f572:	eeb0 0a67 	vmov.f32	s0, s15
 800f576:	371c      	adds	r7, #28
 800f578:	46bd      	mov	sp, r7
 800f57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57e:	4770      	bx	lr

0800f580 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800f580:	b480      	push	{r7}
 800f582:	b085      	sub	sp, #20
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800f58a:	2301      	movs	r3, #1
 800f58c:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f58e:	2300      	movs	r3, #0
 800f590:	60bb      	str	r3, [r7, #8]
 800f592:	e007      	b.n	800f5a4 <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	687a      	ldr	r2, [r7, #4]
 800f598:	fb02 f303 	mul.w	r3, r2, r3
 800f59c:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	3301      	adds	r3, #1
 800f5a2:	60bb      	str	r3, [r7, #8]
 800f5a4:	68ba      	ldr	r2, [r7, #8]
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	429a      	cmp	r2, r3
 800f5aa:	dbf3      	blt.n	800f594 <IntegerPower+0x14>
	}
	return pattern_num;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3714      	adds	r7, #20
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b8:	4770      	bx	lr

0800f5ba <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800f5ba:	b480      	push	{r7}
 800f5bc:	b08b      	sub	sp, #44	; 0x2c
 800f5be:	af00      	add	r7, sp, #0
 800f5c0:	ed87 0a03 	vstr	s0, [r7, #12]
 800f5c4:	edc7 0a02 	vstr	s1, [r7, #8]
 800f5c8:	ed87 1a01 	vstr	s2, [r7, #4]
 800f5cc:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800f5ce:	edd7 6a03 	vldr	s13, [r7, #12]
 800f5d2:	ed97 7a01 	vldr	s14, [r7, #4]
 800f5d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f5da:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800f5de:	edd7 6a02 	vldr	s13, [r7, #8]
 800f5e2:	ed97 7a01 	vldr	s14, [r7, #4]
 800f5e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f5ea:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800f5ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f5f2:	edd7 7a06 	vldr	s15, [r7, #24]
 800f5f6:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f5fa:	683b      	ldr	r3, [r7, #0]
 800f5fc:	ee07 3a90 	vmov	s15, r3
 800f600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f604:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f608:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800f60c:	2300      	movs	r3, #0
 800f60e:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f610:	2300      	movs	r3, #0
 800f612:	623b      	str	r3, [r7, #32]
 800f614:	e018      	b.n	800f648 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800f616:	6a3b      	ldr	r3, [r7, #32]
 800f618:	ee07 3a90 	vmov	s15, r3
 800f61c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f620:	edd7 7a05 	vldr	s15, [r7, #20]
 800f624:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f628:	edd7 7a06 	vldr	s15, [r7, #24]
 800f62c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f630:	ed97 7a07 	vldr	s14, [r7, #28]
 800f634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f63c:	db01      	blt.n	800f642 <GetBatteryLevel+0x88>
		{
			pattern = i;
 800f63e:	6a3b      	ldr	r3, [r7, #32]
 800f640:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f642:	6a3b      	ldr	r3, [r7, #32]
 800f644:	3301      	adds	r3, #1
 800f646:	623b      	str	r3, [r7, #32]
 800f648:	6a3a      	ldr	r2, [r7, #32]
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	429a      	cmp	r2, r3
 800f64e:	dbe2      	blt.n	800f616 <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800f650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f652:	4618      	mov	r0, r3
 800f654:	372c      	adds	r7, #44	; 0x2c
 800f656:	46bd      	mov	sp, r7
 800f658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65c:	4770      	bx	lr
	...

0800f660 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800f660:	b580      	push	{r7, lr}
 800f662:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800f664:	4b07      	ldr	r3, [pc, #28]	; (800f684 <Buffering+0x24>)
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	689b      	ldr	r3, [r3, #8]
 800f66a:	2100      	movs	r1, #0
 800f66c:	4618      	mov	r0, r3
 800f66e:	f006 fd6d 	bl	801614c <setbuf>
	  setbuf(stdin,NULL);
 800f672:	4b04      	ldr	r3, [pc, #16]	; (800f684 <Buffering+0x24>)
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	685b      	ldr	r3, [r3, #4]
 800f678:	2100      	movs	r1, #0
 800f67a:	4618      	mov	r0, r3
 800f67c:	f006 fd66 	bl	801614c <setbuf>
}
 800f680:	bf00      	nop
 800f682:	bd80      	pop	{r7, pc}
 800f684:	2000002c 	.word	0x2000002c

0800f688 <Copy_Gain>:
void Copy_Gain()
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b092      	sub	sp, #72	; 0x48
 800f68c:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800f68e:	4b2c      	ldr	r3, [pc, #176]	; (800f740 <Copy_Gain+0xb8>)
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800f694:	463b      	mov	r3, r7
 800f696:	2240      	movs	r2, #64	; 0x40
 800f698:	2100      	movs	r1, #0
 800f69a:	4618      	mov	r0, r3
 800f69c:	f005 fe7b 	bl	8015396 <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800f6a0:	4b28      	ldr	r3, [pc, #160]	; (800f744 <Copy_Gain+0xbc>)
 800f6a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f6a6:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800f6a8:	4b26      	ldr	r3, [pc, #152]	; (800f744 <Copy_Gain+0xbc>)
 800f6aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f6ae:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800f6b0:	4b24      	ldr	r3, [pc, #144]	; (800f744 <Copy_Gain+0xbc>)
 800f6b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f6b6:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800f6b8:	4b22      	ldr	r3, [pc, #136]	; (800f744 <Copy_Gain+0xbc>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800f6be:	4b21      	ldr	r3, [pc, #132]	; (800f744 <Copy_Gain+0xbc>)
 800f6c0:	685b      	ldr	r3, [r3, #4]
 800f6c2:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800f6c4:	4b1f      	ldr	r3, [pc, #124]	; (800f744 <Copy_Gain+0xbc>)
 800f6c6:	689b      	ldr	r3, [r3, #8]
 800f6c8:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800f6ca:	4b1e      	ldr	r3, [pc, #120]	; (800f744 <Copy_Gain+0xbc>)
 800f6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f6ce:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800f6d0:	4b1c      	ldr	r3, [pc, #112]	; (800f744 <Copy_Gain+0xbc>)
 800f6d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6d4:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800f6d6:	4b1b      	ldr	r3, [pc, #108]	; (800f744 <Copy_Gain+0xbc>)
 800f6d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f6da:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800f6dc:	4b19      	ldr	r3, [pc, #100]	; (800f744 <Copy_Gain+0xbc>)
 800f6de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f6e2:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800f6e4:	4b17      	ldr	r3, [pc, #92]	; (800f744 <Copy_Gain+0xbc>)
 800f6e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f6ea:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800f6ec:	4b15      	ldr	r3, [pc, #84]	; (800f744 <Copy_Gain+0xbc>)
 800f6ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f6f2:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800f6f4:	4b13      	ldr	r3, [pc, #76]	; (800f744 <Copy_Gain+0xbc>)
 800f6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6f8:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800f6fa:	4b12      	ldr	r3, [pc, #72]	; (800f744 <Copy_Gain+0xbc>)
 800f6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6fe:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800f700:	4b10      	ldr	r3, [pc, #64]	; (800f744 <Copy_Gain+0xbc>)
 800f702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f704:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800f706:	2300      	movs	r3, #0
 800f708:	643b      	str	r3, [r7, #64]	; 0x40
 800f70a:	e012      	b.n	800f732 <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800f70c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f70e:	009b      	lsls	r3, r3, #2
 800f710:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f714:	4413      	add	r3, r2
 800f716:	3b48      	subs	r3, #72	; 0x48
 800f718:	edd3 7a00 	vldr	s15, [r3]
 800f71c:	eeb0 0a67 	vmov.f32	s0, s15
 800f720:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f722:	f7ff fafd 	bl	800ed20 <FLASH_Write_Word_F>
		address += 0x04;
 800f726:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f728:	3304      	adds	r3, #4
 800f72a:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800f72c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f72e:	3301      	adds	r3, #1
 800f730:	643b      	str	r3, [r7, #64]	; 0x40
 800f732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f734:	2b0e      	cmp	r3, #14
 800f736:	dde9      	ble.n	800f70c <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800f738:	bf00      	nop
 800f73a:	3748      	adds	r7, #72	; 0x48
 800f73c:	46bd      	mov	sp, r7
 800f73e:	bd80      	pop	{r7, pc}
 800f740:	0801a688 	.word	0x0801a688
 800f744:	20000318 	.word	0x20000318

0800f748 <Load_Gain>:
void Load_Gain()
{
 800f748:	b590      	push	{r4, r7, lr}
 800f74a:	b095      	sub	sp, #84	; 0x54
 800f74c:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800f74e:	4b59      	ldr	r3, [pc, #356]	; (800f8b4 <Load_Gain+0x16c>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800f754:	463b      	mov	r3, r7
 800f756:	2240      	movs	r2, #64	; 0x40
 800f758:	2100      	movs	r1, #0
 800f75a:	4618      	mov	r0, r3
 800f75c:	f005 fe1b 	bl	8015396 <memset>

	//
	int judge;
	uint8_t j=0;
 800f760:	2300      	movs	r3, #0
 800f762:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f766:	2300      	movs	r3, #0
 800f768:	647b      	str	r3, [r7, #68]	; 0x44
 800f76a:	e038      	b.n	800f7de <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800f76c:	463a      	mov	r2, r7
 800f76e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f770:	009b      	lsls	r3, r3, #2
 800f772:	4413      	add	r3, r2
 800f774:	4619      	mov	r1, r3
 800f776:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f778:	f7ff fafc 	bl	800ed74 <FLASH_Read_Word_F>
		address += 0x04;
 800f77c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f77e:	3304      	adds	r3, #4
 800f780:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800f782:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f784:	009b      	lsls	r3, r3, #2
 800f786:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f78a:	4413      	add	r3, r2
 800f78c:	3b50      	subs	r3, #80	; 0x50
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	4618      	mov	r0, r3
 800f792:	f7f8 fe11 	bl	80083b8 <__aeabi_f2d>
 800f796:	4603      	mov	r3, r0
 800f798:	460c      	mov	r4, r1
 800f79a:	461a      	mov	r2, r3
 800f79c:	4623      	mov	r3, r4
 800f79e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7a0:	4845      	ldr	r0, [pc, #276]	; (800f8b8 <Load_Gain+0x170>)
 800f7a2:	f006 fc3f 	bl	8016024 <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800f7a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f7ae:	4413      	add	r3, r2
 800f7b0:	3b50      	subs	r3, #80	; 0x50
 800f7b2:	edd3 7a00 	vldr	s15, [r3]
 800f7b6:	eef4 7a67 	vcmp.f32	s15, s15
 800f7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7be:	bf6c      	ite	vs
 800f7c0:	2301      	movvs	r3, #1
 800f7c2:	2300      	movvc	r3, #0
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800f7c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d004      	beq.n	800f7d8 <Load_Gain+0x90>
		{
			j++;
 800f7ce:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f7d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7da:	3301      	adds	r3, #1
 800f7dc:	647b      	str	r3, [r7, #68]	; 0x44
 800f7de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7e0:	2b0e      	cmp	r3, #14
 800f7e2:	ddc3      	ble.n	800f76c <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800f7e4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f7e8:	4619      	mov	r1, r3
 800f7ea:	4834      	ldr	r0, [pc, #208]	; (800f8bc <Load_Gain+0x174>)
 800f7ec:	f006 fc1a 	bl	8016024 <iprintf>
		if(j == 15)//nan0
 800f7f0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f7f4:	2b0f      	cmp	r3, #15
 800f7f6:	d059      	beq.n	800f8ac <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800f7f8:	edd7 7a00 	vldr	s15, [r7]
 800f7fc:	ed97 7a01 	vldr	s14, [r7, #4]
 800f800:	edd7 6a02 	vldr	s13, [r7, #8]
 800f804:	eeb0 1a66 	vmov.f32	s2, s13
 800f808:	eef0 0a47 	vmov.f32	s1, s14
 800f80c:	eeb0 0a67 	vmov.f32	s0, s15
 800f810:	2004      	movs	r0, #4
 800f812:	f000 fa29 	bl	800fc68 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800f816:	edd7 7a00 	vldr	s15, [r7]
 800f81a:	ed97 7a01 	vldr	s14, [r7, #4]
 800f81e:	edd7 6a02 	vldr	s13, [r7, #8]
 800f822:	eeb0 1a66 	vmov.f32	s2, s13
 800f826:	eef0 0a47 	vmov.f32	s1, s14
 800f82a:	eeb0 0a67 	vmov.f32	s0, s15
 800f82e:	2005      	movs	r0, #5
 800f830:	f000 fa1a 	bl	800fc68 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800f834:	edd7 7a03 	vldr	s15, [r7, #12]
 800f838:	ed97 7a04 	vldr	s14, [r7, #16]
 800f83c:	edd7 6a05 	vldr	s13, [r7, #20]
 800f840:	eeb0 1a66 	vmov.f32	s2, s13
 800f844:	eef0 0a47 	vmov.f32	s1, s14
 800f848:	eeb0 0a67 	vmov.f32	s0, s15
 800f84c:	2000      	movs	r0, #0
 800f84e:	f000 fa0b 	bl	800fc68 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800f852:	edd7 7a06 	vldr	s15, [r7, #24]
 800f856:	ed97 7a07 	vldr	s14, [r7, #28]
 800f85a:	edd7 6a08 	vldr	s13, [r7, #32]
 800f85e:	eeb0 1a66 	vmov.f32	s2, s13
 800f862:	eef0 0a47 	vmov.f32	s1, s14
 800f866:	eeb0 0a67 	vmov.f32	s0, s15
 800f86a:	2002      	movs	r0, #2
 800f86c:	f000 f9fc 	bl	800fc68 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800f870:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f874:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f878:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800f87c:	eeb0 1a66 	vmov.f32	s2, s13
 800f880:	eef0 0a47 	vmov.f32	s1, s14
 800f884:	eeb0 0a67 	vmov.f32	s0, s15
 800f888:	2003      	movs	r0, #3
 800f88a:	f000 f9ed 	bl	800fc68 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800f88e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f892:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800f896:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800f89a:	eeb0 1a66 	vmov.f32	s2, s13
 800f89e:	eef0 0a47 	vmov.f32	s1, s14
 800f8a2:	eeb0 0a67 	vmov.f32	s0, s15
 800f8a6:	2001      	movs	r0, #1
 800f8a8:	f000 f9de 	bl	800fc68 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800f8ac:	bf00      	nop
 800f8ae:	3754      	adds	r7, #84	; 0x54
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	bd90      	pop	{r4, r7, pc}
 800f8b4:	0801a688 	.word	0x0801a688
 800f8b8:	0801a50c 	.word	0x0801a50c
 800f8bc:	0801a518 	.word	0x0801a518

0800f8c0 <Change_Gain>:
void Change_Gain()
{
 800f8c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f8c4:	b086      	sub	sp, #24
 800f8c6:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800f8c8:	48af      	ldr	r0, [pc, #700]	; (800fb88 <Change_Gain+0x2c8>)
 800f8ca:	f003 fc48 	bl	801315e <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800f8ce:	48af      	ldr	r0, [pc, #700]	; (800fb8c <Change_Gain+0x2cc>)
 800f8d0:	f003 fc45 	bl	801315e <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800f8d4:	f7ff fd34 	bl	800f340 <Motor_PWM_Stop>
	EmitterOFF();
 800f8d8:	f7ff fc4c 	bl	800f174 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800f8dc:	20c8      	movs	r0, #200	; 0xc8
 800f8de:	f000 fd33 	bl	8010348 <HAL_Delay>

	//
	char change_mode='0';
 800f8e2:	2330      	movs	r3, #48	; 0x30
 800f8e4:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800f8e6:	2330      	movs	r3, #48	; 0x30
 800f8e8:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800f8ea:	48a9      	ldr	r0, [pc, #676]	; (800fb90 <Change_Gain+0x2d0>)
 800f8ec:	f006 fc0e 	bl	801610c <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800f8f0:	4ba8      	ldr	r3, [pc, #672]	; (800fb94 <Change_Gain+0x2d4>)
 800f8f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f7f8 fd5e 	bl	80083b8 <__aeabi_f2d>
 800f8fc:	4680      	mov	r8, r0
 800f8fe:	4689      	mov	r9, r1
 800f900:	4ba4      	ldr	r3, [pc, #656]	; (800fb94 <Change_Gain+0x2d4>)
 800f902:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f906:	4618      	mov	r0, r3
 800f908:	f7f8 fd56 	bl	80083b8 <__aeabi_f2d>
 800f90c:	4604      	mov	r4, r0
 800f90e:	460d      	mov	r5, r1
 800f910:	4ba0      	ldr	r3, [pc, #640]	; (800fb94 <Change_Gain+0x2d4>)
 800f912:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f916:	4618      	mov	r0, r3
 800f918:	f7f8 fd4e 	bl	80083b8 <__aeabi_f2d>
 800f91c:	4602      	mov	r2, r0
 800f91e:	460b      	mov	r3, r1
 800f920:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f924:	e9cd 4500 	strd	r4, r5, [sp]
 800f928:	4642      	mov	r2, r8
 800f92a:	464b      	mov	r3, r9
 800f92c:	489a      	ldr	r0, [pc, #616]	; (800fb98 <Change_Gain+0x2d8>)
 800f92e:	f006 fb79 	bl	8016024 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800f932:	4b98      	ldr	r3, [pc, #608]	; (800fb94 <Change_Gain+0x2d4>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	4618      	mov	r0, r3
 800f938:	f7f8 fd3e 	bl	80083b8 <__aeabi_f2d>
 800f93c:	4680      	mov	r8, r0
 800f93e:	4689      	mov	r9, r1
 800f940:	4b94      	ldr	r3, [pc, #592]	; (800fb94 <Change_Gain+0x2d4>)
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	4618      	mov	r0, r3
 800f946:	f7f8 fd37 	bl	80083b8 <__aeabi_f2d>
 800f94a:	4604      	mov	r4, r0
 800f94c:	460d      	mov	r5, r1
 800f94e:	4b91      	ldr	r3, [pc, #580]	; (800fb94 <Change_Gain+0x2d4>)
 800f950:	689b      	ldr	r3, [r3, #8]
 800f952:	4618      	mov	r0, r3
 800f954:	f7f8 fd30 	bl	80083b8 <__aeabi_f2d>
 800f958:	4602      	mov	r2, r0
 800f95a:	460b      	mov	r3, r1
 800f95c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f960:	e9cd 4500 	strd	r4, r5, [sp]
 800f964:	4642      	mov	r2, r8
 800f966:	464b      	mov	r3, r9
 800f968:	488c      	ldr	r0, [pc, #560]	; (800fb9c <Change_Gain+0x2dc>)
 800f96a:	f006 fb5b 	bl	8016024 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800f96e:	4b89      	ldr	r3, [pc, #548]	; (800fb94 <Change_Gain+0x2d4>)
 800f970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f972:	4618      	mov	r0, r3
 800f974:	f7f8 fd20 	bl	80083b8 <__aeabi_f2d>
 800f978:	4680      	mov	r8, r0
 800f97a:	4689      	mov	r9, r1
 800f97c:	4b85      	ldr	r3, [pc, #532]	; (800fb94 <Change_Gain+0x2d4>)
 800f97e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f980:	4618      	mov	r0, r3
 800f982:	f7f8 fd19 	bl	80083b8 <__aeabi_f2d>
 800f986:	4604      	mov	r4, r0
 800f988:	460d      	mov	r5, r1
 800f98a:	4b82      	ldr	r3, [pc, #520]	; (800fb94 <Change_Gain+0x2d4>)
 800f98c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f98e:	4618      	mov	r0, r3
 800f990:	f7f8 fd12 	bl	80083b8 <__aeabi_f2d>
 800f994:	4602      	mov	r2, r0
 800f996:	460b      	mov	r3, r1
 800f998:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f99c:	e9cd 4500 	strd	r4, r5, [sp]
 800f9a0:	4642      	mov	r2, r8
 800f9a2:	464b      	mov	r3, r9
 800f9a4:	487e      	ldr	r0, [pc, #504]	; (800fba0 <Change_Gain+0x2e0>)
 800f9a6:	f006 fb3d 	bl	8016024 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800f9aa:	4b7a      	ldr	r3, [pc, #488]	; (800fb94 <Change_Gain+0x2d4>)
 800f9ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	f7f8 fd01 	bl	80083b8 <__aeabi_f2d>
 800f9b6:	4680      	mov	r8, r0
 800f9b8:	4689      	mov	r9, r1
 800f9ba:	4b76      	ldr	r3, [pc, #472]	; (800fb94 <Change_Gain+0x2d4>)
 800f9bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f7f8 fcf9 	bl	80083b8 <__aeabi_f2d>
 800f9c6:	4604      	mov	r4, r0
 800f9c8:	460d      	mov	r5, r1
 800f9ca:	4b72      	ldr	r3, [pc, #456]	; (800fb94 <Change_Gain+0x2d4>)
 800f9cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f7f8 fcf1 	bl	80083b8 <__aeabi_f2d>
 800f9d6:	4602      	mov	r2, r0
 800f9d8:	460b      	mov	r3, r1
 800f9da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f9de:	e9cd 4500 	strd	r4, r5, [sp]
 800f9e2:	4642      	mov	r2, r8
 800f9e4:	464b      	mov	r3, r9
 800f9e6:	486f      	ldr	r0, [pc, #444]	; (800fba4 <Change_Gain+0x2e4>)
 800f9e8:	f006 fb1c 	bl	8016024 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800f9ec:	4b69      	ldr	r3, [pc, #420]	; (800fb94 <Change_Gain+0x2d4>)
 800f9ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7f8 fce1 	bl	80083b8 <__aeabi_f2d>
 800f9f6:	4680      	mov	r8, r0
 800f9f8:	4689      	mov	r9, r1
 800f9fa:	4b66      	ldr	r3, [pc, #408]	; (800fb94 <Change_Gain+0x2d4>)
 800f9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f7f8 fcda 	bl	80083b8 <__aeabi_f2d>
 800fa04:	4604      	mov	r4, r0
 800fa06:	460d      	mov	r5, r1
 800fa08:	4b62      	ldr	r3, [pc, #392]	; (800fb94 <Change_Gain+0x2d4>)
 800fa0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f7f8 fcd3 	bl	80083b8 <__aeabi_f2d>
 800fa12:	4602      	mov	r2, r0
 800fa14:	460b      	mov	r3, r1
 800fa16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fa1a:	e9cd 4500 	strd	r4, r5, [sp]
 800fa1e:	4642      	mov	r2, r8
 800fa20:	464b      	mov	r3, r9
 800fa22:	4861      	ldr	r0, [pc, #388]	; (800fba8 <Change_Gain+0x2e8>)
 800fa24:	f006 fafe 	bl	8016024 <iprintf>

		Buffering();
 800fa28:	f7ff fe1a 	bl	800f660 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800fa2c:	485f      	ldr	r0, [pc, #380]	; (800fbac <Change_Gain+0x2ec>)
 800fa2e:	f006 faf9 	bl	8016024 <iprintf>
 800fa32:	1dfb      	adds	r3, r7, #7
 800fa34:	4619      	mov	r1, r3
 800fa36:	485e      	ldr	r0, [pc, #376]	; (800fbb0 <Change_Gain+0x2f0>)
 800fa38:	f006 fb70 	bl	801611c <iscanf>
		if(change_mode == '0')
 800fa3c:	79fb      	ldrb	r3, [r7, #7]
 800fa3e:	2b30      	cmp	r3, #48	; 0x30
 800fa40:	f000 80f4 	beq.w	800fc2c <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800fa44:	f7ff fe0c 	bl	800f660 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800fa48:	485a      	ldr	r0, [pc, #360]	; (800fbb4 <Change_Gain+0x2f4>)
 800fa4a:	f006 faeb 	bl	8016024 <iprintf>
 800fa4e:	1dbb      	adds	r3, r7, #6
 800fa50:	4619      	mov	r1, r3
 800fa52:	4857      	ldr	r0, [pc, #348]	; (800fbb0 <Change_Gain+0x2f0>)
 800fa54:	f006 fb62 	bl	801611c <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800fa58:	79fb      	ldrb	r3, [r7, #7]
 800fa5a:	4619      	mov	r1, r3
 800fa5c:	79bb      	ldrb	r3, [r7, #6]
 800fa5e:	461a      	mov	r2, r3
 800fa60:	4855      	ldr	r0, [pc, #340]	; (800fbb8 <Change_Gain+0x2f8>)
 800fa62:	f006 fadf 	bl	8016024 <iprintf>

			Buffering();
 800fa66:	f7ff fdfb 	bl	800f660 <Buffering>
			printf("\r\n : ");
 800fa6a:	4854      	ldr	r0, [pc, #336]	; (800fbbc <Change_Gain+0x2fc>)
 800fa6c:	f006 fada 	bl	8016024 <iprintf>

			switch(change_mode)
 800fa70:	79fb      	ldrb	r3, [r7, #7]
 800fa72:	3b31      	subs	r3, #49	; 0x31
 800fa74:	2b04      	cmp	r3, #4
 800fa76:	f200 80c1 	bhi.w	800fbfc <Change_Gain+0x33c>
 800fa7a:	a201      	add	r2, pc, #4	; (adr r2, 800fa80 <Change_Gain+0x1c0>)
 800fa7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa80:	0800fa95 	.word	0x0800fa95
 800fa84:	0800fac7 	.word	0x0800fac7
 800fa88:	0800faf9 	.word	0x0800faf9
 800fa8c:	0800fb29 	.word	0x0800fb29
 800fa90:	0800fb59 	.word	0x0800fb59
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800fa94:	79bb      	ldrb	r3, [r7, #6]
 800fa96:	2b70      	cmp	r3, #112	; 0x70
 800fa98:	d104      	bne.n	800faa4 <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800fa9a:	4949      	ldr	r1, [pc, #292]	; (800fbc0 <Change_Gain+0x300>)
 800fa9c:	4849      	ldr	r0, [pc, #292]	; (800fbc4 <Change_Gain+0x304>)
 800fa9e:	f006 fb3d 	bl	801611c <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800faa2:	e0af      	b.n	800fc04 <Change_Gain+0x344>
				else if(pid == 'i')
 800faa4:	79bb      	ldrb	r3, [r7, #6]
 800faa6:	2b69      	cmp	r3, #105	; 0x69
 800faa8:	d104      	bne.n	800fab4 <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800faaa:	4947      	ldr	r1, [pc, #284]	; (800fbc8 <Change_Gain+0x308>)
 800faac:	4845      	ldr	r0, [pc, #276]	; (800fbc4 <Change_Gain+0x304>)
 800faae:	f006 fb35 	bl	801611c <iscanf>
				break;
 800fab2:	e0a7      	b.n	800fc04 <Change_Gain+0x344>
				else if(pid == 'd')
 800fab4:	79bb      	ldrb	r3, [r7, #6]
 800fab6:	2b64      	cmp	r3, #100	; 0x64
 800fab8:	f040 80a4 	bne.w	800fc04 <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800fabc:	4943      	ldr	r1, [pc, #268]	; (800fbcc <Change_Gain+0x30c>)
 800fabe:	4841      	ldr	r0, [pc, #260]	; (800fbc4 <Change_Gain+0x304>)
 800fac0:	f006 fb2c 	bl	801611c <iscanf>
				break;
 800fac4:	e09e      	b.n	800fc04 <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800fac6:	79bb      	ldrb	r3, [r7, #6]
 800fac8:	2b70      	cmp	r3, #112	; 0x70
 800faca:	d104      	bne.n	800fad6 <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800facc:	4931      	ldr	r1, [pc, #196]	; (800fb94 <Change_Gain+0x2d4>)
 800face:	483d      	ldr	r0, [pc, #244]	; (800fbc4 <Change_Gain+0x304>)
 800fad0:	f006 fb24 	bl	801611c <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800fad4:	e098      	b.n	800fc08 <Change_Gain+0x348>
				else if(pid == 'i')
 800fad6:	79bb      	ldrb	r3, [r7, #6]
 800fad8:	2b69      	cmp	r3, #105	; 0x69
 800fada:	d104      	bne.n	800fae6 <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800fadc:	493c      	ldr	r1, [pc, #240]	; (800fbd0 <Change_Gain+0x310>)
 800fade:	4839      	ldr	r0, [pc, #228]	; (800fbc4 <Change_Gain+0x304>)
 800fae0:	f006 fb1c 	bl	801611c <iscanf>
				break;
 800fae4:	e090      	b.n	800fc08 <Change_Gain+0x348>
				else if(pid == 'd')
 800fae6:	79bb      	ldrb	r3, [r7, #6]
 800fae8:	2b64      	cmp	r3, #100	; 0x64
 800faea:	f040 808d 	bne.w	800fc08 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800faee:	4939      	ldr	r1, [pc, #228]	; (800fbd4 <Change_Gain+0x314>)
 800faf0:	4834      	ldr	r0, [pc, #208]	; (800fbc4 <Change_Gain+0x304>)
 800faf2:	f006 fb13 	bl	801611c <iscanf>
				break;
 800faf6:	e087      	b.n	800fc08 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800faf8:	79bb      	ldrb	r3, [r7, #6]
 800fafa:	2b70      	cmp	r3, #112	; 0x70
 800fafc:	d104      	bne.n	800fb08 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800fafe:	4936      	ldr	r1, [pc, #216]	; (800fbd8 <Change_Gain+0x318>)
 800fb00:	4830      	ldr	r0, [pc, #192]	; (800fbc4 <Change_Gain+0x304>)
 800fb02:	f006 fb0b 	bl	801611c <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800fb06:	e081      	b.n	800fc0c <Change_Gain+0x34c>
				else if(pid == 'i')
 800fb08:	79bb      	ldrb	r3, [r7, #6]
 800fb0a:	2b69      	cmp	r3, #105	; 0x69
 800fb0c:	d104      	bne.n	800fb18 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800fb0e:	4933      	ldr	r1, [pc, #204]	; (800fbdc <Change_Gain+0x31c>)
 800fb10:	482c      	ldr	r0, [pc, #176]	; (800fbc4 <Change_Gain+0x304>)
 800fb12:	f006 fb03 	bl	801611c <iscanf>
				break;
 800fb16:	e079      	b.n	800fc0c <Change_Gain+0x34c>
				else if(pid == 'd')
 800fb18:	79bb      	ldrb	r3, [r7, #6]
 800fb1a:	2b64      	cmp	r3, #100	; 0x64
 800fb1c:	d176      	bne.n	800fc0c <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800fb1e:	4930      	ldr	r1, [pc, #192]	; (800fbe0 <Change_Gain+0x320>)
 800fb20:	4828      	ldr	r0, [pc, #160]	; (800fbc4 <Change_Gain+0x304>)
 800fb22:	f006 fafb 	bl	801611c <iscanf>
				break;
 800fb26:	e071      	b.n	800fc0c <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800fb28:	79bb      	ldrb	r3, [r7, #6]
 800fb2a:	2b70      	cmp	r3, #112	; 0x70
 800fb2c:	d104      	bne.n	800fb38 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800fb2e:	492d      	ldr	r1, [pc, #180]	; (800fbe4 <Change_Gain+0x324>)
 800fb30:	4824      	ldr	r0, [pc, #144]	; (800fbc4 <Change_Gain+0x304>)
 800fb32:	f006 faf3 	bl	801611c <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800fb36:	e06b      	b.n	800fc10 <Change_Gain+0x350>
				else if(pid == 'i')
 800fb38:	79bb      	ldrb	r3, [r7, #6]
 800fb3a:	2b69      	cmp	r3, #105	; 0x69
 800fb3c:	d104      	bne.n	800fb48 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800fb3e:	492a      	ldr	r1, [pc, #168]	; (800fbe8 <Change_Gain+0x328>)
 800fb40:	4820      	ldr	r0, [pc, #128]	; (800fbc4 <Change_Gain+0x304>)
 800fb42:	f006 faeb 	bl	801611c <iscanf>
				break;
 800fb46:	e063      	b.n	800fc10 <Change_Gain+0x350>
				else if(pid == 'd')
 800fb48:	79bb      	ldrb	r3, [r7, #6]
 800fb4a:	2b64      	cmp	r3, #100	; 0x64
 800fb4c:	d160      	bne.n	800fc10 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800fb4e:	4927      	ldr	r1, [pc, #156]	; (800fbec <Change_Gain+0x32c>)
 800fb50:	481c      	ldr	r0, [pc, #112]	; (800fbc4 <Change_Gain+0x304>)
 800fb52:	f006 fae3 	bl	801611c <iscanf>
				break;
 800fb56:	e05b      	b.n	800fc10 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800fb58:	79bb      	ldrb	r3, [r7, #6]
 800fb5a:	2b70      	cmp	r3, #112	; 0x70
 800fb5c:	d104      	bne.n	800fb68 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800fb5e:	4924      	ldr	r1, [pc, #144]	; (800fbf0 <Change_Gain+0x330>)
 800fb60:	4818      	ldr	r0, [pc, #96]	; (800fbc4 <Change_Gain+0x304>)
 800fb62:	f006 fadb 	bl	801611c <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800fb66:	e055      	b.n	800fc14 <Change_Gain+0x354>
				else if(pid == 'i')
 800fb68:	79bb      	ldrb	r3, [r7, #6]
 800fb6a:	2b69      	cmp	r3, #105	; 0x69
 800fb6c:	d104      	bne.n	800fb78 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800fb6e:	4921      	ldr	r1, [pc, #132]	; (800fbf4 <Change_Gain+0x334>)
 800fb70:	4814      	ldr	r0, [pc, #80]	; (800fbc4 <Change_Gain+0x304>)
 800fb72:	f006 fad3 	bl	801611c <iscanf>
				break;
 800fb76:	e04d      	b.n	800fc14 <Change_Gain+0x354>
				else if(pid == 'd')
 800fb78:	79bb      	ldrb	r3, [r7, #6]
 800fb7a:	2b64      	cmp	r3, #100	; 0x64
 800fb7c:	d14a      	bne.n	800fc14 <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800fb7e:	491e      	ldr	r1, [pc, #120]	; (800fbf8 <Change_Gain+0x338>)
 800fb80:	4810      	ldr	r0, [pc, #64]	; (800fbc4 <Change_Gain+0x304>)
 800fb82:	f006 facb 	bl	801611c <iscanf>
				break;
 800fb86:	e045      	b.n	800fc14 <Change_Gain+0x354>
 800fb88:	20000dec 	.word	0x20000dec
 800fb8c:	20000ba4 	.word	0x20000ba4
 800fb90:	0801a520 	.word	0x0801a520
 800fb94:	20000318 	.word	0x20000318
 800fb98:	0801a538 	.word	0x0801a538
 800fb9c:	0801a558 	.word	0x0801a558
 800fba0:	0801a574 	.word	0x0801a574
 800fba4:	0801a590 	.word	0x0801a590
 800fba8:	0801a5ac 	.word	0x0801a5ac
 800fbac:	0801a5c8 	.word	0x0801a5c8
 800fbb0:	0801a5e0 	.word	0x0801a5e0
 800fbb4:	0801a5e4 	.word	0x0801a5e4
 800fbb8:	0801a5f8 	.word	0x0801a5f8
 800fbbc:	0801a61c 	.word	0x0801a61c
 800fbc0:	200003c8 	.word	0x200003c8
 800fbc4:	0801a630 	.word	0x0801a630
 800fbc8:	200003cc 	.word	0x200003cc
 800fbcc:	200003d0 	.word	0x200003d0
 800fbd0:	2000031c 	.word	0x2000031c
 800fbd4:	20000320 	.word	0x20000320
 800fbd8:	20000370 	.word	0x20000370
 800fbdc:	20000374 	.word	0x20000374
 800fbe0:	20000378 	.word	0x20000378
 800fbe4:	2000039c 	.word	0x2000039c
 800fbe8:	200003a0 	.word	0x200003a0
 800fbec:	200003a4 	.word	0x200003a4
 800fbf0:	20000344 	.word	0x20000344
 800fbf4:	20000348 	.word	0x20000348
 800fbf8:	2000034c 	.word	0x2000034c
			default :
				printf("\r\n");
 800fbfc:	4816      	ldr	r0, [pc, #88]	; (800fc58 <Change_Gain+0x398>)
 800fbfe:	f006 fa85 	bl	801610c <puts>
				break;
 800fc02:	e008      	b.n	800fc16 <Change_Gain+0x356>
				break;
 800fc04:	bf00      	nop
 800fc06:	e006      	b.n	800fc16 <Change_Gain+0x356>
				break;
 800fc08:	bf00      	nop
 800fc0a:	e004      	b.n	800fc16 <Change_Gain+0x356>
				break;
 800fc0c:	bf00      	nop
 800fc0e:	e002      	b.n	800fc16 <Change_Gain+0x356>
				break;
 800fc10:	bf00      	nop
 800fc12:	e000      	b.n	800fc16 <Change_Gain+0x356>
				break;
 800fc14:	bf00      	nop
			}
			Buffering();
 800fc16:	f7ff fd23 	bl	800f660 <Buffering>
			scanf("%c",&nl);
 800fc1a:	1d7b      	adds	r3, r7, #5
 800fc1c:	4619      	mov	r1, r3
 800fc1e:	480f      	ldr	r0, [pc, #60]	; (800fc5c <Change_Gain+0x39c>)
 800fc20:	f006 fa7c 	bl	801611c <iscanf>
			printf("\r\n");
 800fc24:	480e      	ldr	r0, [pc, #56]	; (800fc60 <Change_Gain+0x3a0>)
 800fc26:	f006 fa71 	bl	801610c <puts>
		printf("PID\r\n");
 800fc2a:	e65e      	b.n	800f8ea <Change_Gain+0x2a>
			break;
 800fc2c:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800fc2e:	480d      	ldr	r0, [pc, #52]	; (800fc64 <Change_Gain+0x3a4>)
 800fc30:	f006 fa6c 	bl	801610c <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800fc34:	f7ff f8f1 	bl	800ee1a <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800fc38:	f7ff fd26 	bl	800f688 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800fc3c:	2007      	movs	r0, #7
 800fc3e:	f7ff faa7 	bl	800f190 <ChangeLED>
	HAL_Delay(200);
 800fc42:	20c8      	movs	r0, #200	; 0xc8
 800fc44:	f000 fb80 	bl	8010348 <HAL_Delay>
	ChangeLED(0);
 800fc48:	2000      	movs	r0, #0
 800fc4a:	f7ff faa1 	bl	800f190 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800fc4e:	bf00      	nop
 800fc50:	3708      	adds	r7, #8
 800fc52:	46bd      	mov	sp, r7
 800fc54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800fc58:	0801a634 	.word	0x0801a634
 800fc5c:	0801a5e0 	.word	0x0801a5e0
 800fc60:	0801a648 	.word	0x0801a648
 800fc64:	0801a64c 	.word	0x0801a64c

0800fc68 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800fc68:	b480      	push	{r7}
 800fc6a:	b085      	sub	sp, #20
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	ed87 0a02 	vstr	s0, [r7, #8]
 800fc74:	edc7 0a01 	vstr	s1, [r7, #4]
 800fc78:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800fc7c:	4a0f      	ldr	r2, [pc, #60]	; (800fcbc <PIDSetGain+0x54>)
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	212c      	movs	r1, #44	; 0x2c
 800fc82:	fb01 f303 	mul.w	r3, r1, r3
 800fc86:	4413      	add	r3, r2
 800fc88:	68ba      	ldr	r2, [r7, #8]
 800fc8a:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800fc8c:	4a0b      	ldr	r2, [pc, #44]	; (800fcbc <PIDSetGain+0x54>)
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	212c      	movs	r1, #44	; 0x2c
 800fc92:	fb01 f303 	mul.w	r3, r1, r3
 800fc96:	4413      	add	r3, r2
 800fc98:	3304      	adds	r3, #4
 800fc9a:	687a      	ldr	r2, [r7, #4]
 800fc9c:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800fc9e:	4a07      	ldr	r2, [pc, #28]	; (800fcbc <PIDSetGain+0x54>)
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	212c      	movs	r1, #44	; 0x2c
 800fca4:	fb01 f303 	mul.w	r3, r1, r3
 800fca8:	4413      	add	r3, r2
 800fcaa:	3308      	adds	r3, #8
 800fcac:	683a      	ldr	r2, [r7, #0]
 800fcae:	601a      	str	r2, [r3, #0]

}
 800fcb0:	bf00      	nop
 800fcb2:	3714      	adds	r7, #20
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcba:	4770      	bx	lr
 800fcbc:	20000318 	.word	0x20000318

0800fcc0 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b083      	sub	sp, #12
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
 800fcc8:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800fcca:	4a07      	ldr	r2, [pc, #28]	; (800fce8 <PIDChangeFlag+0x28>)
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	212c      	movs	r1, #44	; 0x2c
 800fcd0:	fb01 f303 	mul.w	r3, r1, r3
 800fcd4:	4413      	add	r3, r2
 800fcd6:	3328      	adds	r3, #40	; 0x28
 800fcd8:	683a      	ldr	r2, [r7, #0]
 800fcda:	601a      	str	r2, [r3, #0]
}
 800fcdc:	bf00      	nop
 800fcde:	370c      	adds	r7, #12
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr
 800fce8:	20000318 	.word	0x20000318

0800fcec <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800fcec:	b480      	push	{r7}
 800fcee:	b083      	sub	sp, #12
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800fcf4:	4a1b      	ldr	r2, [pc, #108]	; (800fd64 <PIDReset+0x78>)
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	212c      	movs	r1, #44	; 0x2c
 800fcfa:	fb01 f303 	mul.w	r3, r1, r3
 800fcfe:	4413      	add	r3, r2
 800fd00:	330c      	adds	r3, #12
 800fd02:	f04f 0200 	mov.w	r2, #0
 800fd06:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800fd08:	4a16      	ldr	r2, [pc, #88]	; (800fd64 <PIDReset+0x78>)
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	212c      	movs	r1, #44	; 0x2c
 800fd0e:	fb01 f303 	mul.w	r3, r1, r3
 800fd12:	4413      	add	r3, r2
 800fd14:	3310      	adds	r3, #16
 800fd16:	f04f 0200 	mov.w	r2, #0
 800fd1a:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800fd1c:	4a11      	ldr	r2, [pc, #68]	; (800fd64 <PIDReset+0x78>)
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	212c      	movs	r1, #44	; 0x2c
 800fd22:	fb01 f303 	mul.w	r3, r1, r3
 800fd26:	4413      	add	r3, r2
 800fd28:	3314      	adds	r3, #20
 800fd2a:	f04f 0200 	mov.w	r2, #0
 800fd2e:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800fd30:	4a0c      	ldr	r2, [pc, #48]	; (800fd64 <PIDReset+0x78>)
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	212c      	movs	r1, #44	; 0x2c
 800fd36:	fb01 f303 	mul.w	r3, r1, r3
 800fd3a:	4413      	add	r3, r2
 800fd3c:	3318      	adds	r3, #24
 800fd3e:	f04f 0200 	mov.w	r2, #0
 800fd42:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800fd44:	4a07      	ldr	r2, [pc, #28]	; (800fd64 <PIDReset+0x78>)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	212c      	movs	r1, #44	; 0x2c
 800fd4a:	fb01 f303 	mul.w	r3, r1, r3
 800fd4e:	4413      	add	r3, r2
 800fd50:	3324      	adds	r3, #36	; 0x24
 800fd52:	2200      	movs	r2, #0
 800fd54:	601a      	str	r2, [r3, #0]
}
 800fd56:	bf00      	nop
 800fd58:	370c      	adds	r7, #12
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd60:	4770      	bx	lr
 800fd62:	bf00      	nop
 800fd64:	20000318 	.word	0x20000318

0800fd68 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 800fd68:	b590      	push	{r4, r7, lr}
 800fd6a:	b085      	sub	sp, #20
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	60f8      	str	r0, [r7, #12]
 800fd70:	ed87 0a02 	vstr	s0, [r7, #8]
 800fd74:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800fd78:	4a90      	ldr	r2, [pc, #576]	; (800ffbc <PIDControl+0x254>)
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	212c      	movs	r1, #44	; 0x2c
 800fd7e:	fb01 f303 	mul.w	r3, r1, r3
 800fd82:	4413      	add	r3, r2
 800fd84:	3328      	adds	r3, #40	; 0x28
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d132      	bne.n	800fdf2 <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 800fd8c:	4a8b      	ldr	r2, [pc, #556]	; (800ffbc <PIDControl+0x254>)
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	212c      	movs	r1, #44	; 0x2c
 800fd92:	fb01 f303 	mul.w	r3, r1, r3
 800fd96:	4413      	add	r3, r2
 800fd98:	330c      	adds	r3, #12
 800fd9a:	f04f 0200 	mov.w	r2, #0
 800fd9e:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 800fda0:	4a86      	ldr	r2, [pc, #536]	; (800ffbc <PIDControl+0x254>)
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	212c      	movs	r1, #44	; 0x2c
 800fda6:	fb01 f303 	mul.w	r3, r1, r3
 800fdaa:	4413      	add	r3, r2
 800fdac:	3310      	adds	r3, #16
 800fdae:	f04f 0200 	mov.w	r2, #0
 800fdb2:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 800fdb4:	4a81      	ldr	r2, [pc, #516]	; (800ffbc <PIDControl+0x254>)
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	212c      	movs	r1, #44	; 0x2c
 800fdba:	fb01 f303 	mul.w	r3, r1, r3
 800fdbe:	4413      	add	r3, r2
 800fdc0:	3314      	adds	r3, #20
 800fdc2:	f04f 0200 	mov.w	r2, #0
 800fdc6:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 800fdc8:	4a7c      	ldr	r2, [pc, #496]	; (800ffbc <PIDControl+0x254>)
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	212c      	movs	r1, #44	; 0x2c
 800fdce:	fb01 f303 	mul.w	r3, r1, r3
 800fdd2:	4413      	add	r3, r2
 800fdd4:	3318      	adds	r3, #24
 800fdd6:	f04f 0200 	mov.w	r2, #0
 800fdda:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800fddc:	4a77      	ldr	r2, [pc, #476]	; (800ffbc <PIDControl+0x254>)
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	212c      	movs	r1, #44	; 0x2c
 800fde2:	fb01 f303 	mul.w	r3, r1, r3
 800fde6:	4413      	add	r3, r2
 800fde8:	3324      	adds	r3, #36	; 0x24
 800fdea:	2200      	movs	r2, #0
 800fdec:	601a      	str	r2, [r3, #0]
		return 0;
 800fdee:	2300      	movs	r3, #0
 800fdf0:	e0df      	b.n	800ffb2 <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 800fdf2:	4a72      	ldr	r2, [pc, #456]	; (800ffbc <PIDControl+0x254>)
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	212c      	movs	r1, #44	; 0x2c
 800fdf8:	fb01 f303 	mul.w	r3, r1, r3
 800fdfc:	4413      	add	r3, r2
 800fdfe:	3320      	adds	r3, #32
 800fe00:	68ba      	ldr	r2, [r7, #8]
 800fe02:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 800fe04:	4a6d      	ldr	r2, [pc, #436]	; (800ffbc <PIDControl+0x254>)
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	212c      	movs	r1, #44	; 0x2c
 800fe0a:	fb01 f303 	mul.w	r3, r1, r3
 800fe0e:	4413      	add	r3, r2
 800fe10:	331c      	adds	r3, #28
 800fe12:	687a      	ldr	r2, [r7, #4]
 800fe14:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 800fe16:	4a69      	ldr	r2, [pc, #420]	; (800ffbc <PIDControl+0x254>)
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	212c      	movs	r1, #44	; 0x2c
 800fe1c:	fb01 f303 	mul.w	r3, r1, r3
 800fe20:	4413      	add	r3, r2
 800fe22:	3320      	adds	r3, #32
 800fe24:	ed93 7a00 	vldr	s14, [r3]
 800fe28:	4a64      	ldr	r2, [pc, #400]	; (800ffbc <PIDControl+0x254>)
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	212c      	movs	r1, #44	; 0x2c
 800fe2e:	fb01 f303 	mul.w	r3, r1, r3
 800fe32:	4413      	add	r3, r2
 800fe34:	331c      	adds	r3, #28
 800fe36:	edd3 7a00 	vldr	s15, [r3]
 800fe3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe3e:	4a5f      	ldr	r2, [pc, #380]	; (800ffbc <PIDControl+0x254>)
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	212c      	movs	r1, #44	; 0x2c
 800fe44:	fb01 f303 	mul.w	r3, r1, r3
 800fe48:	4413      	add	r3, r2
 800fe4a:	330c      	adds	r3, #12
 800fe4c:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 800fe50:	4a5a      	ldr	r2, [pc, #360]	; (800ffbc <PIDControl+0x254>)
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	212c      	movs	r1, #44	; 0x2c
 800fe56:	fb01 f303 	mul.w	r3, r1, r3
 800fe5a:	4413      	add	r3, r2
 800fe5c:	3310      	adds	r3, #16
 800fe5e:	ed93 7a00 	vldr	s14, [r3]
 800fe62:	4a56      	ldr	r2, [pc, #344]	; (800ffbc <PIDControl+0x254>)
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	212c      	movs	r1, #44	; 0x2c
 800fe68:	fb01 f303 	mul.w	r3, r1, r3
 800fe6c:	4413      	add	r3, r2
 800fe6e:	330c      	adds	r3, #12
 800fe70:	edd3 7a00 	vldr	s15, [r3]
 800fe74:	eddf 6a52 	vldr	s13, [pc, #328]	; 800ffc0 <PIDControl+0x258>
 800fe78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fe7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fe80:	4a4e      	ldr	r2, [pc, #312]	; (800ffbc <PIDControl+0x254>)
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	212c      	movs	r1, #44	; 0x2c
 800fe86:	fb01 f303 	mul.w	r3, r1, r3
 800fe8a:	4413      	add	r3, r2
 800fe8c:	3310      	adds	r3, #16
 800fe8e:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800fe92:	4a4a      	ldr	r2, [pc, #296]	; (800ffbc <PIDControl+0x254>)
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	212c      	movs	r1, #44	; 0x2c
 800fe98:	fb01 f303 	mul.w	r3, r1, r3
 800fe9c:	4413      	add	r3, r2
 800fe9e:	330c      	adds	r3, #12
 800fea0:	ed93 7a00 	vldr	s14, [r3]
 800fea4:	4a45      	ldr	r2, [pc, #276]	; (800ffbc <PIDControl+0x254>)
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	212c      	movs	r1, #44	; 0x2c
 800feaa:	fb01 f303 	mul.w	r3, r1, r3
 800feae:	4413      	add	r3, r2
 800feb0:	3318      	adds	r3, #24
 800feb2:	edd3 7a00 	vldr	s15, [r3]
 800feb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800feba:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800ffc4 <PIDControl+0x25c>
 800febe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fec2:	4a3e      	ldr	r2, [pc, #248]	; (800ffbc <PIDControl+0x254>)
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	212c      	movs	r1, #44	; 0x2c
 800fec8:	fb01 f303 	mul.w	r3, r1, r3
 800fecc:	4413      	add	r3, r2
 800fece:	3314      	adds	r3, #20
 800fed0:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 800fed4:	4a39      	ldr	r2, [pc, #228]	; (800ffbc <PIDControl+0x254>)
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	212c      	movs	r1, #44	; 0x2c
 800feda:	fb01 f303 	mul.w	r3, r1, r3
 800fede:	4413      	add	r3, r2
 800fee0:	330c      	adds	r3, #12
 800fee2:	681a      	ldr	r2, [r3, #0]
 800fee4:	4935      	ldr	r1, [pc, #212]	; (800ffbc <PIDControl+0x254>)
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	202c      	movs	r0, #44	; 0x2c
 800feea:	fb00 f303 	mul.w	r3, r0, r3
 800feee:	440b      	add	r3, r1
 800fef0:	3318      	adds	r3, #24
 800fef2:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800fef4:	4a31      	ldr	r2, [pc, #196]	; (800ffbc <PIDControl+0x254>)
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	212c      	movs	r1, #44	; 0x2c
 800fefa:	fb01 f303 	mul.w	r3, r1, r3
 800fefe:	4413      	add	r3, r2
 800ff00:	ed93 7a00 	vldr	s14, [r3]
 800ff04:	4a2d      	ldr	r2, [pc, #180]	; (800ffbc <PIDControl+0x254>)
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	212c      	movs	r1, #44	; 0x2c
 800ff0a:	fb01 f303 	mul.w	r3, r1, r3
 800ff0e:	4413      	add	r3, r2
 800ff10:	330c      	adds	r3, #12
 800ff12:	edd3 7a00 	vldr	s15, [r3]
 800ff16:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ff1a:	4a28      	ldr	r2, [pc, #160]	; (800ffbc <PIDControl+0x254>)
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	212c      	movs	r1, #44	; 0x2c
 800ff20:	fb01 f303 	mul.w	r3, r1, r3
 800ff24:	4413      	add	r3, r2
 800ff26:	3304      	adds	r3, #4
 800ff28:	edd3 6a00 	vldr	s13, [r3]
 800ff2c:	4a23      	ldr	r2, [pc, #140]	; (800ffbc <PIDControl+0x254>)
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	212c      	movs	r1, #44	; 0x2c
 800ff32:	fb01 f303 	mul.w	r3, r1, r3
 800ff36:	4413      	add	r3, r2
 800ff38:	3310      	adds	r3, #16
 800ff3a:	edd3 7a00 	vldr	s15, [r3]
 800ff3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ff42:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ff46:	4a1d      	ldr	r2, [pc, #116]	; (800ffbc <PIDControl+0x254>)
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	212c      	movs	r1, #44	; 0x2c
 800ff4c:	fb01 f303 	mul.w	r3, r1, r3
 800ff50:	4413      	add	r3, r2
 800ff52:	3308      	adds	r3, #8
 800ff54:	edd3 6a00 	vldr	s13, [r3]
 800ff58:	4a18      	ldr	r2, [pc, #96]	; (800ffbc <PIDControl+0x254>)
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	212c      	movs	r1, #44	; 0x2c
 800ff5e:	fb01 f303 	mul.w	r3, r1, r3
 800ff62:	4413      	add	r3, r2
 800ff64:	3314      	adds	r3, #20
 800ff66:	edd3 7a00 	vldr	s15, [r3]
 800ff6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ff6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ff72:	ee17 0a90 	vmov	r0, s15
 800ff76:	f7f8 fa1f 	bl	80083b8 <__aeabi_f2d>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	460c      	mov	r4, r1
 800ff7e:	ec44 3b10 	vmov	d0, r3, r4
 800ff82:	f005 f989 	bl	8015298 <round>
 800ff86:	ec54 3b10 	vmov	r3, r4, d0
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	4621      	mov	r1, r4
 800ff8e:	f7f8 fd1b 	bl	80089c8 <__aeabi_d2iz>
 800ff92:	4a0a      	ldr	r2, [pc, #40]	; (800ffbc <PIDControl+0x254>)
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	212c      	movs	r1, #44	; 0x2c
 800ff98:	fb01 f303 	mul.w	r3, r1, r3
 800ff9c:	4413      	add	r3, r2
 800ff9e:	3324      	adds	r3, #36	; 0x24
 800ffa0:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 800ffa2:	4a06      	ldr	r2, [pc, #24]	; (800ffbc <PIDControl+0x254>)
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	212c      	movs	r1, #44	; 0x2c
 800ffa8:	fb01 f303 	mul.w	r3, r1, r3
 800ffac:	4413      	add	r3, r2
 800ffae:	3324      	adds	r3, #36	; 0x24
 800ffb0:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	3714      	adds	r7, #20
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd90      	pop	{r4, r7, pc}
 800ffba:	bf00      	nop
 800ffbc:	20000318 	.word	0x20000318
 800ffc0:	3a83126f 	.word	0x3a83126f
 800ffc4:	4479ffff 	.word	0x4479ffff

0800ffc8 <HAL_GPIO_EXTI_Callback>:

#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800ffc8:	b480      	push	{r7}
 800ffca:	b083      	sub	sp, #12
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	4603      	mov	r3, r0
 800ffd0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12)
 800ffd2:	88fb      	ldrh	r3, [r7, #6]
 800ffd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ffd8:	d10b      	bne.n	800fff2 <HAL_GPIO_EXTI_Callback+0x2a>
	{
	  gpio_callback_count++;
 800ffda:	4b09      	ldr	r3, [pc, #36]	; (8010000 <HAL_GPIO_EXTI_Callback+0x38>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	3301      	adds	r3, #1
 800ffe0:	4a07      	ldr	r2, [pc, #28]	; (8010000 <HAL_GPIO_EXTI_Callback+0x38>)
 800ffe2:	6013      	str	r3, [r2, #0]
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800ffe4:	4b06      	ldr	r3, [pc, #24]	; (8010000 <HAL_GPIO_EXTI_Callback+0x38>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	2b01      	cmp	r3, #1
 800ffea:	dd02      	ble.n	800fff2 <HAL_GPIO_EXTI_Callback+0x2a>
 800ffec:	4b04      	ldr	r3, [pc, #16]	; (8010000 <HAL_GPIO_EXTI_Callback+0x38>)
 800ffee:	2200      	movs	r2, #0
 800fff0:	601a      	str	r2, [r3, #0]
	}
}
 800fff2:	bf00      	nop
 800fff4:	370c      	adds	r7, #12
 800fff6:	46bd      	mov	sp, r7
 800fff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffc:	4770      	bx	lr
 800fffe:	bf00      	nop
 8010000:	200004d0 	.word	0x200004d0

08010004 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b084      	sub	sp, #16
 8010008:	af00      	add	r7, sp, #0
 801000a:	4603      	mov	r3, r0
 801000c:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i < 5; i++)
 801000e:	2300      	movs	r3, #0
 8010010:	60fb      	str	r3, [r7, #12]
 8010012:	e010      	b.n	8010036 <Signal+0x32>
	{
		ChangeLED(mode);
 8010014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010018:	4618      	mov	r0, r3
 801001a:	f7ff f8b9 	bl	800f190 <ChangeLED>
		HAL_Delay(100);
 801001e:	2064      	movs	r0, #100	; 0x64
 8010020:	f000 f992 	bl	8010348 <HAL_Delay>
		ChangeLED(0);
 8010024:	2000      	movs	r0, #0
 8010026:	f7ff f8b3 	bl	800f190 <ChangeLED>
		HAL_Delay(100);
 801002a:	2064      	movs	r0, #100	; 0x64
 801002c:	f000 f98c 	bl	8010348 <HAL_Delay>
	for(int i=0; i < 5; i++)
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	3301      	adds	r3, #1
 8010034:	60fb      	str	r3, [r7, #12]
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	2b04      	cmp	r3, #4
 801003a:	ddeb      	ble.n	8010014 <Signal+0x10>
	}
}
 801003c:	bf00      	nop
 801003e:	3710      	adds	r7, #16
 8010040:	46bd      	mov	sp, r7
 8010042:	bd80      	pop	{r7, pc}

08010044 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b086      	sub	sp, #24
 8010048:	af00      	add	r7, sp, #0
 801004a:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 801004c:	ed9f 1a13 	vldr	s2, [pc, #76]	; 801009c <BatteryCheck+0x58>
 8010050:	eddf 0a13 	vldr	s1, [pc, #76]	; 80100a0 <BatteryCheck+0x5c>
 8010054:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8010058:	6878      	ldr	r0, [r7, #4]
 801005a:	f7ff fa67 	bl	800f52c <ADCToBatteryVoltage>
 801005e:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 8010062:	2103      	movs	r1, #3
 8010064:	2002      	movs	r0, #2
 8010066:	f7ff fa8b 	bl	800f580 <IntegerPower>
 801006a:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 801006c:	6938      	ldr	r0, [r7, #16]
 801006e:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 80100a4 <BatteryCheck+0x60>
 8010072:	eddf 0a0d 	vldr	s1, [pc, #52]	; 80100a8 <BatteryCheck+0x64>
 8010076:	ed97 0a05 	vldr	s0, [r7, #20]
 801007a:	f7ff fa9e 	bl	800f5ba <GetBatteryLevel>
 801007e:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 8010080:	68f9      	ldr	r1, [r7, #12]
 8010082:	480a      	ldr	r0, [pc, #40]	; (80100ac <BatteryCheck+0x68>)
 8010084:	f005 ffce 	bl	8016024 <iprintf>
	Signal( battery_level );
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	b25b      	sxtb	r3, r3
 801008c:	4618      	mov	r0, r3
 801008e:	f7ff ffb9 	bl	8010004 <Signal>
}
 8010092:	bf00      	nop
 8010094:	3718      	adds	r7, #24
 8010096:	46bd      	mov	sp, r7
 8010098:	bd80      	pop	{r7, pc}
 801009a:	bf00      	nop
 801009c:	45800000 	.word	0x45800000
 80100a0:	40533333 	.word	0x40533333
 80100a4:	41066666 	.word	0x41066666
 80100a8:	40e66666 	.word	0x40e66666
 80100ac:	0801a658 	.word	0x0801a658

080100b0 <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 80100b4:	2202      	movs	r2, #2
 80100b6:	490c      	ldr	r1, [pc, #48]	; (80100e8 <PhotoSwitch+0x38>)
 80100b8:	480c      	ldr	r0, [pc, #48]	; (80100ec <PhotoSwitch+0x3c>)
 80100ba:	f000 f9ab 	bl	8010414 <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 80100be:	2100      	movs	r1, #0
 80100c0:	480b      	ldr	r0, [pc, #44]	; (80100f0 <PhotoSwitch+0x40>)
 80100c2:	f004 f9c4 	bl	801444e <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 80100c6:	bf00      	nop
 80100c8:	4b07      	ldr	r3, [pc, #28]	; (80100e8 <PhotoSwitch+0x38>)
 80100ca:	685b      	ldr	r3, [r3, #4]
 80100cc:	2bc7      	cmp	r3, #199	; 0xc7
 80100ce:	d9fb      	bls.n	80100c8 <PhotoSwitch+0x18>
	{

	}
	HAL_ADC_Stop_DMA(&hadc2);
 80100d0:	4806      	ldr	r0, [pc, #24]	; (80100ec <PhotoSwitch+0x3c>)
 80100d2:	f000 fa91 	bl	80105f8 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 80100d6:	2100      	movs	r1, #0
 80100d8:	4805      	ldr	r0, [pc, #20]	; (80100f0 <PhotoSwitch+0x40>)
 80100da:	f004 fa0d 	bl	80144f8 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 80100de:	2007      	movs	r0, #7
 80100e0:	f7ff ff90 	bl	8010004 <Signal>
}
 80100e4:	bf00      	nop
 80100e6:	bd80      	pop	{r7, pc}
 80100e8:	200002c8 	.word	0x200002c8
 80100ec:	20000c24 	.word	0x20000c24
 80100f0:	20000ba4 	.word	0x20000ba4

080100f4 <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b084      	sub	sp, #16
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	4603      	mov	r3, r0
 80100fc:	603a      	str	r2, [r7, #0]
 80100fe:	71fb      	strb	r3, [r7, #7]
 8010100:	460b      	mov	r3, r1
 8010102:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 8010104:	2100      	movs	r1, #0
 8010106:	483d      	ldr	r0, [pc, #244]	; (80101fc <ModeSelect+0x108>)
 8010108:	f003 fb06 	bl	8013718 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 801010c:	2104      	movs	r1, #4
 801010e:	483b      	ldr	r0, [pc, #236]	; (80101fc <ModeSelect+0x108>)
 8010110:	f003 fb02 	bl	8013718 <HAL_TIM_Encoder_Start>
	//while
	*pMode=min;
 8010114:	683b      	ldr	r3, [r7, #0]
 8010116:	79fa      	ldrb	r2, [r7, #7]
 8010118:	701a      	strb	r2, [r3, #0]

	//adc

	TIM3->CNT = INITIAL_PULSE;
 801011a:	4b39      	ldr	r3, [pc, #228]	; (8010200 <ModeSelect+0x10c>)
 801011c:	f247 522f 	movw	r2, #29999	; 0x752f
 8010120:	625a      	str	r2, [r3, #36]	; 0x24
	gpio_callback_count = 0;
 8010122:	4b38      	ldr	r3, [pc, #224]	; (8010204 <ModeSelect+0x110>)
 8010124:	2200      	movs	r2, #0
 8010126:	601a      	str	r2, [r3, #0]
	int ENC3_LEFT;
	while(gpio_callback_count == 0/**/) //
 8010128:	e055      	b.n	80101d6 <ModeSelect+0xe2>
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 801012a:	4b35      	ldr	r3, [pc, #212]	; (8010200 <ModeSelect+0x10c>)
 801012c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801012e:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	ee07 3a90 	vmov	s15, r3
 8010136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801013a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010208 <ModeSelect+0x114>
 801013e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010146:	db1c      	blt.n	8010182 <ModeSelect+0x8e>
		  {
		  	  *pMode += 1;
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	f993 3000 	ldrsb.w	r3, [r3]
 801014e:	b2db      	uxtb	r3, r3
 8010150:	3301      	adds	r3, #1
 8010152:	b2db      	uxtb	r3, r3
 8010154:	b25a      	sxtb	r2, r3
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	f993 3000 	ldrsb.w	r3, [r3]
 8010160:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8010164:	429a      	cmp	r2, r3
 8010166:	da02      	bge.n	801016e <ModeSelect+0x7a>
		  	  {
		  		  *pMode = min;
 8010168:	683b      	ldr	r3, [r7, #0]
 801016a:	79fa      	ldrb	r2, [r7, #7]
 801016c:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 801016e:	683b      	ldr	r3, [r7, #0]
 8010170:	f993 3000 	ldrsb.w	r3, [r3]
 8010174:	4618      	mov	r0, r3
 8010176:	f7ff f80b 	bl	800f190 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 801017a:	4b21      	ldr	r3, [pc, #132]	; (8010200 <ModeSelect+0x10c>)
 801017c:	f247 522f 	movw	r2, #29999	; 0x752f
 8010180:	625a      	str	r2, [r3, #36]	; 0x24

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	ee07 3a90 	vmov	s15, r3
 8010188:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801018c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801020c <ModeSelect+0x118>
 8010190:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010198:	d900      	bls.n	801019c <ModeSelect+0xa8>
 801019a:	e01c      	b.n	80101d6 <ModeSelect+0xe2>
		  {
		  	  *pMode -= 1;
 801019c:	683b      	ldr	r3, [r7, #0]
 801019e:	f993 3000 	ldrsb.w	r3, [r3]
 80101a2:	b2db      	uxtb	r3, r3
 80101a4:	3b01      	subs	r3, #1
 80101a6:	b2db      	uxtb	r3, r3
 80101a8:	b25a      	sxtb	r2, r3
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	f993 3000 	ldrsb.w	r3, [r3]
 80101b4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80101b8:	429a      	cmp	r2, r3
 80101ba:	dd02      	ble.n	80101c2 <ModeSelect+0xce>
		  	  {
		  	  		  *pMode = max;
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	79ba      	ldrb	r2, [r7, #6]
 80101c0:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 80101c2:	683b      	ldr	r3, [r7, #0]
 80101c4:	f993 3000 	ldrsb.w	r3, [r3]
 80101c8:	4618      	mov	r0, r3
 80101ca:	f7fe ffe1 	bl	800f190 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 80101ce:	4b0c      	ldr	r3, [pc, #48]	; (8010200 <ModeSelect+0x10c>)
 80101d0:	f247 522f 	movw	r2, #29999	; 0x752f
 80101d4:	625a      	str	r2, [r3, #36]	; 0x24
	while(gpio_callback_count == 0/**/) //
 80101d6:	4b0b      	ldr	r3, [pc, #44]	; (8010204 <ModeSelect+0x110>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d0a5      	beq.n	801012a <ModeSelect+0x36>
		  }
	}
	gpio_callback_count = 0;
 80101de:	4b09      	ldr	r3, [pc, #36]	; (8010204 <ModeSelect+0x110>)
 80101e0:	2200      	movs	r2, #0
 80101e2:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 80101e4:	2100      	movs	r1, #0
 80101e6:	4805      	ldr	r0, [pc, #20]	; (80101fc <ModeSelect+0x108>)
 80101e8:	f003 facd 	bl	8013786 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 80101ec:	2104      	movs	r1, #4
 80101ee:	4803      	ldr	r0, [pc, #12]	; (80101fc <ModeSelect+0x108>)
 80101f0:	f003 fac9 	bl	8013786 <HAL_TIM_Encoder_Stop>
}
 80101f4:	bf00      	nop
 80101f6:	3710      	adds	r7, #16
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}
 80101fc:	20000c6c 	.word	0x20000c6c
 8010200:	40000400 	.word	0x40000400
 8010204:	200004d0 	.word	0x200004d0
 8010208:	47352f00 	.word	0x47352f00
 801020c:	4654bc00 	.word	0x4654bc00

08010210 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010210:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010248 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8010214:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8010216:	e003      	b.n	8010220 <LoopCopyDataInit>

08010218 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010218:	4b0c      	ldr	r3, [pc, #48]	; (801024c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801021a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801021c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801021e:	3104      	adds	r1, #4

08010220 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010220:	480b      	ldr	r0, [pc, #44]	; (8010250 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010222:	4b0c      	ldr	r3, [pc, #48]	; (8010254 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010224:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010226:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010228:	d3f6      	bcc.n	8010218 <CopyDataInit>
  ldr  r2, =_sbss
 801022a:	4a0b      	ldr	r2, [pc, #44]	; (8010258 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801022c:	e002      	b.n	8010234 <LoopFillZerobss>

0801022e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801022e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010230:	f842 3b04 	str.w	r3, [r2], #4

08010234 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010234:	4b09      	ldr	r3, [pc, #36]	; (801025c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010236:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010238:	d3f9      	bcc.n	801022e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801023a:	f7fe fbe5 	bl	800ea08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801023e:	f005 f87b 	bl	8015338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010242:	f7fd fa77 	bl	800d734 <main>
  bx  lr    
 8010246:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010248:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 801024c:	0801a9dc 	.word	0x0801a9dc
  ldr  r0, =_sdata
 8010250:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8010254:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8010258:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 801025c:	20000eb4 	.word	0x20000eb4

08010260 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010260:	e7fe      	b.n	8010260 <ADC_IRQHandler>
	...

08010264 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010268:	4b0e      	ldr	r3, [pc, #56]	; (80102a4 <HAL_Init+0x40>)
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4a0d      	ldr	r2, [pc, #52]	; (80102a4 <HAL_Init+0x40>)
 801026e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010272:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010274:	4b0b      	ldr	r3, [pc, #44]	; (80102a4 <HAL_Init+0x40>)
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	4a0a      	ldr	r2, [pc, #40]	; (80102a4 <HAL_Init+0x40>)
 801027a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801027e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010280:	4b08      	ldr	r3, [pc, #32]	; (80102a4 <HAL_Init+0x40>)
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	4a07      	ldr	r2, [pc, #28]	; (80102a4 <HAL_Init+0x40>)
 8010286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801028a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801028c:	2003      	movs	r0, #3
 801028e:	f000 fd8b 	bl	8010da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010292:	2000      	movs	r0, #0
 8010294:	f000 f808 	bl	80102a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010298:	f7fe f81a 	bl	800e2d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 801029c:	2300      	movs	r3, #0
}
 801029e:	4618      	mov	r0, r3
 80102a0:	bd80      	pop	{r7, pc}
 80102a2:	bf00      	nop
 80102a4:	40023c00 	.word	0x40023c00

080102a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b082      	sub	sp, #8
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80102b0:	4b12      	ldr	r3, [pc, #72]	; (80102fc <HAL_InitTick+0x54>)
 80102b2:	681a      	ldr	r2, [r3, #0]
 80102b4:	4b12      	ldr	r3, [pc, #72]	; (8010300 <HAL_InitTick+0x58>)
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	4619      	mov	r1, r3
 80102ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80102be:	fbb3 f3f1 	udiv	r3, r3, r1
 80102c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80102c6:	4618      	mov	r0, r3
 80102c8:	f000 fda3 	bl	8010e12 <HAL_SYSTICK_Config>
 80102cc:	4603      	mov	r3, r0
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d001      	beq.n	80102d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80102d2:	2301      	movs	r3, #1
 80102d4:	e00e      	b.n	80102f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2b0f      	cmp	r3, #15
 80102da:	d80a      	bhi.n	80102f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80102dc:	2200      	movs	r2, #0
 80102de:	6879      	ldr	r1, [r7, #4]
 80102e0:	f04f 30ff 	mov.w	r0, #4294967295
 80102e4:	f000 fd6b 	bl	8010dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80102e8:	4a06      	ldr	r2, [pc, #24]	; (8010304 <HAL_InitTick+0x5c>)
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80102ee:	2300      	movs	r3, #0
 80102f0:	e000      	b.n	80102f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80102f2:	2301      	movs	r3, #1
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3708      	adds	r7, #8
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}
 80102fc:	20000020 	.word	0x20000020
 8010300:	20000028 	.word	0x20000028
 8010304:	20000024 	.word	0x20000024

08010308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010308:	b480      	push	{r7}
 801030a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 801030c:	4b06      	ldr	r3, [pc, #24]	; (8010328 <HAL_IncTick+0x20>)
 801030e:	781b      	ldrb	r3, [r3, #0]
 8010310:	461a      	mov	r2, r3
 8010312:	4b06      	ldr	r3, [pc, #24]	; (801032c <HAL_IncTick+0x24>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	4413      	add	r3, r2
 8010318:	4a04      	ldr	r2, [pc, #16]	; (801032c <HAL_IncTick+0x24>)
 801031a:	6013      	str	r3, [r2, #0]
}
 801031c:	bf00      	nop
 801031e:	46bd      	mov	sp, r7
 8010320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010324:	4770      	bx	lr
 8010326:	bf00      	nop
 8010328:	20000028 	.word	0x20000028
 801032c:	20000e8c 	.word	0x20000e8c

08010330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010330:	b480      	push	{r7}
 8010332:	af00      	add	r7, sp, #0
  return uwTick;
 8010334:	4b03      	ldr	r3, [pc, #12]	; (8010344 <HAL_GetTick+0x14>)
 8010336:	681b      	ldr	r3, [r3, #0]
}
 8010338:	4618      	mov	r0, r3
 801033a:	46bd      	mov	sp, r7
 801033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010340:	4770      	bx	lr
 8010342:	bf00      	nop
 8010344:	20000e8c 	.word	0x20000e8c

08010348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b084      	sub	sp, #16
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010350:	f7ff ffee 	bl	8010330 <HAL_GetTick>
 8010354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010360:	d005      	beq.n	801036e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010362:	4b09      	ldr	r3, [pc, #36]	; (8010388 <HAL_Delay+0x40>)
 8010364:	781b      	ldrb	r3, [r3, #0]
 8010366:	461a      	mov	r2, r3
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	4413      	add	r3, r2
 801036c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801036e:	bf00      	nop
 8010370:	f7ff ffde 	bl	8010330 <HAL_GetTick>
 8010374:	4602      	mov	r2, r0
 8010376:	68bb      	ldr	r3, [r7, #8]
 8010378:	1ad3      	subs	r3, r2, r3
 801037a:	68fa      	ldr	r2, [r7, #12]
 801037c:	429a      	cmp	r2, r3
 801037e:	d8f7      	bhi.n	8010370 <HAL_Delay+0x28>
  {
  }
}
 8010380:	bf00      	nop
 8010382:	3710      	adds	r7, #16
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}
 8010388:	20000028 	.word	0x20000028

0801038c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b084      	sub	sp, #16
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8010394:	2300      	movs	r3, #0
 8010396:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d101      	bne.n	80103a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 801039e:	2301      	movs	r3, #1
 80103a0:	e033      	b.n	801040a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d109      	bne.n	80103be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80103aa:	6878      	ldr	r0, [r7, #4]
 80103ac:	f7fd ffb8 	bl	800e320 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2200      	movs	r2, #0
 80103b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	2200      	movs	r2, #0
 80103ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103c2:	f003 0310 	and.w	r3, r3, #16
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d118      	bne.n	80103fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80103d2:	f023 0302 	bic.w	r3, r3, #2
 80103d6:	f043 0202 	orr.w	r2, r3, #2
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f000 fa94 	bl	801090c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2200      	movs	r2, #0
 80103e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103ee:	f023 0303 	bic.w	r3, r3, #3
 80103f2:	f043 0201 	orr.w	r2, r3, #1
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	641a      	str	r2, [r3, #64]	; 0x40
 80103fa:	e001      	b.n	8010400 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80103fc:	2301      	movs	r3, #1
 80103fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	2200      	movs	r2, #0
 8010404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8010408:	7bfb      	ldrb	r3, [r7, #15]
}
 801040a:	4618      	mov	r0, r3
 801040c:	3710      	adds	r7, #16
 801040e:	46bd      	mov	sp, r7
 8010410:	bd80      	pop	{r7, pc}
	...

08010414 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b086      	sub	sp, #24
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8010420:	2300      	movs	r3, #0
 8010422:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801042a:	2b01      	cmp	r3, #1
 801042c:	d101      	bne.n	8010432 <HAL_ADC_Start_DMA+0x1e>
 801042e:	2302      	movs	r3, #2
 8010430:	e0cc      	b.n	80105cc <HAL_ADC_Start_DMA+0x1b8>
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	2201      	movs	r2, #1
 8010436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	689b      	ldr	r3, [r3, #8]
 8010440:	f003 0301 	and.w	r3, r3, #1
 8010444:	2b01      	cmp	r3, #1
 8010446:	d018      	beq.n	801047a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	689a      	ldr	r2, [r3, #8]
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	f042 0201 	orr.w	r2, r2, #1
 8010456:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8010458:	4b5e      	ldr	r3, [pc, #376]	; (80105d4 <HAL_ADC_Start_DMA+0x1c0>)
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	4a5e      	ldr	r2, [pc, #376]	; (80105d8 <HAL_ADC_Start_DMA+0x1c4>)
 801045e:	fba2 2303 	umull	r2, r3, r2, r3
 8010462:	0c9a      	lsrs	r2, r3, #18
 8010464:	4613      	mov	r3, r2
 8010466:	005b      	lsls	r3, r3, #1
 8010468:	4413      	add	r3, r2
 801046a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801046c:	e002      	b.n	8010474 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 801046e:	693b      	ldr	r3, [r7, #16]
 8010470:	3b01      	subs	r3, #1
 8010472:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010474:	693b      	ldr	r3, [r7, #16]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d1f9      	bne.n	801046e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	689b      	ldr	r3, [r3, #8]
 8010480:	f003 0301 	and.w	r3, r3, #1
 8010484:	2b01      	cmp	r3, #1
 8010486:	f040 80a0 	bne.w	80105ca <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801048e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8010492:	f023 0301 	bic.w	r3, r3, #1
 8010496:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	685b      	ldr	r3, [r3, #4]
 80104a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d007      	beq.n	80104bc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80104b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80104c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80104c8:	d106      	bne.n	80104d8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80104ce:	f023 0206 	bic.w	r2, r3, #6
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	645a      	str	r2, [r3, #68]	; 0x44
 80104d6:	e002      	b.n	80104de <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	2200      	movs	r2, #0
 80104dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	2200      	movs	r2, #0
 80104e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80104e6:	4b3d      	ldr	r3, [pc, #244]	; (80105dc <HAL_ADC_Start_DMA+0x1c8>)
 80104e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104ee:	4a3c      	ldr	r2, [pc, #240]	; (80105e0 <HAL_ADC_Start_DMA+0x1cc>)
 80104f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104f6:	4a3b      	ldr	r2, [pc, #236]	; (80105e4 <HAL_ADC_Start_DMA+0x1d0>)
 80104f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104fe:	4a3a      	ldr	r2, [pc, #232]	; (80105e8 <HAL_ADC_Start_DMA+0x1d4>)
 8010500:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	f06f 0222 	mvn.w	r2, #34	; 0x22
 801050a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	685a      	ldr	r2, [r3, #4]
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801051a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	689a      	ldr	r2, [r3, #8]
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801052a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	334c      	adds	r3, #76	; 0x4c
 8010536:	4619      	mov	r1, r3
 8010538:	68ba      	ldr	r2, [r7, #8]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	f000 fd24 	bl	8010f88 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	685b      	ldr	r3, [r3, #4]
 8010544:	f003 031f 	and.w	r3, r3, #31
 8010548:	2b00      	cmp	r3, #0
 801054a:	d12a      	bne.n	80105a2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	4a26      	ldr	r2, [pc, #152]	; (80105ec <HAL_ADC_Start_DMA+0x1d8>)
 8010552:	4293      	cmp	r3, r2
 8010554:	d015      	beq.n	8010582 <HAL_ADC_Start_DMA+0x16e>
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	4a25      	ldr	r2, [pc, #148]	; (80105f0 <HAL_ADC_Start_DMA+0x1dc>)
 801055c:	4293      	cmp	r3, r2
 801055e:	d105      	bne.n	801056c <HAL_ADC_Start_DMA+0x158>
 8010560:	4b1e      	ldr	r3, [pc, #120]	; (80105dc <HAL_ADC_Start_DMA+0x1c8>)
 8010562:	685b      	ldr	r3, [r3, #4]
 8010564:	f003 031f 	and.w	r3, r3, #31
 8010568:	2b00      	cmp	r3, #0
 801056a:	d00a      	beq.n	8010582 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	4a20      	ldr	r2, [pc, #128]	; (80105f4 <HAL_ADC_Start_DMA+0x1e0>)
 8010572:	4293      	cmp	r3, r2
 8010574:	d129      	bne.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
 8010576:	4b19      	ldr	r3, [pc, #100]	; (80105dc <HAL_ADC_Start_DMA+0x1c8>)
 8010578:	685b      	ldr	r3, [r3, #4]
 801057a:	f003 031f 	and.w	r3, r3, #31
 801057e:	2b0f      	cmp	r3, #15
 8010580:	d823      	bhi.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	689b      	ldr	r3, [r3, #8]
 8010588:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801058c:	2b00      	cmp	r3, #0
 801058e:	d11c      	bne.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	689a      	ldr	r2, [r3, #8]
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801059e:	609a      	str	r2, [r3, #8]
 80105a0:	e013      	b.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	4a11      	ldr	r2, [pc, #68]	; (80105ec <HAL_ADC_Start_DMA+0x1d8>)
 80105a8:	4293      	cmp	r3, r2
 80105aa:	d10e      	bne.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	689b      	ldr	r3, [r3, #8]
 80105b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d107      	bne.n	80105ca <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	689a      	ldr	r2, [r3, #8]
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80105c8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80105ca:	2300      	movs	r3, #0
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3718      	adds	r7, #24
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}
 80105d4:	20000020 	.word	0x20000020
 80105d8:	431bde83 	.word	0x431bde83
 80105dc:	40012300 	.word	0x40012300
 80105e0:	08010b05 	.word	0x08010b05
 80105e4:	08010bbf 	.word	0x08010bbf
 80105e8:	08010bdb 	.word	0x08010bdb
 80105ec:	40012000 	.word	0x40012000
 80105f0:	40012100 	.word	0x40012100
 80105f4:	40012200 	.word	0x40012200

080105f8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b084      	sub	sp, #16
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8010600:	2300      	movs	r3, #0
 8010602:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801060a:	2b01      	cmp	r3, #1
 801060c:	d101      	bne.n	8010612 <HAL_ADC_Stop_DMA+0x1a>
 801060e:	2302      	movs	r3, #2
 8010610:	e038      	b.n	8010684 <HAL_ADC_Stop_DMA+0x8c>
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2201      	movs	r2, #1
 8010616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	689a      	ldr	r2, [r3, #8]
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	f022 0201 	bic.w	r2, r2, #1
 8010628:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	689b      	ldr	r3, [r3, #8]
 8010630:	f003 0301 	and.w	r3, r3, #1
 8010634:	2b00      	cmp	r3, #0
 8010636:	d120      	bne.n	801067a <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	689a      	ldr	r2, [r3, #8]
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010646:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801064c:	4618      	mov	r0, r3
 801064e:	f000 fcf3 	bl	8011038 <HAL_DMA_Abort>
 8010652:	4603      	mov	r3, r0
 8010654:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	685a      	ldr	r2, [r3, #4]
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8010664:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801066a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801066e:	f023 0301 	bic.w	r3, r3, #1
 8010672:	f043 0201 	orr.w	r2, r3, #1
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	2200      	movs	r2, #0
 801067e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8010682:	7bfb      	ldrb	r3, [r7, #15]
}
 8010684:	4618      	mov	r0, r3
 8010686:	3710      	adds	r7, #16
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}

0801068c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801068c:	b480      	push	{r7}
 801068e:	b083      	sub	sp, #12
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8010694:	bf00      	nop
 8010696:	370c      	adds	r7, #12
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr

080106a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80106a0:	b480      	push	{r7}
 80106a2:	b083      	sub	sp, #12
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80106a8:	bf00      	nop
 80106aa:	370c      	adds	r7, #12
 80106ac:	46bd      	mov	sp, r7
 80106ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b2:	4770      	bx	lr

080106b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80106b4:	b480      	push	{r7}
 80106b6:	b083      	sub	sp, #12
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80106bc:	bf00      	nop
 80106be:	370c      	adds	r7, #12
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr

080106c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80106c8:	b480      	push	{r7}
 80106ca:	b085      	sub	sp, #20
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
 80106d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80106d2:	2300      	movs	r3, #0
 80106d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80106dc:	2b01      	cmp	r3, #1
 80106de:	d101      	bne.n	80106e4 <HAL_ADC_ConfigChannel+0x1c>
 80106e0:	2302      	movs	r3, #2
 80106e2:	e105      	b.n	80108f0 <HAL_ADC_ConfigChannel+0x228>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2201      	movs	r2, #1
 80106e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	2b09      	cmp	r3, #9
 80106f2:	d925      	bls.n	8010740 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	68d9      	ldr	r1, [r3, #12]
 80106fa:	683b      	ldr	r3, [r7, #0]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	b29b      	uxth	r3, r3
 8010700:	461a      	mov	r2, r3
 8010702:	4613      	mov	r3, r2
 8010704:	005b      	lsls	r3, r3, #1
 8010706:	4413      	add	r3, r2
 8010708:	3b1e      	subs	r3, #30
 801070a:	2207      	movs	r2, #7
 801070c:	fa02 f303 	lsl.w	r3, r2, r3
 8010710:	43da      	mvns	r2, r3
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	400a      	ands	r2, r1
 8010718:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	68d9      	ldr	r1, [r3, #12]
 8010720:	683b      	ldr	r3, [r7, #0]
 8010722:	689a      	ldr	r2, [r3, #8]
 8010724:	683b      	ldr	r3, [r7, #0]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	b29b      	uxth	r3, r3
 801072a:	4618      	mov	r0, r3
 801072c:	4603      	mov	r3, r0
 801072e:	005b      	lsls	r3, r3, #1
 8010730:	4403      	add	r3, r0
 8010732:	3b1e      	subs	r3, #30
 8010734:	409a      	lsls	r2, r3
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	430a      	orrs	r2, r1
 801073c:	60da      	str	r2, [r3, #12]
 801073e:	e022      	b.n	8010786 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	6919      	ldr	r1, [r3, #16]
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	b29b      	uxth	r3, r3
 801074c:	461a      	mov	r2, r3
 801074e:	4613      	mov	r3, r2
 8010750:	005b      	lsls	r3, r3, #1
 8010752:	4413      	add	r3, r2
 8010754:	2207      	movs	r2, #7
 8010756:	fa02 f303 	lsl.w	r3, r2, r3
 801075a:	43da      	mvns	r2, r3
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	400a      	ands	r2, r1
 8010762:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	6919      	ldr	r1, [r3, #16]
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	689a      	ldr	r2, [r3, #8]
 801076e:	683b      	ldr	r3, [r7, #0]
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	b29b      	uxth	r3, r3
 8010774:	4618      	mov	r0, r3
 8010776:	4603      	mov	r3, r0
 8010778:	005b      	lsls	r3, r3, #1
 801077a:	4403      	add	r3, r0
 801077c:	409a      	lsls	r2, r3
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	430a      	orrs	r2, r1
 8010784:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8010786:	683b      	ldr	r3, [r7, #0]
 8010788:	685b      	ldr	r3, [r3, #4]
 801078a:	2b06      	cmp	r3, #6
 801078c:	d824      	bhi.n	80107d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	685a      	ldr	r2, [r3, #4]
 8010798:	4613      	mov	r3, r2
 801079a:	009b      	lsls	r3, r3, #2
 801079c:	4413      	add	r3, r2
 801079e:	3b05      	subs	r3, #5
 80107a0:	221f      	movs	r2, #31
 80107a2:	fa02 f303 	lsl.w	r3, r2, r3
 80107a6:	43da      	mvns	r2, r3
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	400a      	ands	r2, r1
 80107ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80107b6:	683b      	ldr	r3, [r7, #0]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	b29b      	uxth	r3, r3
 80107bc:	4618      	mov	r0, r3
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	685a      	ldr	r2, [r3, #4]
 80107c2:	4613      	mov	r3, r2
 80107c4:	009b      	lsls	r3, r3, #2
 80107c6:	4413      	add	r3, r2
 80107c8:	3b05      	subs	r3, #5
 80107ca:	fa00 f203 	lsl.w	r2, r0, r3
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	430a      	orrs	r2, r1
 80107d4:	635a      	str	r2, [r3, #52]	; 0x34
 80107d6:	e04c      	b.n	8010872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	685b      	ldr	r3, [r3, #4]
 80107dc:	2b0c      	cmp	r3, #12
 80107de:	d824      	bhi.n	801082a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	685a      	ldr	r2, [r3, #4]
 80107ea:	4613      	mov	r3, r2
 80107ec:	009b      	lsls	r3, r3, #2
 80107ee:	4413      	add	r3, r2
 80107f0:	3b23      	subs	r3, #35	; 0x23
 80107f2:	221f      	movs	r2, #31
 80107f4:	fa02 f303 	lsl.w	r3, r2, r3
 80107f8:	43da      	mvns	r2, r3
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	400a      	ands	r2, r1
 8010800:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010808:	683b      	ldr	r3, [r7, #0]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	b29b      	uxth	r3, r3
 801080e:	4618      	mov	r0, r3
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	685a      	ldr	r2, [r3, #4]
 8010814:	4613      	mov	r3, r2
 8010816:	009b      	lsls	r3, r3, #2
 8010818:	4413      	add	r3, r2
 801081a:	3b23      	subs	r3, #35	; 0x23
 801081c:	fa00 f203 	lsl.w	r2, r0, r3
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	430a      	orrs	r2, r1
 8010826:	631a      	str	r2, [r3, #48]	; 0x30
 8010828:	e023      	b.n	8010872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010830:	683b      	ldr	r3, [r7, #0]
 8010832:	685a      	ldr	r2, [r3, #4]
 8010834:	4613      	mov	r3, r2
 8010836:	009b      	lsls	r3, r3, #2
 8010838:	4413      	add	r3, r2
 801083a:	3b41      	subs	r3, #65	; 0x41
 801083c:	221f      	movs	r2, #31
 801083e:	fa02 f303 	lsl.w	r3, r2, r3
 8010842:	43da      	mvns	r2, r3
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	400a      	ands	r2, r1
 801084a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	b29b      	uxth	r3, r3
 8010858:	4618      	mov	r0, r3
 801085a:	683b      	ldr	r3, [r7, #0]
 801085c:	685a      	ldr	r2, [r3, #4]
 801085e:	4613      	mov	r3, r2
 8010860:	009b      	lsls	r3, r3, #2
 8010862:	4413      	add	r3, r2
 8010864:	3b41      	subs	r3, #65	; 0x41
 8010866:	fa00 f203 	lsl.w	r2, r0, r3
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	430a      	orrs	r2, r1
 8010870:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010872:	4b22      	ldr	r3, [pc, #136]	; (80108fc <HAL_ADC_ConfigChannel+0x234>)
 8010874:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	4a21      	ldr	r2, [pc, #132]	; (8010900 <HAL_ADC_ConfigChannel+0x238>)
 801087c:	4293      	cmp	r3, r2
 801087e:	d109      	bne.n	8010894 <HAL_ADC_ConfigChannel+0x1cc>
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	2b12      	cmp	r3, #18
 8010886:	d105      	bne.n	8010894 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	685b      	ldr	r3, [r3, #4]
 801088c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	4a19      	ldr	r2, [pc, #100]	; (8010900 <HAL_ADC_ConfigChannel+0x238>)
 801089a:	4293      	cmp	r3, r2
 801089c:	d123      	bne.n	80108e6 <HAL_ADC_ConfigChannel+0x21e>
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	2b10      	cmp	r3, #16
 80108a4:	d003      	beq.n	80108ae <HAL_ADC_ConfigChannel+0x1e6>
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	2b11      	cmp	r3, #17
 80108ac:	d11b      	bne.n	80108e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	685b      	ldr	r3, [r3, #4]
 80108b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80108ba:	683b      	ldr	r3, [r7, #0]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	2b10      	cmp	r3, #16
 80108c0:	d111      	bne.n	80108e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80108c2:	4b10      	ldr	r3, [pc, #64]	; (8010904 <HAL_ADC_ConfigChannel+0x23c>)
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	4a10      	ldr	r2, [pc, #64]	; (8010908 <HAL_ADC_ConfigChannel+0x240>)
 80108c8:	fba2 2303 	umull	r2, r3, r2, r3
 80108cc:	0c9a      	lsrs	r2, r3, #18
 80108ce:	4613      	mov	r3, r2
 80108d0:	009b      	lsls	r3, r3, #2
 80108d2:	4413      	add	r3, r2
 80108d4:	005b      	lsls	r3, r3, #1
 80108d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80108d8:	e002      	b.n	80108e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	3b01      	subs	r3, #1
 80108de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d1f9      	bne.n	80108da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2200      	movs	r2, #0
 80108ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80108ee:	2300      	movs	r3, #0
}
 80108f0:	4618      	mov	r0, r3
 80108f2:	3714      	adds	r7, #20
 80108f4:	46bd      	mov	sp, r7
 80108f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fa:	4770      	bx	lr
 80108fc:	40012300 	.word	0x40012300
 8010900:	40012000 	.word	0x40012000
 8010904:	20000020 	.word	0x20000020
 8010908:	431bde83 	.word	0x431bde83

0801090c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 801090c:	b480      	push	{r7}
 801090e:	b085      	sub	sp, #20
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010914:	4b79      	ldr	r3, [pc, #484]	; (8010afc <ADC_Init+0x1f0>)
 8010916:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	685b      	ldr	r3, [r3, #4]
 801091c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	685a      	ldr	r2, [r3, #4]
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	685b      	ldr	r3, [r3, #4]
 801092c:	431a      	orrs	r2, r3
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	685a      	ldr	r2, [r3, #4]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010940:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	6859      	ldr	r1, [r3, #4]
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	691b      	ldr	r3, [r3, #16]
 801094c:	021a      	lsls	r2, r3, #8
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	430a      	orrs	r2, r1
 8010954:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	685a      	ldr	r2, [r3, #4]
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8010964:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	6859      	ldr	r1, [r3, #4]
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	689a      	ldr	r2, [r3, #8]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	430a      	orrs	r2, r1
 8010976:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	689a      	ldr	r2, [r3, #8]
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010986:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	6899      	ldr	r1, [r3, #8]
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	68da      	ldr	r2, [r3, #12]
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	430a      	orrs	r2, r1
 8010998:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801099e:	4a58      	ldr	r2, [pc, #352]	; (8010b00 <ADC_Init+0x1f4>)
 80109a0:	4293      	cmp	r3, r2
 80109a2:	d022      	beq.n	80109ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	689a      	ldr	r2, [r3, #8]
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80109b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	6899      	ldr	r1, [r3, #8]
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	430a      	orrs	r2, r1
 80109c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	689a      	ldr	r2, [r3, #8]
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80109d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	6899      	ldr	r1, [r3, #8]
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	430a      	orrs	r2, r1
 80109e6:	609a      	str	r2, [r3, #8]
 80109e8:	e00f      	b.n	8010a0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	689a      	ldr	r2, [r3, #8]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80109f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	689a      	ldr	r2, [r3, #8]
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010a08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	689a      	ldr	r2, [r3, #8]
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	f022 0202 	bic.w	r2, r2, #2
 8010a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	6899      	ldr	r1, [r3, #8]
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	7e1b      	ldrb	r3, [r3, #24]
 8010a24:	005a      	lsls	r2, r3, #1
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	430a      	orrs	r2, r1
 8010a2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d01b      	beq.n	8010a70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	685a      	ldr	r2, [r3, #4]
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010a46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	685a      	ldr	r2, [r3, #4]
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8010a56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	6859      	ldr	r1, [r3, #4]
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a62:	3b01      	subs	r3, #1
 8010a64:	035a      	lsls	r2, r3, #13
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	430a      	orrs	r2, r1
 8010a6c:	605a      	str	r2, [r3, #4]
 8010a6e:	e007      	b.n	8010a80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	685a      	ldr	r2, [r3, #4]
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010a7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8010a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	69db      	ldr	r3, [r3, #28]
 8010a9a:	3b01      	subs	r3, #1
 8010a9c:	051a      	lsls	r2, r3, #20
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	430a      	orrs	r2, r1
 8010aa4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	689a      	ldr	r2, [r3, #8]
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8010ab4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	6899      	ldr	r1, [r3, #8]
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010ac2:	025a      	lsls	r2, r3, #9
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	430a      	orrs	r2, r1
 8010aca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	689a      	ldr	r2, [r3, #8]
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010ada:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	6899      	ldr	r1, [r3, #8]
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	695b      	ldr	r3, [r3, #20]
 8010ae6:	029a      	lsls	r2, r3, #10
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	430a      	orrs	r2, r1
 8010aee:	609a      	str	r2, [r3, #8]
}
 8010af0:	bf00      	nop
 8010af2:	3714      	adds	r7, #20
 8010af4:	46bd      	mov	sp, r7
 8010af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010afa:	4770      	bx	lr
 8010afc:	40012300 	.word	0x40012300
 8010b00:	0f000001 	.word	0x0f000001

08010b04 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	b084      	sub	sp, #16
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b10:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b16:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d13c      	bne.n	8010b98 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	689b      	ldr	r3, [r3, #8]
 8010b30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d12b      	bne.n	8010b90 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d127      	bne.n	8010b90 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b46:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d006      	beq.n	8010b5c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	689b      	ldr	r3, [r3, #8]
 8010b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d119      	bne.n	8010b90 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	685a      	ldr	r2, [r3, #4]
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	f022 0220 	bic.w	r2, r2, #32
 8010b6a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d105      	bne.n	8010b90 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b88:	f043 0201 	orr.w	r2, r3, #1
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8010b90:	68f8      	ldr	r0, [r7, #12]
 8010b92:	f7ff fd7b 	bl	801068c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8010b96:	e00e      	b.n	8010bb6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b9c:	f003 0310 	and.w	r3, r3, #16
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d003      	beq.n	8010bac <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8010ba4:	68f8      	ldr	r0, [r7, #12]
 8010ba6:	f7ff fd85 	bl	80106b4 <HAL_ADC_ErrorCallback>
}
 8010baa:	e004      	b.n	8010bb6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	4798      	blx	r3
}
 8010bb6:	bf00      	nop
 8010bb8:	3710      	adds	r7, #16
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}

08010bbe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8010bbe:	b580      	push	{r7, lr}
 8010bc0:	b084      	sub	sp, #16
 8010bc2:	af00      	add	r7, sp, #0
 8010bc4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bca:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8010bcc:	68f8      	ldr	r0, [r7, #12]
 8010bce:	f7ff fd67 	bl	80106a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8010bd2:	bf00      	nop
 8010bd4:	3710      	adds	r7, #16
 8010bd6:	46bd      	mov	sp, r7
 8010bd8:	bd80      	pop	{r7, pc}

08010bda <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8010bda:	b580      	push	{r7, lr}
 8010bdc:	b084      	sub	sp, #16
 8010bde:	af00      	add	r7, sp, #0
 8010be0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010be6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	2240      	movs	r2, #64	; 0x40
 8010bec:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010bf2:	f043 0204 	orr.w	r2, r3, #4
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8010bfa:	68f8      	ldr	r0, [r7, #12]
 8010bfc:	f7ff fd5a 	bl	80106b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8010c00:	bf00      	nop
 8010c02:	3710      	adds	r7, #16
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}

08010c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b085      	sub	sp, #20
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	f003 0307 	and.w	r3, r3, #7
 8010c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010c18:	4b0c      	ldr	r3, [pc, #48]	; (8010c4c <__NVIC_SetPriorityGrouping+0x44>)
 8010c1a:	68db      	ldr	r3, [r3, #12]
 8010c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010c1e:	68ba      	ldr	r2, [r7, #8]
 8010c20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010c24:	4013      	ands	r3, r2
 8010c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010c30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010c3a:	4a04      	ldr	r2, [pc, #16]	; (8010c4c <__NVIC_SetPriorityGrouping+0x44>)
 8010c3c:	68bb      	ldr	r3, [r7, #8]
 8010c3e:	60d3      	str	r3, [r2, #12]
}
 8010c40:	bf00      	nop
 8010c42:	3714      	adds	r7, #20
 8010c44:	46bd      	mov	sp, r7
 8010c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4a:	4770      	bx	lr
 8010c4c:	e000ed00 	.word	0xe000ed00

08010c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8010c50:	b480      	push	{r7}
 8010c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010c54:	4b04      	ldr	r3, [pc, #16]	; (8010c68 <__NVIC_GetPriorityGrouping+0x18>)
 8010c56:	68db      	ldr	r3, [r3, #12]
 8010c58:	0a1b      	lsrs	r3, r3, #8
 8010c5a:	f003 0307 	and.w	r3, r3, #7
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	46bd      	mov	sp, r7
 8010c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c66:	4770      	bx	lr
 8010c68:	e000ed00 	.word	0xe000ed00

08010c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010c6c:	b480      	push	{r7}
 8010c6e:	b083      	sub	sp, #12
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	4603      	mov	r3, r0
 8010c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	db0b      	blt.n	8010c96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010c7e:	79fb      	ldrb	r3, [r7, #7]
 8010c80:	f003 021f 	and.w	r2, r3, #31
 8010c84:	4907      	ldr	r1, [pc, #28]	; (8010ca4 <__NVIC_EnableIRQ+0x38>)
 8010c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010c8a:	095b      	lsrs	r3, r3, #5
 8010c8c:	2001      	movs	r0, #1
 8010c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8010c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8010c96:	bf00      	nop
 8010c98:	370c      	adds	r7, #12
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca0:	4770      	bx	lr
 8010ca2:	bf00      	nop
 8010ca4:	e000e100 	.word	0xe000e100

08010ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010ca8:	b480      	push	{r7}
 8010caa:	b083      	sub	sp, #12
 8010cac:	af00      	add	r7, sp, #0
 8010cae:	4603      	mov	r3, r0
 8010cb0:	6039      	str	r1, [r7, #0]
 8010cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	db0a      	blt.n	8010cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010cbc:	683b      	ldr	r3, [r7, #0]
 8010cbe:	b2da      	uxtb	r2, r3
 8010cc0:	490c      	ldr	r1, [pc, #48]	; (8010cf4 <__NVIC_SetPriority+0x4c>)
 8010cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010cc6:	0112      	lsls	r2, r2, #4
 8010cc8:	b2d2      	uxtb	r2, r2
 8010cca:	440b      	add	r3, r1
 8010ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010cd0:	e00a      	b.n	8010ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010cd2:	683b      	ldr	r3, [r7, #0]
 8010cd4:	b2da      	uxtb	r2, r3
 8010cd6:	4908      	ldr	r1, [pc, #32]	; (8010cf8 <__NVIC_SetPriority+0x50>)
 8010cd8:	79fb      	ldrb	r3, [r7, #7]
 8010cda:	f003 030f 	and.w	r3, r3, #15
 8010cde:	3b04      	subs	r3, #4
 8010ce0:	0112      	lsls	r2, r2, #4
 8010ce2:	b2d2      	uxtb	r2, r2
 8010ce4:	440b      	add	r3, r1
 8010ce6:	761a      	strb	r2, [r3, #24]
}
 8010ce8:	bf00      	nop
 8010cea:	370c      	adds	r7, #12
 8010cec:	46bd      	mov	sp, r7
 8010cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf2:	4770      	bx	lr
 8010cf4:	e000e100 	.word	0xe000e100
 8010cf8:	e000ed00 	.word	0xe000ed00

08010cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010cfc:	b480      	push	{r7}
 8010cfe:	b089      	sub	sp, #36	; 0x24
 8010d00:	af00      	add	r7, sp, #0
 8010d02:	60f8      	str	r0, [r7, #12]
 8010d04:	60b9      	str	r1, [r7, #8]
 8010d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	f003 0307 	and.w	r3, r3, #7
 8010d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010d10:	69fb      	ldr	r3, [r7, #28]
 8010d12:	f1c3 0307 	rsb	r3, r3, #7
 8010d16:	2b04      	cmp	r3, #4
 8010d18:	bf28      	it	cs
 8010d1a:	2304      	movcs	r3, #4
 8010d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010d1e:	69fb      	ldr	r3, [r7, #28]
 8010d20:	3304      	adds	r3, #4
 8010d22:	2b06      	cmp	r3, #6
 8010d24:	d902      	bls.n	8010d2c <NVIC_EncodePriority+0x30>
 8010d26:	69fb      	ldr	r3, [r7, #28]
 8010d28:	3b03      	subs	r3, #3
 8010d2a:	e000      	b.n	8010d2e <NVIC_EncodePriority+0x32>
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010d30:	f04f 32ff 	mov.w	r2, #4294967295
 8010d34:	69bb      	ldr	r3, [r7, #24]
 8010d36:	fa02 f303 	lsl.w	r3, r2, r3
 8010d3a:	43da      	mvns	r2, r3
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	401a      	ands	r2, r3
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010d44:	f04f 31ff 	mov.w	r1, #4294967295
 8010d48:	697b      	ldr	r3, [r7, #20]
 8010d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8010d4e:	43d9      	mvns	r1, r3
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010d54:	4313      	orrs	r3, r2
         );
}
 8010d56:	4618      	mov	r0, r3
 8010d58:	3724      	adds	r7, #36	; 0x24
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d60:	4770      	bx	lr
	...

08010d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b082      	sub	sp, #8
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	3b01      	subs	r3, #1
 8010d70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010d74:	d301      	bcc.n	8010d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010d76:	2301      	movs	r3, #1
 8010d78:	e00f      	b.n	8010d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010d7a:	4a0a      	ldr	r2, [pc, #40]	; (8010da4 <SysTick_Config+0x40>)
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	3b01      	subs	r3, #1
 8010d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010d82:	210f      	movs	r1, #15
 8010d84:	f04f 30ff 	mov.w	r0, #4294967295
 8010d88:	f7ff ff8e 	bl	8010ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010d8c:	4b05      	ldr	r3, [pc, #20]	; (8010da4 <SysTick_Config+0x40>)
 8010d8e:	2200      	movs	r2, #0
 8010d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010d92:	4b04      	ldr	r3, [pc, #16]	; (8010da4 <SysTick_Config+0x40>)
 8010d94:	2207      	movs	r2, #7
 8010d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010d98:	2300      	movs	r3, #0
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3708      	adds	r7, #8
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}
 8010da2:	bf00      	nop
 8010da4:	e000e010 	.word	0xe000e010

08010da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b082      	sub	sp, #8
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010db0:	6878      	ldr	r0, [r7, #4]
 8010db2:	f7ff ff29 	bl	8010c08 <__NVIC_SetPriorityGrouping>
}
 8010db6:	bf00      	nop
 8010db8:	3708      	adds	r7, #8
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}

08010dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010dbe:	b580      	push	{r7, lr}
 8010dc0:	b086      	sub	sp, #24
 8010dc2:	af00      	add	r7, sp, #0
 8010dc4:	4603      	mov	r3, r0
 8010dc6:	60b9      	str	r1, [r7, #8]
 8010dc8:	607a      	str	r2, [r7, #4]
 8010dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010dd0:	f7ff ff3e 	bl	8010c50 <__NVIC_GetPriorityGrouping>
 8010dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	68b9      	ldr	r1, [r7, #8]
 8010dda:	6978      	ldr	r0, [r7, #20]
 8010ddc:	f7ff ff8e 	bl	8010cfc <NVIC_EncodePriority>
 8010de0:	4602      	mov	r2, r0
 8010de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010de6:	4611      	mov	r1, r2
 8010de8:	4618      	mov	r0, r3
 8010dea:	f7ff ff5d 	bl	8010ca8 <__NVIC_SetPriority>
}
 8010dee:	bf00      	nop
 8010df0:	3718      	adds	r7, #24
 8010df2:	46bd      	mov	sp, r7
 8010df4:	bd80      	pop	{r7, pc}

08010df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010df6:	b580      	push	{r7, lr}
 8010df8:	b082      	sub	sp, #8
 8010dfa:	af00      	add	r7, sp, #0
 8010dfc:	4603      	mov	r3, r0
 8010dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e04:	4618      	mov	r0, r3
 8010e06:	f7ff ff31 	bl	8010c6c <__NVIC_EnableIRQ>
}
 8010e0a:	bf00      	nop
 8010e0c:	3708      	adds	r7, #8
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	bd80      	pop	{r7, pc}

08010e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010e12:	b580      	push	{r7, lr}
 8010e14:	b082      	sub	sp, #8
 8010e16:	af00      	add	r7, sp, #0
 8010e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010e1a:	6878      	ldr	r0, [r7, #4]
 8010e1c:	f7ff ffa2 	bl	8010d64 <SysTick_Config>
 8010e20:	4603      	mov	r3, r0
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3708      	adds	r7, #8
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}
	...

08010e2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b086      	sub	sp, #24
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8010e34:	2300      	movs	r3, #0
 8010e36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010e38:	f7ff fa7a 	bl	8010330 <HAL_GetTick>
 8010e3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d101      	bne.n	8010e48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8010e44:	2301      	movs	r3, #1
 8010e46:	e099      	b.n	8010f7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	2200      	movs	r2, #0
 8010e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2202      	movs	r2, #2
 8010e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	681a      	ldr	r2, [r3, #0]
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	f022 0201 	bic.w	r2, r2, #1
 8010e66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010e68:	e00f      	b.n	8010e8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010e6a:	f7ff fa61 	bl	8010330 <HAL_GetTick>
 8010e6e:	4602      	mov	r2, r0
 8010e70:	693b      	ldr	r3, [r7, #16]
 8010e72:	1ad3      	subs	r3, r2, r3
 8010e74:	2b05      	cmp	r3, #5
 8010e76:	d908      	bls.n	8010e8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2220      	movs	r2, #32
 8010e7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	2203      	movs	r2, #3
 8010e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8010e86:	2303      	movs	r3, #3
 8010e88:	e078      	b.n	8010f7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	f003 0301 	and.w	r3, r3, #1
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d1e8      	bne.n	8010e6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010ea0:	697a      	ldr	r2, [r7, #20]
 8010ea2:	4b38      	ldr	r3, [pc, #224]	; (8010f84 <HAL_DMA_Init+0x158>)
 8010ea4:	4013      	ands	r3, r2
 8010ea6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	685a      	ldr	r2, [r3, #4]
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	689b      	ldr	r3, [r3, #8]
 8010eb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010eb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	691b      	ldr	r3, [r3, #16]
 8010ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010ec2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	699b      	ldr	r3, [r3, #24]
 8010ec8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010ece:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	6a1b      	ldr	r3, [r3, #32]
 8010ed4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010ed6:	697a      	ldr	r2, [r7, #20]
 8010ed8:	4313      	orrs	r3, r2
 8010eda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ee0:	2b04      	cmp	r3, #4
 8010ee2:	d107      	bne.n	8010ef4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eec:	4313      	orrs	r3, r2
 8010eee:	697a      	ldr	r2, [r7, #20]
 8010ef0:	4313      	orrs	r3, r2
 8010ef2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	697a      	ldr	r2, [r7, #20]
 8010efa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	695b      	ldr	r3, [r3, #20]
 8010f02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	f023 0307 	bic.w	r3, r3, #7
 8010f0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f10:	697a      	ldr	r2, [r7, #20]
 8010f12:	4313      	orrs	r3, r2
 8010f14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f1a:	2b04      	cmp	r3, #4
 8010f1c:	d117      	bne.n	8010f4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f22:	697a      	ldr	r2, [r7, #20]
 8010f24:	4313      	orrs	r3, r2
 8010f26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d00e      	beq.n	8010f4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010f30:	6878      	ldr	r0, [r7, #4]
 8010f32:	f000 fadf 	bl	80114f4 <DMA_CheckFifoParam>
 8010f36:	4603      	mov	r3, r0
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d008      	beq.n	8010f4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2240      	movs	r2, #64	; 0x40
 8010f40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2201      	movs	r2, #1
 8010f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8010f4a:	2301      	movs	r3, #1
 8010f4c:	e016      	b.n	8010f7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	697a      	ldr	r2, [r7, #20]
 8010f54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8010f56:	6878      	ldr	r0, [r7, #4]
 8010f58:	f000 fa96 	bl	8011488 <DMA_CalcBaseAndBitshift>
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f64:	223f      	movs	r2, #63	; 0x3f
 8010f66:	409a      	lsls	r2, r3
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	2200      	movs	r2, #0
 8010f70:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	2201      	movs	r2, #1
 8010f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8010f7a:	2300      	movs	r3, #0
}
 8010f7c:	4618      	mov	r0, r3
 8010f7e:	3718      	adds	r7, #24
 8010f80:	46bd      	mov	sp, r7
 8010f82:	bd80      	pop	{r7, pc}
 8010f84:	f010803f 	.word	0xf010803f

08010f88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b086      	sub	sp, #24
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	60f8      	str	r0, [r7, #12]
 8010f90:	60b9      	str	r1, [r7, #8]
 8010f92:	607a      	str	r2, [r7, #4]
 8010f94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010f96:	2300      	movs	r3, #0
 8010f98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010f9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010fa6:	2b01      	cmp	r3, #1
 8010fa8:	d101      	bne.n	8010fae <HAL_DMA_Start_IT+0x26>
 8010faa:	2302      	movs	r3, #2
 8010fac:	e040      	b.n	8011030 <HAL_DMA_Start_IT+0xa8>
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	2201      	movs	r2, #1
 8010fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010fbc:	b2db      	uxtb	r3, r3
 8010fbe:	2b01      	cmp	r3, #1
 8010fc0:	d12f      	bne.n	8011022 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	2202      	movs	r2, #2
 8010fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	2200      	movs	r2, #0
 8010fce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	687a      	ldr	r2, [r7, #4]
 8010fd4:	68b9      	ldr	r1, [r7, #8]
 8010fd6:	68f8      	ldr	r0, [r7, #12]
 8010fd8:	f000 fa28 	bl	801142c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fe0:	223f      	movs	r2, #63	; 0x3f
 8010fe2:	409a      	lsls	r2, r3
 8010fe4:	693b      	ldr	r3, [r7, #16]
 8010fe6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	681a      	ldr	r2, [r3, #0]
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	f042 0216 	orr.w	r2, r2, #22
 8010ff6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d007      	beq.n	8011010 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	681a      	ldr	r2, [r3, #0]
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	f042 0208 	orr.w	r2, r2, #8
 801100e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	681a      	ldr	r2, [r3, #0]
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	f042 0201 	orr.w	r2, r2, #1
 801101e:	601a      	str	r2, [r3, #0]
 8011020:	e005      	b.n	801102e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	2200      	movs	r2, #0
 8011026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 801102a:	2302      	movs	r3, #2
 801102c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 801102e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011030:	4618      	mov	r0, r3
 8011032:	3718      	adds	r7, #24
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}

08011038 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b084      	sub	sp, #16
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011044:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8011046:	f7ff f973 	bl	8010330 <HAL_GetTick>
 801104a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8011052:	b2db      	uxtb	r3, r3
 8011054:	2b02      	cmp	r3, #2
 8011056:	d008      	beq.n	801106a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	2280      	movs	r2, #128	; 0x80
 801105c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	2200      	movs	r2, #0
 8011062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8011066:	2301      	movs	r3, #1
 8011068:	e052      	b.n	8011110 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	681a      	ldr	r2, [r3, #0]
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	f022 0216 	bic.w	r2, r2, #22
 8011078:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	695a      	ldr	r2, [r3, #20]
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011088:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801108e:	2b00      	cmp	r3, #0
 8011090:	d103      	bne.n	801109a <HAL_DMA_Abort+0x62>
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011096:	2b00      	cmp	r3, #0
 8011098:	d007      	beq.n	80110aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	681a      	ldr	r2, [r3, #0]
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	f022 0208 	bic.w	r2, r2, #8
 80110a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	681a      	ldr	r2, [r3, #0]
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	f022 0201 	bic.w	r2, r2, #1
 80110b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80110ba:	e013      	b.n	80110e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80110bc:	f7ff f938 	bl	8010330 <HAL_GetTick>
 80110c0:	4602      	mov	r2, r0
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	1ad3      	subs	r3, r2, r3
 80110c6:	2b05      	cmp	r3, #5
 80110c8:	d90c      	bls.n	80110e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2220      	movs	r2, #32
 80110ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2200      	movs	r2, #0
 80110d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2203      	movs	r2, #3
 80110dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80110e0:	2303      	movs	r3, #3
 80110e2:	e015      	b.n	8011110 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	f003 0301 	and.w	r3, r3, #1
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d1e4      	bne.n	80110bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80110f6:	223f      	movs	r2, #63	; 0x3f
 80110f8:	409a      	lsls	r2, r3
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	2200      	movs	r2, #0
 8011102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2201      	movs	r2, #1
 801110a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 801110e:	2300      	movs	r3, #0
}
 8011110:	4618      	mov	r0, r3
 8011112:	3710      	adds	r7, #16
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}

08011118 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8011118:	b580      	push	{r7, lr}
 801111a:	b086      	sub	sp, #24
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8011120:	2300      	movs	r3, #0
 8011122:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8011124:	4b92      	ldr	r3, [pc, #584]	; (8011370 <HAL_DMA_IRQHandler+0x258>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	4a92      	ldr	r2, [pc, #584]	; (8011374 <HAL_DMA_IRQHandler+0x25c>)
 801112a:	fba2 2303 	umull	r2, r3, r2, r3
 801112e:	0a9b      	lsrs	r3, r3, #10
 8011130:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011136:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8011138:	693b      	ldr	r3, [r7, #16]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011142:	2208      	movs	r2, #8
 8011144:	409a      	lsls	r2, r3
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	4013      	ands	r3, r2
 801114a:	2b00      	cmp	r3, #0
 801114c:	d01a      	beq.n	8011184 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	f003 0304 	and.w	r3, r3, #4
 8011158:	2b00      	cmp	r3, #0
 801115a:	d013      	beq.n	8011184 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	681a      	ldr	r2, [r3, #0]
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	f022 0204 	bic.w	r2, r2, #4
 801116a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011170:	2208      	movs	r2, #8
 8011172:	409a      	lsls	r2, r3
 8011174:	693b      	ldr	r3, [r7, #16]
 8011176:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801117c:	f043 0201 	orr.w	r2, r3, #1
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011188:	2201      	movs	r2, #1
 801118a:	409a      	lsls	r2, r3
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	4013      	ands	r3, r2
 8011190:	2b00      	cmp	r3, #0
 8011192:	d012      	beq.n	80111ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	695b      	ldr	r3, [r3, #20]
 801119a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d00b      	beq.n	80111ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80111a6:	2201      	movs	r2, #1
 80111a8:	409a      	lsls	r2, r3
 80111aa:	693b      	ldr	r3, [r7, #16]
 80111ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111b2:	f043 0202 	orr.w	r2, r3, #2
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80111be:	2204      	movs	r2, #4
 80111c0:	409a      	lsls	r2, r3
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	4013      	ands	r3, r2
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d012      	beq.n	80111f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	f003 0302 	and.w	r3, r3, #2
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d00b      	beq.n	80111f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80111dc:	2204      	movs	r2, #4
 80111de:	409a      	lsls	r2, r3
 80111e0:	693b      	ldr	r3, [r7, #16]
 80111e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111e8:	f043 0204 	orr.w	r2, r3, #4
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80111f4:	2210      	movs	r2, #16
 80111f6:	409a      	lsls	r2, r3
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	4013      	ands	r3, r2
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d043      	beq.n	8011288 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	f003 0308 	and.w	r3, r3, #8
 801120a:	2b00      	cmp	r3, #0
 801120c:	d03c      	beq.n	8011288 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011212:	2210      	movs	r2, #16
 8011214:	409a      	lsls	r2, r3
 8011216:	693b      	ldr	r3, [r7, #16]
 8011218:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011224:	2b00      	cmp	r3, #0
 8011226:	d018      	beq.n	801125a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011232:	2b00      	cmp	r3, #0
 8011234:	d108      	bne.n	8011248 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801123a:	2b00      	cmp	r3, #0
 801123c:	d024      	beq.n	8011288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011242:	6878      	ldr	r0, [r7, #4]
 8011244:	4798      	blx	r3
 8011246:	e01f      	b.n	8011288 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801124c:	2b00      	cmp	r3, #0
 801124e:	d01b      	beq.n	8011288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011254:	6878      	ldr	r0, [r7, #4]
 8011256:	4798      	blx	r3
 8011258:	e016      	b.n	8011288 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011264:	2b00      	cmp	r3, #0
 8011266:	d107      	bne.n	8011278 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	681a      	ldr	r2, [r3, #0]
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	f022 0208 	bic.w	r2, r2, #8
 8011276:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801127c:	2b00      	cmp	r3, #0
 801127e:	d003      	beq.n	8011288 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801128c:	2220      	movs	r2, #32
 801128e:	409a      	lsls	r2, r3
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	4013      	ands	r3, r2
 8011294:	2b00      	cmp	r3, #0
 8011296:	f000 808e 	beq.w	80113b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	f003 0310 	and.w	r3, r3, #16
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	f000 8086 	beq.w	80113b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80112ae:	2220      	movs	r2, #32
 80112b0:	409a      	lsls	r2, r3
 80112b2:	693b      	ldr	r3, [r7, #16]
 80112b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80112bc:	b2db      	uxtb	r3, r3
 80112be:	2b05      	cmp	r3, #5
 80112c0:	d136      	bne.n	8011330 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	681a      	ldr	r2, [r3, #0]
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	f022 0216 	bic.w	r2, r2, #22
 80112d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	695a      	ldr	r2, [r3, #20]
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80112e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d103      	bne.n	80112f2 <HAL_DMA_IRQHandler+0x1da>
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d007      	beq.n	8011302 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	681a      	ldr	r2, [r3, #0]
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	f022 0208 	bic.w	r2, r2, #8
 8011300:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011306:	223f      	movs	r2, #63	; 0x3f
 8011308:	409a      	lsls	r2, r3
 801130a:	693b      	ldr	r3, [r7, #16]
 801130c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	2200      	movs	r2, #0
 8011312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	2201      	movs	r2, #1
 801131a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011322:	2b00      	cmp	r3, #0
 8011324:	d07d      	beq.n	8011422 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801132a:	6878      	ldr	r0, [r7, #4]
 801132c:	4798      	blx	r3
        }
        return;
 801132e:	e078      	b.n	8011422 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801133a:	2b00      	cmp	r3, #0
 801133c:	d01c      	beq.n	8011378 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011348:	2b00      	cmp	r3, #0
 801134a:	d108      	bne.n	801135e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011350:	2b00      	cmp	r3, #0
 8011352:	d030      	beq.n	80113b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011358:	6878      	ldr	r0, [r7, #4]
 801135a:	4798      	blx	r3
 801135c:	e02b      	b.n	80113b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011362:	2b00      	cmp	r3, #0
 8011364:	d027      	beq.n	80113b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	4798      	blx	r3
 801136e:	e022      	b.n	80113b6 <HAL_DMA_IRQHandler+0x29e>
 8011370:	20000020 	.word	0x20000020
 8011374:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011382:	2b00      	cmp	r3, #0
 8011384:	d10f      	bne.n	80113a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	681a      	ldr	r2, [r3, #0]
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	f022 0210 	bic.w	r2, r2, #16
 8011394:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	2200      	movs	r2, #0
 801139a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2201      	movs	r2, #1
 80113a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d003      	beq.n	80113b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80113b2:	6878      	ldr	r0, [r7, #4]
 80113b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d032      	beq.n	8011424 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80113c2:	f003 0301 	and.w	r3, r3, #1
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d022      	beq.n	8011410 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2205      	movs	r2, #5
 80113ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	681a      	ldr	r2, [r3, #0]
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	f022 0201 	bic.w	r2, r2, #1
 80113e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80113e2:	68bb      	ldr	r3, [r7, #8]
 80113e4:	3301      	adds	r3, #1
 80113e6:	60bb      	str	r3, [r7, #8]
 80113e8:	697a      	ldr	r2, [r7, #20]
 80113ea:	429a      	cmp	r2, r3
 80113ec:	d307      	bcc.n	80113fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	f003 0301 	and.w	r3, r3, #1
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d1f2      	bne.n	80113e2 <HAL_DMA_IRQHandler+0x2ca>
 80113fc:	e000      	b.n	8011400 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80113fe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2200      	movs	r2, #0
 8011404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	2201      	movs	r2, #1
 801140c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011414:	2b00      	cmp	r3, #0
 8011416:	d005      	beq.n	8011424 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801141c:	6878      	ldr	r0, [r7, #4]
 801141e:	4798      	blx	r3
 8011420:	e000      	b.n	8011424 <HAL_DMA_IRQHandler+0x30c>
        return;
 8011422:	bf00      	nop
    }
  }
}
 8011424:	3718      	adds	r7, #24
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}
 801142a:	bf00      	nop

0801142c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801142c:	b480      	push	{r7}
 801142e:	b085      	sub	sp, #20
 8011430:	af00      	add	r7, sp, #0
 8011432:	60f8      	str	r0, [r7, #12]
 8011434:	60b9      	str	r1, [r7, #8]
 8011436:	607a      	str	r2, [r7, #4]
 8011438:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	681a      	ldr	r2, [r3, #0]
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011448:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	683a      	ldr	r2, [r7, #0]
 8011450:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	689b      	ldr	r3, [r3, #8]
 8011456:	2b40      	cmp	r3, #64	; 0x40
 8011458:	d108      	bne.n	801146c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	687a      	ldr	r2, [r7, #4]
 8011460:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	68ba      	ldr	r2, [r7, #8]
 8011468:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 801146a:	e007      	b.n	801147c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	68ba      	ldr	r2, [r7, #8]
 8011472:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	687a      	ldr	r2, [r7, #4]
 801147a:	60da      	str	r2, [r3, #12]
}
 801147c:	bf00      	nop
 801147e:	3714      	adds	r7, #20
 8011480:	46bd      	mov	sp, r7
 8011482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011486:	4770      	bx	lr

08011488 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8011488:	b480      	push	{r7}
 801148a:	b085      	sub	sp, #20
 801148c:	af00      	add	r7, sp, #0
 801148e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	b2db      	uxtb	r3, r3
 8011496:	3b10      	subs	r3, #16
 8011498:	4a14      	ldr	r2, [pc, #80]	; (80114ec <DMA_CalcBaseAndBitshift+0x64>)
 801149a:	fba2 2303 	umull	r2, r3, r2, r3
 801149e:	091b      	lsrs	r3, r3, #4
 80114a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80114a2:	4a13      	ldr	r2, [pc, #76]	; (80114f0 <DMA_CalcBaseAndBitshift+0x68>)
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	4413      	add	r3, r2
 80114a8:	781b      	ldrb	r3, [r3, #0]
 80114aa:	461a      	mov	r2, r3
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	2b03      	cmp	r3, #3
 80114b4:	d909      	bls.n	80114ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80114be:	f023 0303 	bic.w	r3, r3, #3
 80114c2:	1d1a      	adds	r2, r3, #4
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	659a      	str	r2, [r3, #88]	; 0x58
 80114c8:	e007      	b.n	80114da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80114d2:	f023 0303 	bic.w	r3, r3, #3
 80114d6:	687a      	ldr	r2, [r7, #4]
 80114d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80114de:	4618      	mov	r0, r3
 80114e0:	3714      	adds	r7, #20
 80114e2:	46bd      	mov	sp, r7
 80114e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e8:	4770      	bx	lr
 80114ea:	bf00      	nop
 80114ec:	aaaaaaab 	.word	0xaaaaaaab
 80114f0:	0801a68c 	.word	0x0801a68c

080114f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80114f4:	b480      	push	{r7}
 80114f6:	b085      	sub	sp, #20
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80114fc:	2300      	movs	r3, #0
 80114fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011504:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	699b      	ldr	r3, [r3, #24]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d11f      	bne.n	801154e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	2b03      	cmp	r3, #3
 8011512:	d855      	bhi.n	80115c0 <DMA_CheckFifoParam+0xcc>
 8011514:	a201      	add	r2, pc, #4	; (adr r2, 801151c <DMA_CheckFifoParam+0x28>)
 8011516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801151a:	bf00      	nop
 801151c:	0801152d 	.word	0x0801152d
 8011520:	0801153f 	.word	0x0801153f
 8011524:	0801152d 	.word	0x0801152d
 8011528:	080115c1 	.word	0x080115c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011534:	2b00      	cmp	r3, #0
 8011536:	d045      	beq.n	80115c4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8011538:	2301      	movs	r3, #1
 801153a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801153c:	e042      	b.n	80115c4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011542:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8011546:	d13f      	bne.n	80115c8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8011548:	2301      	movs	r3, #1
 801154a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801154c:	e03c      	b.n	80115c8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	699b      	ldr	r3, [r3, #24]
 8011552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011556:	d121      	bne.n	801159c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8011558:	68bb      	ldr	r3, [r7, #8]
 801155a:	2b03      	cmp	r3, #3
 801155c:	d836      	bhi.n	80115cc <DMA_CheckFifoParam+0xd8>
 801155e:	a201      	add	r2, pc, #4	; (adr r2, 8011564 <DMA_CheckFifoParam+0x70>)
 8011560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011564:	08011575 	.word	0x08011575
 8011568:	0801157b 	.word	0x0801157b
 801156c:	08011575 	.word	0x08011575
 8011570:	0801158d 	.word	0x0801158d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8011574:	2301      	movs	r3, #1
 8011576:	73fb      	strb	r3, [r7, #15]
      break;
 8011578:	e02f      	b.n	80115da <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801157e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011582:	2b00      	cmp	r3, #0
 8011584:	d024      	beq.n	80115d0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8011586:	2301      	movs	r3, #1
 8011588:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801158a:	e021      	b.n	80115d0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011590:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8011594:	d11e      	bne.n	80115d4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8011596:	2301      	movs	r3, #1
 8011598:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 801159a:	e01b      	b.n	80115d4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	2b02      	cmp	r3, #2
 80115a0:	d902      	bls.n	80115a8 <DMA_CheckFifoParam+0xb4>
 80115a2:	2b03      	cmp	r3, #3
 80115a4:	d003      	beq.n	80115ae <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80115a6:	e018      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80115a8:	2301      	movs	r3, #1
 80115aa:	73fb      	strb	r3, [r7, #15]
      break;
 80115ac:	e015      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d00e      	beq.n	80115d8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80115ba:	2301      	movs	r3, #1
 80115bc:	73fb      	strb	r3, [r7, #15]
      break;
 80115be:	e00b      	b.n	80115d8 <DMA_CheckFifoParam+0xe4>
      break;
 80115c0:	bf00      	nop
 80115c2:	e00a      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;
 80115c4:	bf00      	nop
 80115c6:	e008      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;
 80115c8:	bf00      	nop
 80115ca:	e006      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;
 80115cc:	bf00      	nop
 80115ce:	e004      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;
 80115d0:	bf00      	nop
 80115d2:	e002      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;   
 80115d4:	bf00      	nop
 80115d6:	e000      	b.n	80115da <DMA_CheckFifoParam+0xe6>
      break;
 80115d8:	bf00      	nop
    }
  } 
  
  return status; 
 80115da:	7bfb      	ldrb	r3, [r7, #15]
}
 80115dc:	4618      	mov	r0, r3
 80115de:	3714      	adds	r7, #20
 80115e0:	46bd      	mov	sp, r7
 80115e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e6:	4770      	bx	lr

080115e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80115e8:	b480      	push	{r7}
 80115ea:	b083      	sub	sp, #12
 80115ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80115ee:	2300      	movs	r3, #0
 80115f0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80115f2:	4b0b      	ldr	r3, [pc, #44]	; (8011620 <HAL_FLASH_Unlock+0x38>)
 80115f4:	691b      	ldr	r3, [r3, #16]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	da0b      	bge.n	8011612 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80115fa:	4b09      	ldr	r3, [pc, #36]	; (8011620 <HAL_FLASH_Unlock+0x38>)
 80115fc:	4a09      	ldr	r2, [pc, #36]	; (8011624 <HAL_FLASH_Unlock+0x3c>)
 80115fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8011600:	4b07      	ldr	r3, [pc, #28]	; (8011620 <HAL_FLASH_Unlock+0x38>)
 8011602:	4a09      	ldr	r2, [pc, #36]	; (8011628 <HAL_FLASH_Unlock+0x40>)
 8011604:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011606:	4b06      	ldr	r3, [pc, #24]	; (8011620 <HAL_FLASH_Unlock+0x38>)
 8011608:	691b      	ldr	r3, [r3, #16]
 801160a:	2b00      	cmp	r3, #0
 801160c:	da01      	bge.n	8011612 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801160e:	2301      	movs	r3, #1
 8011610:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8011612:	79fb      	ldrb	r3, [r7, #7]
}
 8011614:	4618      	mov	r0, r3
 8011616:	370c      	adds	r7, #12
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr
 8011620:	40023c00 	.word	0x40023c00
 8011624:	45670123 	.word	0x45670123
 8011628:	cdef89ab 	.word	0xcdef89ab

0801162c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 801162c:	b480      	push	{r7}
 801162e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8011630:	4b05      	ldr	r3, [pc, #20]	; (8011648 <HAL_FLASH_Lock+0x1c>)
 8011632:	691b      	ldr	r3, [r3, #16]
 8011634:	4a04      	ldr	r2, [pc, #16]	; (8011648 <HAL_FLASH_Lock+0x1c>)
 8011636:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801163a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801163c:	2300      	movs	r3, #0
}
 801163e:	4618      	mov	r0, r3
 8011640:	46bd      	mov	sp, r7
 8011642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011646:	4770      	bx	lr
 8011648:	40023c00 	.word	0x40023c00

0801164c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 801164c:	b580      	push	{r7, lr}
 801164e:	b084      	sub	sp, #16
 8011650:	af00      	add	r7, sp, #0
 8011652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011654:	2300      	movs	r3, #0
 8011656:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011658:	4b1a      	ldr	r3, [pc, #104]	; (80116c4 <FLASH_WaitForLastOperation+0x78>)
 801165a:	2200      	movs	r2, #0
 801165c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801165e:	f7fe fe67 	bl	8010330 <HAL_GetTick>
 8011662:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011664:	e010      	b.n	8011688 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	f1b3 3fff 	cmp.w	r3, #4294967295
 801166c:	d00c      	beq.n	8011688 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d007      	beq.n	8011684 <FLASH_WaitForLastOperation+0x38>
 8011674:	f7fe fe5c 	bl	8010330 <HAL_GetTick>
 8011678:	4602      	mov	r2, r0
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	1ad3      	subs	r3, r2, r3
 801167e:	687a      	ldr	r2, [r7, #4]
 8011680:	429a      	cmp	r2, r3
 8011682:	d201      	bcs.n	8011688 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011684:	2303      	movs	r3, #3
 8011686:	e019      	b.n	80116bc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011688:	4b0f      	ldr	r3, [pc, #60]	; (80116c8 <FLASH_WaitForLastOperation+0x7c>)
 801168a:	68db      	ldr	r3, [r3, #12]
 801168c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011690:	2b00      	cmp	r3, #0
 8011692:	d1e8      	bne.n	8011666 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011694:	4b0c      	ldr	r3, [pc, #48]	; (80116c8 <FLASH_WaitForLastOperation+0x7c>)
 8011696:	68db      	ldr	r3, [r3, #12]
 8011698:	f003 0301 	and.w	r3, r3, #1
 801169c:	2b00      	cmp	r3, #0
 801169e:	d002      	beq.n	80116a6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80116a0:	4b09      	ldr	r3, [pc, #36]	; (80116c8 <FLASH_WaitForLastOperation+0x7c>)
 80116a2:	2201      	movs	r2, #1
 80116a4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80116a6:	4b08      	ldr	r3, [pc, #32]	; (80116c8 <FLASH_WaitForLastOperation+0x7c>)
 80116a8:	68db      	ldr	r3, [r3, #12]
 80116aa:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d003      	beq.n	80116ba <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80116b2:	f000 f80b 	bl	80116cc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80116b6:	2301      	movs	r3, #1
 80116b8:	e000      	b.n	80116bc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80116ba:	2300      	movs	r3, #0
  
}  
 80116bc:	4618      	mov	r0, r3
 80116be:	3710      	adds	r7, #16
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}
 80116c4:	20000e90 	.word	0x20000e90
 80116c8:	40023c00 	.word	0x40023c00

080116cc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80116cc:	b480      	push	{r7}
 80116ce:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80116d0:	4b27      	ldr	r3, [pc, #156]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 80116d2:	68db      	ldr	r3, [r3, #12]
 80116d4:	f003 0310 	and.w	r3, r3, #16
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d008      	beq.n	80116ee <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80116dc:	4b25      	ldr	r3, [pc, #148]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 80116de:	69db      	ldr	r3, [r3, #28]
 80116e0:	f043 0310 	orr.w	r3, r3, #16
 80116e4:	4a23      	ldr	r2, [pc, #140]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 80116e6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80116e8:	4b21      	ldr	r3, [pc, #132]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 80116ea:	2210      	movs	r2, #16
 80116ec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80116ee:	4b20      	ldr	r3, [pc, #128]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 80116f0:	68db      	ldr	r3, [r3, #12]
 80116f2:	f003 0320 	and.w	r3, r3, #32
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d008      	beq.n	801170c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80116fa:	4b1e      	ldr	r3, [pc, #120]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 80116fc:	69db      	ldr	r3, [r3, #28]
 80116fe:	f043 0308 	orr.w	r3, r3, #8
 8011702:	4a1c      	ldr	r2, [pc, #112]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 8011704:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8011706:	4b1a      	ldr	r3, [pc, #104]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 8011708:	2220      	movs	r2, #32
 801170a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801170c:	4b18      	ldr	r3, [pc, #96]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 801170e:	68db      	ldr	r3, [r3, #12]
 8011710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011714:	2b00      	cmp	r3, #0
 8011716:	d008      	beq.n	801172a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011718:	4b16      	ldr	r3, [pc, #88]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 801171a:	69db      	ldr	r3, [r3, #28]
 801171c:	f043 0304 	orr.w	r3, r3, #4
 8011720:	4a14      	ldr	r2, [pc, #80]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 8011722:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8011724:	4b12      	ldr	r3, [pc, #72]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 8011726:	2240      	movs	r2, #64	; 0x40
 8011728:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801172a:	4b11      	ldr	r3, [pc, #68]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 801172c:	68db      	ldr	r3, [r3, #12]
 801172e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011732:	2b00      	cmp	r3, #0
 8011734:	d008      	beq.n	8011748 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8011736:	4b0f      	ldr	r3, [pc, #60]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 8011738:	69db      	ldr	r3, [r3, #28]
 801173a:	f043 0302 	orr.w	r3, r3, #2
 801173e:	4a0d      	ldr	r2, [pc, #52]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 8011740:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8011742:	4b0b      	ldr	r3, [pc, #44]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 8011744:	2280      	movs	r2, #128	; 0x80
 8011746:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011748:	4b09      	ldr	r3, [pc, #36]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 801174a:	68db      	ldr	r3, [r3, #12]
 801174c:	f003 0302 	and.w	r3, r3, #2
 8011750:	2b00      	cmp	r3, #0
 8011752:	d008      	beq.n	8011766 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8011754:	4b07      	ldr	r3, [pc, #28]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 8011756:	69db      	ldr	r3, [r3, #28]
 8011758:	f043 0320 	orr.w	r3, r3, #32
 801175c:	4a05      	ldr	r2, [pc, #20]	; (8011774 <FLASH_SetErrorCode+0xa8>)
 801175e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8011760:	4b03      	ldr	r3, [pc, #12]	; (8011770 <FLASH_SetErrorCode+0xa4>)
 8011762:	2202      	movs	r2, #2
 8011764:	60da      	str	r2, [r3, #12]
  }
}
 8011766:	bf00      	nop
 8011768:	46bd      	mov	sp, r7
 801176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176e:	4770      	bx	lr
 8011770:	40023c00 	.word	0x40023c00
 8011774:	20000e90 	.word	0x20000e90

08011778 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b084      	sub	sp, #16
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
 8011780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011782:	2301      	movs	r3, #1
 8011784:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8011786:	2300      	movs	r3, #0
 8011788:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801178a:	4b31      	ldr	r3, [pc, #196]	; (8011850 <HAL_FLASHEx_Erase+0xd8>)
 801178c:	7e1b      	ldrb	r3, [r3, #24]
 801178e:	2b01      	cmp	r3, #1
 8011790:	d101      	bne.n	8011796 <HAL_FLASHEx_Erase+0x1e>
 8011792:	2302      	movs	r3, #2
 8011794:	e058      	b.n	8011848 <HAL_FLASHEx_Erase+0xd0>
 8011796:	4b2e      	ldr	r3, [pc, #184]	; (8011850 <HAL_FLASHEx_Erase+0xd8>)
 8011798:	2201      	movs	r2, #1
 801179a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801179c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80117a0:	f7ff ff54 	bl	801164c <FLASH_WaitForLastOperation>
 80117a4:	4603      	mov	r3, r0
 80117a6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80117a8:	7bfb      	ldrb	r3, [r7, #15]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d148      	bne.n	8011840 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	f04f 32ff 	mov.w	r2, #4294967295
 80117b4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	2b01      	cmp	r3, #1
 80117bc:	d115      	bne.n	80117ea <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	691b      	ldr	r3, [r3, #16]
 80117c2:	b2da      	uxtb	r2, r3
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	685b      	ldr	r3, [r3, #4]
 80117c8:	4619      	mov	r1, r3
 80117ca:	4610      	mov	r0, r2
 80117cc:	f000 f844 	bl	8011858 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80117d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80117d4:	f7ff ff3a 	bl	801164c <FLASH_WaitForLastOperation>
 80117d8:	4603      	mov	r3, r0
 80117da:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80117dc:	4b1d      	ldr	r3, [pc, #116]	; (8011854 <HAL_FLASHEx_Erase+0xdc>)
 80117de:	691b      	ldr	r3, [r3, #16]
 80117e0:	4a1c      	ldr	r2, [pc, #112]	; (8011854 <HAL_FLASHEx_Erase+0xdc>)
 80117e2:	f023 0304 	bic.w	r3, r3, #4
 80117e6:	6113      	str	r3, [r2, #16]
 80117e8:	e028      	b.n	801183c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	689b      	ldr	r3, [r3, #8]
 80117ee:	60bb      	str	r3, [r7, #8]
 80117f0:	e01c      	b.n	801182c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	691b      	ldr	r3, [r3, #16]
 80117f6:	b2db      	uxtb	r3, r3
 80117f8:	4619      	mov	r1, r3
 80117fa:	68b8      	ldr	r0, [r7, #8]
 80117fc:	f000 f850 	bl	80118a0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011800:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011804:	f7ff ff22 	bl	801164c <FLASH_WaitForLastOperation>
 8011808:	4603      	mov	r3, r0
 801180a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 801180c:	4b11      	ldr	r3, [pc, #68]	; (8011854 <HAL_FLASHEx_Erase+0xdc>)
 801180e:	691b      	ldr	r3, [r3, #16]
 8011810:	4a10      	ldr	r2, [pc, #64]	; (8011854 <HAL_FLASHEx_Erase+0xdc>)
 8011812:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8011816:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8011818:	7bfb      	ldrb	r3, [r7, #15]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d003      	beq.n	8011826 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801181e:	683b      	ldr	r3, [r7, #0]
 8011820:	68ba      	ldr	r2, [r7, #8]
 8011822:	601a      	str	r2, [r3, #0]
          break;
 8011824:	e00a      	b.n	801183c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011826:	68bb      	ldr	r3, [r7, #8]
 8011828:	3301      	adds	r3, #1
 801182a:	60bb      	str	r3, [r7, #8]
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	68da      	ldr	r2, [r3, #12]
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	689b      	ldr	r3, [r3, #8]
 8011834:	4413      	add	r3, r2
 8011836:	68ba      	ldr	r2, [r7, #8]
 8011838:	429a      	cmp	r2, r3
 801183a:	d3da      	bcc.n	80117f2 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 801183c:	f000 f878 	bl	8011930 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011840:	4b03      	ldr	r3, [pc, #12]	; (8011850 <HAL_FLASHEx_Erase+0xd8>)
 8011842:	2200      	movs	r2, #0
 8011844:	761a      	strb	r2, [r3, #24]

  return status;
 8011846:	7bfb      	ldrb	r3, [r7, #15]
}
 8011848:	4618      	mov	r0, r3
 801184a:	3710      	adds	r7, #16
 801184c:	46bd      	mov	sp, r7
 801184e:	bd80      	pop	{r7, pc}
 8011850:	20000e90 	.word	0x20000e90
 8011854:	40023c00 	.word	0x40023c00

08011858 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011858:	b480      	push	{r7}
 801185a:	b083      	sub	sp, #12
 801185c:	af00      	add	r7, sp, #0
 801185e:	4603      	mov	r3, r0
 8011860:	6039      	str	r1, [r7, #0]
 8011862:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011864:	4b0d      	ldr	r3, [pc, #52]	; (801189c <FLASH_MassErase+0x44>)
 8011866:	691b      	ldr	r3, [r3, #16]
 8011868:	4a0c      	ldr	r2, [pc, #48]	; (801189c <FLASH_MassErase+0x44>)
 801186a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801186e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8011870:	4b0a      	ldr	r3, [pc, #40]	; (801189c <FLASH_MassErase+0x44>)
 8011872:	691b      	ldr	r3, [r3, #16]
 8011874:	4a09      	ldr	r2, [pc, #36]	; (801189c <FLASH_MassErase+0x44>)
 8011876:	f043 0304 	orr.w	r3, r3, #4
 801187a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 801187c:	4b07      	ldr	r3, [pc, #28]	; (801189c <FLASH_MassErase+0x44>)
 801187e:	691a      	ldr	r2, [r3, #16]
 8011880:	79fb      	ldrb	r3, [r7, #7]
 8011882:	021b      	lsls	r3, r3, #8
 8011884:	4313      	orrs	r3, r2
 8011886:	4a05      	ldr	r2, [pc, #20]	; (801189c <FLASH_MassErase+0x44>)
 8011888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801188c:	6113      	str	r3, [r2, #16]
}
 801188e:	bf00      	nop
 8011890:	370c      	adds	r7, #12
 8011892:	46bd      	mov	sp, r7
 8011894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011898:	4770      	bx	lr
 801189a:	bf00      	nop
 801189c:	40023c00 	.word	0x40023c00

080118a0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80118a0:	b480      	push	{r7}
 80118a2:	b085      	sub	sp, #20
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
 80118a8:	460b      	mov	r3, r1
 80118aa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80118ac:	2300      	movs	r3, #0
 80118ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80118b0:	78fb      	ldrb	r3, [r7, #3]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d102      	bne.n	80118bc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80118b6:	2300      	movs	r3, #0
 80118b8:	60fb      	str	r3, [r7, #12]
 80118ba:	e010      	b.n	80118de <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80118bc:	78fb      	ldrb	r3, [r7, #3]
 80118be:	2b01      	cmp	r3, #1
 80118c0:	d103      	bne.n	80118ca <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80118c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80118c6:	60fb      	str	r3, [r7, #12]
 80118c8:	e009      	b.n	80118de <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80118ca:	78fb      	ldrb	r3, [r7, #3]
 80118cc:	2b02      	cmp	r3, #2
 80118ce:	d103      	bne.n	80118d8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80118d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80118d4:	60fb      	str	r3, [r7, #12]
 80118d6:	e002      	b.n	80118de <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80118d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80118dc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80118de:	4b13      	ldr	r3, [pc, #76]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118e0:	691b      	ldr	r3, [r3, #16]
 80118e2:	4a12      	ldr	r2, [pc, #72]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80118e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80118ea:	4b10      	ldr	r3, [pc, #64]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118ec:	691a      	ldr	r2, [r3, #16]
 80118ee:	490f      	ldr	r1, [pc, #60]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	4313      	orrs	r3, r2
 80118f4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80118f6:	4b0d      	ldr	r3, [pc, #52]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118f8:	691b      	ldr	r3, [r3, #16]
 80118fa:	4a0c      	ldr	r2, [pc, #48]	; (801192c <FLASH_Erase_Sector+0x8c>)
 80118fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8011900:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8011902:	4b0a      	ldr	r3, [pc, #40]	; (801192c <FLASH_Erase_Sector+0x8c>)
 8011904:	691a      	ldr	r2, [r3, #16]
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	00db      	lsls	r3, r3, #3
 801190a:	4313      	orrs	r3, r2
 801190c:	4a07      	ldr	r2, [pc, #28]	; (801192c <FLASH_Erase_Sector+0x8c>)
 801190e:	f043 0302 	orr.w	r3, r3, #2
 8011912:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011914:	4b05      	ldr	r3, [pc, #20]	; (801192c <FLASH_Erase_Sector+0x8c>)
 8011916:	691b      	ldr	r3, [r3, #16]
 8011918:	4a04      	ldr	r2, [pc, #16]	; (801192c <FLASH_Erase_Sector+0x8c>)
 801191a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801191e:	6113      	str	r3, [r2, #16]
}
 8011920:	bf00      	nop
 8011922:	3714      	adds	r7, #20
 8011924:	46bd      	mov	sp, r7
 8011926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192a:	4770      	bx	lr
 801192c:	40023c00 	.word	0x40023c00

08011930 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011930:	b480      	push	{r7}
 8011932:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8011934:	4b20      	ldr	r3, [pc, #128]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801193c:	2b00      	cmp	r3, #0
 801193e:	d017      	beq.n	8011970 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011940:	4b1d      	ldr	r3, [pc, #116]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	4a1c      	ldr	r2, [pc, #112]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011946:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801194a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 801194c:	4b1a      	ldr	r3, [pc, #104]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	4a19      	ldr	r2, [pc, #100]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011952:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011956:	6013      	str	r3, [r2, #0]
 8011958:	4b17      	ldr	r3, [pc, #92]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	4a16      	ldr	r2, [pc, #88]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801195e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011962:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011964:	4b14      	ldr	r3, [pc, #80]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	4a13      	ldr	r2, [pc, #76]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801196a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801196e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8011970:	4b11      	ldr	r3, [pc, #68]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011978:	2b00      	cmp	r3, #0
 801197a:	d017      	beq.n	80119ac <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 801197c:	4b0e      	ldr	r3, [pc, #56]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	4a0d      	ldr	r2, [pc, #52]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011982:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011986:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011988:	4b0b      	ldr	r3, [pc, #44]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	4a0a      	ldr	r2, [pc, #40]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801198e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011992:	6013      	str	r3, [r2, #0]
 8011994:	4b08      	ldr	r3, [pc, #32]	; (80119b8 <FLASH_FlushCaches+0x88>)
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	4a07      	ldr	r2, [pc, #28]	; (80119b8 <FLASH_FlushCaches+0x88>)
 801199a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801199e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80119a0:	4b05      	ldr	r3, [pc, #20]	; (80119b8 <FLASH_FlushCaches+0x88>)
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	4a04      	ldr	r2, [pc, #16]	; (80119b8 <FLASH_FlushCaches+0x88>)
 80119a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80119aa:	6013      	str	r3, [r2, #0]
  }
}
 80119ac:	bf00      	nop
 80119ae:	46bd      	mov	sp, r7
 80119b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b4:	4770      	bx	lr
 80119b6:	bf00      	nop
 80119b8:	40023c00 	.word	0x40023c00

080119bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80119bc:	b480      	push	{r7}
 80119be:	b089      	sub	sp, #36	; 0x24
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80119c6:	2300      	movs	r3, #0
 80119c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80119ca:	2300      	movs	r3, #0
 80119cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80119ce:	2300      	movs	r3, #0
 80119d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80119d2:	2300      	movs	r3, #0
 80119d4:	61fb      	str	r3, [r7, #28]
 80119d6:	e16b      	b.n	8011cb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80119d8:	2201      	movs	r2, #1
 80119da:	69fb      	ldr	r3, [r7, #28]
 80119dc:	fa02 f303 	lsl.w	r3, r2, r3
 80119e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80119e2:	683b      	ldr	r3, [r7, #0]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	697a      	ldr	r2, [r7, #20]
 80119e8:	4013      	ands	r3, r2
 80119ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80119ec:	693a      	ldr	r2, [r7, #16]
 80119ee:	697b      	ldr	r3, [r7, #20]
 80119f0:	429a      	cmp	r2, r3
 80119f2:	f040 815a 	bne.w	8011caa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80119f6:	683b      	ldr	r3, [r7, #0]
 80119f8:	685b      	ldr	r3, [r3, #4]
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	d00b      	beq.n	8011a16 <HAL_GPIO_Init+0x5a>
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	685b      	ldr	r3, [r3, #4]
 8011a02:	2b02      	cmp	r3, #2
 8011a04:	d007      	beq.n	8011a16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011a06:	683b      	ldr	r3, [r7, #0]
 8011a08:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011a0a:	2b11      	cmp	r3, #17
 8011a0c:	d003      	beq.n	8011a16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011a0e:	683b      	ldr	r3, [r7, #0]
 8011a10:	685b      	ldr	r3, [r3, #4]
 8011a12:	2b12      	cmp	r3, #18
 8011a14:	d130      	bne.n	8011a78 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	689b      	ldr	r3, [r3, #8]
 8011a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011a1c:	69fb      	ldr	r3, [r7, #28]
 8011a1e:	005b      	lsls	r3, r3, #1
 8011a20:	2203      	movs	r2, #3
 8011a22:	fa02 f303 	lsl.w	r3, r2, r3
 8011a26:	43db      	mvns	r3, r3
 8011a28:	69ba      	ldr	r2, [r7, #24]
 8011a2a:	4013      	ands	r3, r2
 8011a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011a2e:	683b      	ldr	r3, [r7, #0]
 8011a30:	68da      	ldr	r2, [r3, #12]
 8011a32:	69fb      	ldr	r3, [r7, #28]
 8011a34:	005b      	lsls	r3, r3, #1
 8011a36:	fa02 f303 	lsl.w	r3, r2, r3
 8011a3a:	69ba      	ldr	r2, [r7, #24]
 8011a3c:	4313      	orrs	r3, r2
 8011a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	69ba      	ldr	r2, [r7, #24]
 8011a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	685b      	ldr	r3, [r3, #4]
 8011a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011a4c:	2201      	movs	r2, #1
 8011a4e:	69fb      	ldr	r3, [r7, #28]
 8011a50:	fa02 f303 	lsl.w	r3, r2, r3
 8011a54:	43db      	mvns	r3, r3
 8011a56:	69ba      	ldr	r2, [r7, #24]
 8011a58:	4013      	ands	r3, r2
 8011a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	685b      	ldr	r3, [r3, #4]
 8011a60:	091b      	lsrs	r3, r3, #4
 8011a62:	f003 0201 	and.w	r2, r3, #1
 8011a66:	69fb      	ldr	r3, [r7, #28]
 8011a68:	fa02 f303 	lsl.w	r3, r2, r3
 8011a6c:	69ba      	ldr	r2, [r7, #24]
 8011a6e:	4313      	orrs	r3, r2
 8011a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	69ba      	ldr	r2, [r7, #24]
 8011a76:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	68db      	ldr	r3, [r3, #12]
 8011a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8011a7e:	69fb      	ldr	r3, [r7, #28]
 8011a80:	005b      	lsls	r3, r3, #1
 8011a82:	2203      	movs	r2, #3
 8011a84:	fa02 f303 	lsl.w	r3, r2, r3
 8011a88:	43db      	mvns	r3, r3
 8011a8a:	69ba      	ldr	r2, [r7, #24]
 8011a8c:	4013      	ands	r3, r2
 8011a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011a90:	683b      	ldr	r3, [r7, #0]
 8011a92:	689a      	ldr	r2, [r3, #8]
 8011a94:	69fb      	ldr	r3, [r7, #28]
 8011a96:	005b      	lsls	r3, r3, #1
 8011a98:	fa02 f303 	lsl.w	r3, r2, r3
 8011a9c:	69ba      	ldr	r2, [r7, #24]
 8011a9e:	4313      	orrs	r3, r2
 8011aa0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	69ba      	ldr	r2, [r7, #24]
 8011aa6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	685b      	ldr	r3, [r3, #4]
 8011aac:	2b02      	cmp	r3, #2
 8011aae:	d003      	beq.n	8011ab8 <HAL_GPIO_Init+0xfc>
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	685b      	ldr	r3, [r3, #4]
 8011ab4:	2b12      	cmp	r3, #18
 8011ab6:	d123      	bne.n	8011b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8011ab8:	69fb      	ldr	r3, [r7, #28]
 8011aba:	08da      	lsrs	r2, r3, #3
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	3208      	adds	r2, #8
 8011ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011ac6:	69fb      	ldr	r3, [r7, #28]
 8011ac8:	f003 0307 	and.w	r3, r3, #7
 8011acc:	009b      	lsls	r3, r3, #2
 8011ace:	220f      	movs	r2, #15
 8011ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8011ad4:	43db      	mvns	r3, r3
 8011ad6:	69ba      	ldr	r2, [r7, #24]
 8011ad8:	4013      	ands	r3, r2
 8011ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	691a      	ldr	r2, [r3, #16]
 8011ae0:	69fb      	ldr	r3, [r7, #28]
 8011ae2:	f003 0307 	and.w	r3, r3, #7
 8011ae6:	009b      	lsls	r3, r3, #2
 8011ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8011aec:	69ba      	ldr	r2, [r7, #24]
 8011aee:	4313      	orrs	r3, r2
 8011af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8011af2:	69fb      	ldr	r3, [r7, #28]
 8011af4:	08da      	lsrs	r2, r3, #3
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	3208      	adds	r2, #8
 8011afa:	69b9      	ldr	r1, [r7, #24]
 8011afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011b06:	69fb      	ldr	r3, [r7, #28]
 8011b08:	005b      	lsls	r3, r3, #1
 8011b0a:	2203      	movs	r2, #3
 8011b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8011b10:	43db      	mvns	r3, r3
 8011b12:	69ba      	ldr	r2, [r7, #24]
 8011b14:	4013      	ands	r3, r2
 8011b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	685b      	ldr	r3, [r3, #4]
 8011b1c:	f003 0203 	and.w	r2, r3, #3
 8011b20:	69fb      	ldr	r3, [r7, #28]
 8011b22:	005b      	lsls	r3, r3, #1
 8011b24:	fa02 f303 	lsl.w	r3, r2, r3
 8011b28:	69ba      	ldr	r2, [r7, #24]
 8011b2a:	4313      	orrs	r3, r2
 8011b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	69ba      	ldr	r2, [r7, #24]
 8011b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011b34:	683b      	ldr	r3, [r7, #0]
 8011b36:	685b      	ldr	r3, [r3, #4]
 8011b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	f000 80b4 	beq.w	8011caa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011b42:	2300      	movs	r3, #0
 8011b44:	60fb      	str	r3, [r7, #12]
 8011b46:	4b5f      	ldr	r3, [pc, #380]	; (8011cc4 <HAL_GPIO_Init+0x308>)
 8011b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b4a:	4a5e      	ldr	r2, [pc, #376]	; (8011cc4 <HAL_GPIO_Init+0x308>)
 8011b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011b50:	6453      	str	r3, [r2, #68]	; 0x44
 8011b52:	4b5c      	ldr	r3, [pc, #368]	; (8011cc4 <HAL_GPIO_Init+0x308>)
 8011b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b5a:	60fb      	str	r3, [r7, #12]
 8011b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011b5e:	4a5a      	ldr	r2, [pc, #360]	; (8011cc8 <HAL_GPIO_Init+0x30c>)
 8011b60:	69fb      	ldr	r3, [r7, #28]
 8011b62:	089b      	lsrs	r3, r3, #2
 8011b64:	3302      	adds	r3, #2
 8011b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011b6c:	69fb      	ldr	r3, [r7, #28]
 8011b6e:	f003 0303 	and.w	r3, r3, #3
 8011b72:	009b      	lsls	r3, r3, #2
 8011b74:	220f      	movs	r2, #15
 8011b76:	fa02 f303 	lsl.w	r3, r2, r3
 8011b7a:	43db      	mvns	r3, r3
 8011b7c:	69ba      	ldr	r2, [r7, #24]
 8011b7e:	4013      	ands	r3, r2
 8011b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	4a51      	ldr	r2, [pc, #324]	; (8011ccc <HAL_GPIO_Init+0x310>)
 8011b86:	4293      	cmp	r3, r2
 8011b88:	d02b      	beq.n	8011be2 <HAL_GPIO_Init+0x226>
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	4a50      	ldr	r2, [pc, #320]	; (8011cd0 <HAL_GPIO_Init+0x314>)
 8011b8e:	4293      	cmp	r3, r2
 8011b90:	d025      	beq.n	8011bde <HAL_GPIO_Init+0x222>
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	4a4f      	ldr	r2, [pc, #316]	; (8011cd4 <HAL_GPIO_Init+0x318>)
 8011b96:	4293      	cmp	r3, r2
 8011b98:	d01f      	beq.n	8011bda <HAL_GPIO_Init+0x21e>
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	4a4e      	ldr	r2, [pc, #312]	; (8011cd8 <HAL_GPIO_Init+0x31c>)
 8011b9e:	4293      	cmp	r3, r2
 8011ba0:	d019      	beq.n	8011bd6 <HAL_GPIO_Init+0x21a>
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	4a4d      	ldr	r2, [pc, #308]	; (8011cdc <HAL_GPIO_Init+0x320>)
 8011ba6:	4293      	cmp	r3, r2
 8011ba8:	d013      	beq.n	8011bd2 <HAL_GPIO_Init+0x216>
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	4a4c      	ldr	r2, [pc, #304]	; (8011ce0 <HAL_GPIO_Init+0x324>)
 8011bae:	4293      	cmp	r3, r2
 8011bb0:	d00d      	beq.n	8011bce <HAL_GPIO_Init+0x212>
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	4a4b      	ldr	r2, [pc, #300]	; (8011ce4 <HAL_GPIO_Init+0x328>)
 8011bb6:	4293      	cmp	r3, r2
 8011bb8:	d007      	beq.n	8011bca <HAL_GPIO_Init+0x20e>
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	4a4a      	ldr	r2, [pc, #296]	; (8011ce8 <HAL_GPIO_Init+0x32c>)
 8011bbe:	4293      	cmp	r3, r2
 8011bc0:	d101      	bne.n	8011bc6 <HAL_GPIO_Init+0x20a>
 8011bc2:	2307      	movs	r3, #7
 8011bc4:	e00e      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bc6:	2308      	movs	r3, #8
 8011bc8:	e00c      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bca:	2306      	movs	r3, #6
 8011bcc:	e00a      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bce:	2305      	movs	r3, #5
 8011bd0:	e008      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bd2:	2304      	movs	r3, #4
 8011bd4:	e006      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bd6:	2303      	movs	r3, #3
 8011bd8:	e004      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bda:	2302      	movs	r3, #2
 8011bdc:	e002      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011bde:	2301      	movs	r3, #1
 8011be0:	e000      	b.n	8011be4 <HAL_GPIO_Init+0x228>
 8011be2:	2300      	movs	r3, #0
 8011be4:	69fa      	ldr	r2, [r7, #28]
 8011be6:	f002 0203 	and.w	r2, r2, #3
 8011bea:	0092      	lsls	r2, r2, #2
 8011bec:	4093      	lsls	r3, r2
 8011bee:	69ba      	ldr	r2, [r7, #24]
 8011bf0:	4313      	orrs	r3, r2
 8011bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011bf4:	4934      	ldr	r1, [pc, #208]	; (8011cc8 <HAL_GPIO_Init+0x30c>)
 8011bf6:	69fb      	ldr	r3, [r7, #28]
 8011bf8:	089b      	lsrs	r3, r3, #2
 8011bfa:	3302      	adds	r3, #2
 8011bfc:	69ba      	ldr	r2, [r7, #24]
 8011bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011c02:	4b3a      	ldr	r3, [pc, #232]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011c08:	693b      	ldr	r3, [r7, #16]
 8011c0a:	43db      	mvns	r3, r3
 8011c0c:	69ba      	ldr	r2, [r7, #24]
 8011c0e:	4013      	ands	r3, r2
 8011c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	685b      	ldr	r3, [r3, #4]
 8011c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d003      	beq.n	8011c26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8011c1e:	69ba      	ldr	r2, [r7, #24]
 8011c20:	693b      	ldr	r3, [r7, #16]
 8011c22:	4313      	orrs	r3, r2
 8011c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011c26:	4a31      	ldr	r2, [pc, #196]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c28:	69bb      	ldr	r3, [r7, #24]
 8011c2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8011c2c:	4b2f      	ldr	r3, [pc, #188]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c2e:	685b      	ldr	r3, [r3, #4]
 8011c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011c32:	693b      	ldr	r3, [r7, #16]
 8011c34:	43db      	mvns	r3, r3
 8011c36:	69ba      	ldr	r2, [r7, #24]
 8011c38:	4013      	ands	r3, r2
 8011c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8011c3c:	683b      	ldr	r3, [r7, #0]
 8011c3e:	685b      	ldr	r3, [r3, #4]
 8011c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d003      	beq.n	8011c50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8011c48:	69ba      	ldr	r2, [r7, #24]
 8011c4a:	693b      	ldr	r3, [r7, #16]
 8011c4c:	4313      	orrs	r3, r2
 8011c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8011c50:	4a26      	ldr	r2, [pc, #152]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c52:	69bb      	ldr	r3, [r7, #24]
 8011c54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011c56:	4b25      	ldr	r3, [pc, #148]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c58:	689b      	ldr	r3, [r3, #8]
 8011c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011c5c:	693b      	ldr	r3, [r7, #16]
 8011c5e:	43db      	mvns	r3, r3
 8011c60:	69ba      	ldr	r2, [r7, #24]
 8011c62:	4013      	ands	r3, r2
 8011c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	685b      	ldr	r3, [r3, #4]
 8011c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d003      	beq.n	8011c7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8011c72:	69ba      	ldr	r2, [r7, #24]
 8011c74:	693b      	ldr	r3, [r7, #16]
 8011c76:	4313      	orrs	r3, r2
 8011c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8011c7a:	4a1c      	ldr	r2, [pc, #112]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c7c:	69bb      	ldr	r3, [r7, #24]
 8011c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8011c80:	4b1a      	ldr	r3, [pc, #104]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011c82:	68db      	ldr	r3, [r3, #12]
 8011c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011c86:	693b      	ldr	r3, [r7, #16]
 8011c88:	43db      	mvns	r3, r3
 8011c8a:	69ba      	ldr	r2, [r7, #24]
 8011c8c:	4013      	ands	r3, r2
 8011c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	685b      	ldr	r3, [r3, #4]
 8011c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d003      	beq.n	8011ca4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011c9c:	69ba      	ldr	r2, [r7, #24]
 8011c9e:	693b      	ldr	r3, [r7, #16]
 8011ca0:	4313      	orrs	r3, r2
 8011ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011ca4:	4a11      	ldr	r2, [pc, #68]	; (8011cec <HAL_GPIO_Init+0x330>)
 8011ca6:	69bb      	ldr	r3, [r7, #24]
 8011ca8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011caa:	69fb      	ldr	r3, [r7, #28]
 8011cac:	3301      	adds	r3, #1
 8011cae:	61fb      	str	r3, [r7, #28]
 8011cb0:	69fb      	ldr	r3, [r7, #28]
 8011cb2:	2b0f      	cmp	r3, #15
 8011cb4:	f67f ae90 	bls.w	80119d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8011cb8:	bf00      	nop
 8011cba:	3724      	adds	r7, #36	; 0x24
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc2:	4770      	bx	lr
 8011cc4:	40023800 	.word	0x40023800
 8011cc8:	40013800 	.word	0x40013800
 8011ccc:	40020000 	.word	0x40020000
 8011cd0:	40020400 	.word	0x40020400
 8011cd4:	40020800 	.word	0x40020800
 8011cd8:	40020c00 	.word	0x40020c00
 8011cdc:	40021000 	.word	0x40021000
 8011ce0:	40021400 	.word	0x40021400
 8011ce4:	40021800 	.word	0x40021800
 8011ce8:	40021c00 	.word	0x40021c00
 8011cec:	40013c00 	.word	0x40013c00

08011cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011cf0:	b480      	push	{r7}
 8011cf2:	b083      	sub	sp, #12
 8011cf4:	af00      	add	r7, sp, #0
 8011cf6:	6078      	str	r0, [r7, #4]
 8011cf8:	460b      	mov	r3, r1
 8011cfa:	807b      	strh	r3, [r7, #2]
 8011cfc:	4613      	mov	r3, r2
 8011cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011d00:	787b      	ldrb	r3, [r7, #1]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d003      	beq.n	8011d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011d06:	887a      	ldrh	r2, [r7, #2]
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8011d0c:	e003      	b.n	8011d16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8011d0e:	887b      	ldrh	r3, [r7, #2]
 8011d10:	041a      	lsls	r2, r3, #16
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	619a      	str	r2, [r3, #24]
}
 8011d16:	bf00      	nop
 8011d18:	370c      	adds	r7, #12
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d20:	4770      	bx	lr
	...

08011d24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b082      	sub	sp, #8
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8011d2e:	4b08      	ldr	r3, [pc, #32]	; (8011d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011d30:	695a      	ldr	r2, [r3, #20]
 8011d32:	88fb      	ldrh	r3, [r7, #6]
 8011d34:	4013      	ands	r3, r2
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d006      	beq.n	8011d48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8011d3a:	4a05      	ldr	r2, [pc, #20]	; (8011d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011d3c:	88fb      	ldrh	r3, [r7, #6]
 8011d3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011d40:	88fb      	ldrh	r3, [r7, #6]
 8011d42:	4618      	mov	r0, r3
 8011d44:	f7fe f940 	bl	800ffc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8011d48:	bf00      	nop
 8011d4a:	3708      	adds	r7, #8
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}
 8011d50:	40013c00 	.word	0x40013c00

08011d54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b086      	sub	sp, #24
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d101      	bne.n	8011d66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8011d62:	2301      	movs	r3, #1
 8011d64:	e25b      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	f003 0301 	and.w	r3, r3, #1
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d075      	beq.n	8011e5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011d72:	4ba3      	ldr	r3, [pc, #652]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011d74:	689b      	ldr	r3, [r3, #8]
 8011d76:	f003 030c 	and.w	r3, r3, #12
 8011d7a:	2b04      	cmp	r3, #4
 8011d7c:	d00c      	beq.n	8011d98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011d7e:	4ba0      	ldr	r3, [pc, #640]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011d80:	689b      	ldr	r3, [r3, #8]
 8011d82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011d86:	2b08      	cmp	r3, #8
 8011d88:	d112      	bne.n	8011db0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011d8a:	4b9d      	ldr	r3, [pc, #628]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011d92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011d96:	d10b      	bne.n	8011db0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011d98:	4b99      	ldr	r3, [pc, #612]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d05b      	beq.n	8011e5c <HAL_RCC_OscConfig+0x108>
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	685b      	ldr	r3, [r3, #4]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d157      	bne.n	8011e5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8011dac:	2301      	movs	r3, #1
 8011dae:	e236      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	685b      	ldr	r3, [r3, #4]
 8011db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011db8:	d106      	bne.n	8011dc8 <HAL_RCC_OscConfig+0x74>
 8011dba:	4b91      	ldr	r3, [pc, #580]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	4a90      	ldr	r2, [pc, #576]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011dc4:	6013      	str	r3, [r2, #0]
 8011dc6:	e01d      	b.n	8011e04 <HAL_RCC_OscConfig+0xb0>
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	685b      	ldr	r3, [r3, #4]
 8011dcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011dd0:	d10c      	bne.n	8011dec <HAL_RCC_OscConfig+0x98>
 8011dd2:	4b8b      	ldr	r3, [pc, #556]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	4a8a      	ldr	r2, [pc, #552]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011ddc:	6013      	str	r3, [r2, #0]
 8011dde:	4b88      	ldr	r3, [pc, #544]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	4a87      	ldr	r2, [pc, #540]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011de8:	6013      	str	r3, [r2, #0]
 8011dea:	e00b      	b.n	8011e04 <HAL_RCC_OscConfig+0xb0>
 8011dec:	4b84      	ldr	r3, [pc, #528]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	4a83      	ldr	r2, [pc, #524]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011df6:	6013      	str	r3, [r2, #0]
 8011df8:	4b81      	ldr	r3, [pc, #516]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	4a80      	ldr	r2, [pc, #512]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	685b      	ldr	r3, [r3, #4]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d013      	beq.n	8011e34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011e0c:	f7fe fa90 	bl	8010330 <HAL_GetTick>
 8011e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011e12:	e008      	b.n	8011e26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011e14:	f7fe fa8c 	bl	8010330 <HAL_GetTick>
 8011e18:	4602      	mov	r2, r0
 8011e1a:	693b      	ldr	r3, [r7, #16]
 8011e1c:	1ad3      	subs	r3, r2, r3
 8011e1e:	2b64      	cmp	r3, #100	; 0x64
 8011e20:	d901      	bls.n	8011e26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8011e22:	2303      	movs	r3, #3
 8011e24:	e1fb      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011e26:	4b76      	ldr	r3, [pc, #472]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d0f0      	beq.n	8011e14 <HAL_RCC_OscConfig+0xc0>
 8011e32:	e014      	b.n	8011e5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011e34:	f7fe fa7c 	bl	8010330 <HAL_GetTick>
 8011e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011e3a:	e008      	b.n	8011e4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011e3c:	f7fe fa78 	bl	8010330 <HAL_GetTick>
 8011e40:	4602      	mov	r2, r0
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	1ad3      	subs	r3, r2, r3
 8011e46:	2b64      	cmp	r3, #100	; 0x64
 8011e48:	d901      	bls.n	8011e4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011e4a:	2303      	movs	r3, #3
 8011e4c:	e1e7      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011e4e:	4b6c      	ldr	r3, [pc, #432]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d1f0      	bne.n	8011e3c <HAL_RCC_OscConfig+0xe8>
 8011e5a:	e000      	b.n	8011e5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	f003 0302 	and.w	r3, r3, #2
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d063      	beq.n	8011f32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011e6a:	4b65      	ldr	r3, [pc, #404]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e6c:	689b      	ldr	r3, [r3, #8]
 8011e6e:	f003 030c 	and.w	r3, r3, #12
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d00b      	beq.n	8011e8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011e76:	4b62      	ldr	r3, [pc, #392]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e78:	689b      	ldr	r3, [r3, #8]
 8011e7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011e7e:	2b08      	cmp	r3, #8
 8011e80:	d11c      	bne.n	8011ebc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011e82:	4b5f      	ldr	r3, [pc, #380]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e84:	685b      	ldr	r3, [r3, #4]
 8011e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d116      	bne.n	8011ebc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011e8e:	4b5c      	ldr	r3, [pc, #368]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	f003 0302 	and.w	r3, r3, #2
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d005      	beq.n	8011ea6 <HAL_RCC_OscConfig+0x152>
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	68db      	ldr	r3, [r3, #12]
 8011e9e:	2b01      	cmp	r3, #1
 8011ea0:	d001      	beq.n	8011ea6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8011ea2:	2301      	movs	r3, #1
 8011ea4:	e1bb      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011ea6:	4b56      	ldr	r3, [pc, #344]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	691b      	ldr	r3, [r3, #16]
 8011eb2:	00db      	lsls	r3, r3, #3
 8011eb4:	4952      	ldr	r1, [pc, #328]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011eb6:	4313      	orrs	r3, r2
 8011eb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011eba:	e03a      	b.n	8011f32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	68db      	ldr	r3, [r3, #12]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d020      	beq.n	8011f06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011ec4:	4b4f      	ldr	r3, [pc, #316]	; (8012004 <HAL_RCC_OscConfig+0x2b0>)
 8011ec6:	2201      	movs	r2, #1
 8011ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011eca:	f7fe fa31 	bl	8010330 <HAL_GetTick>
 8011ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011ed0:	e008      	b.n	8011ee4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011ed2:	f7fe fa2d 	bl	8010330 <HAL_GetTick>
 8011ed6:	4602      	mov	r2, r0
 8011ed8:	693b      	ldr	r3, [r7, #16]
 8011eda:	1ad3      	subs	r3, r2, r3
 8011edc:	2b02      	cmp	r3, #2
 8011ede:	d901      	bls.n	8011ee4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8011ee0:	2303      	movs	r3, #3
 8011ee2:	e19c      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011ee4:	4b46      	ldr	r3, [pc, #280]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f003 0302 	and.w	r3, r3, #2
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d0f0      	beq.n	8011ed2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011ef0:	4b43      	ldr	r3, [pc, #268]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	691b      	ldr	r3, [r3, #16]
 8011efc:	00db      	lsls	r3, r3, #3
 8011efe:	4940      	ldr	r1, [pc, #256]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011f00:	4313      	orrs	r3, r2
 8011f02:	600b      	str	r3, [r1, #0]
 8011f04:	e015      	b.n	8011f32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011f06:	4b3f      	ldr	r3, [pc, #252]	; (8012004 <HAL_RCC_OscConfig+0x2b0>)
 8011f08:	2200      	movs	r2, #0
 8011f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011f0c:	f7fe fa10 	bl	8010330 <HAL_GetTick>
 8011f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011f12:	e008      	b.n	8011f26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011f14:	f7fe fa0c 	bl	8010330 <HAL_GetTick>
 8011f18:	4602      	mov	r2, r0
 8011f1a:	693b      	ldr	r3, [r7, #16]
 8011f1c:	1ad3      	subs	r3, r2, r3
 8011f1e:	2b02      	cmp	r3, #2
 8011f20:	d901      	bls.n	8011f26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8011f22:	2303      	movs	r3, #3
 8011f24:	e17b      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011f26:	4b36      	ldr	r3, [pc, #216]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	f003 0302 	and.w	r3, r3, #2
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d1f0      	bne.n	8011f14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	f003 0308 	and.w	r3, r3, #8
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d030      	beq.n	8011fa0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	695b      	ldr	r3, [r3, #20]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d016      	beq.n	8011f74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011f46:	4b30      	ldr	r3, [pc, #192]	; (8012008 <HAL_RCC_OscConfig+0x2b4>)
 8011f48:	2201      	movs	r2, #1
 8011f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011f4c:	f7fe f9f0 	bl	8010330 <HAL_GetTick>
 8011f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011f52:	e008      	b.n	8011f66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011f54:	f7fe f9ec 	bl	8010330 <HAL_GetTick>
 8011f58:	4602      	mov	r2, r0
 8011f5a:	693b      	ldr	r3, [r7, #16]
 8011f5c:	1ad3      	subs	r3, r2, r3
 8011f5e:	2b02      	cmp	r3, #2
 8011f60:	d901      	bls.n	8011f66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8011f62:	2303      	movs	r3, #3
 8011f64:	e15b      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011f66:	4b26      	ldr	r3, [pc, #152]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f6a:	f003 0302 	and.w	r3, r3, #2
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d0f0      	beq.n	8011f54 <HAL_RCC_OscConfig+0x200>
 8011f72:	e015      	b.n	8011fa0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011f74:	4b24      	ldr	r3, [pc, #144]	; (8012008 <HAL_RCC_OscConfig+0x2b4>)
 8011f76:	2200      	movs	r2, #0
 8011f78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011f7a:	f7fe f9d9 	bl	8010330 <HAL_GetTick>
 8011f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011f80:	e008      	b.n	8011f94 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011f82:	f7fe f9d5 	bl	8010330 <HAL_GetTick>
 8011f86:	4602      	mov	r2, r0
 8011f88:	693b      	ldr	r3, [r7, #16]
 8011f8a:	1ad3      	subs	r3, r2, r3
 8011f8c:	2b02      	cmp	r3, #2
 8011f8e:	d901      	bls.n	8011f94 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8011f90:	2303      	movs	r3, #3
 8011f92:	e144      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011f94:	4b1a      	ldr	r3, [pc, #104]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f98:	f003 0302 	and.w	r3, r3, #2
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d1f0      	bne.n	8011f82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	f003 0304 	and.w	r3, r3, #4
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	f000 80a0 	beq.w	80120ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011fb2:	4b13      	ldr	r3, [pc, #76]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d10f      	bne.n	8011fde <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	60bb      	str	r3, [r7, #8]
 8011fc2:	4b0f      	ldr	r3, [pc, #60]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fc6:	4a0e      	ldr	r2, [pc, #56]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8011fce:	4b0c      	ldr	r3, [pc, #48]	; (8012000 <HAL_RCC_OscConfig+0x2ac>)
 8011fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011fd6:	60bb      	str	r3, [r7, #8]
 8011fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011fda:	2301      	movs	r3, #1
 8011fdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011fde:	4b0b      	ldr	r3, [pc, #44]	; (801200c <HAL_RCC_OscConfig+0x2b8>)
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d121      	bne.n	801202e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011fea:	4b08      	ldr	r3, [pc, #32]	; (801200c <HAL_RCC_OscConfig+0x2b8>)
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	4a07      	ldr	r2, [pc, #28]	; (801200c <HAL_RCC_OscConfig+0x2b8>)
 8011ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011ff6:	f7fe f99b 	bl	8010330 <HAL_GetTick>
 8011ffa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011ffc:	e011      	b.n	8012022 <HAL_RCC_OscConfig+0x2ce>
 8011ffe:	bf00      	nop
 8012000:	40023800 	.word	0x40023800
 8012004:	42470000 	.word	0x42470000
 8012008:	42470e80 	.word	0x42470e80
 801200c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012010:	f7fe f98e 	bl	8010330 <HAL_GetTick>
 8012014:	4602      	mov	r2, r0
 8012016:	693b      	ldr	r3, [r7, #16]
 8012018:	1ad3      	subs	r3, r2, r3
 801201a:	2b02      	cmp	r3, #2
 801201c:	d901      	bls.n	8012022 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 801201e:	2303      	movs	r3, #3
 8012020:	e0fd      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012022:	4b81      	ldr	r3, [pc, #516]	; (8012228 <HAL_RCC_OscConfig+0x4d4>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801202a:	2b00      	cmp	r3, #0
 801202c:	d0f0      	beq.n	8012010 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	689b      	ldr	r3, [r3, #8]
 8012032:	2b01      	cmp	r3, #1
 8012034:	d106      	bne.n	8012044 <HAL_RCC_OscConfig+0x2f0>
 8012036:	4b7d      	ldr	r3, [pc, #500]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801203a:	4a7c      	ldr	r2, [pc, #496]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801203c:	f043 0301 	orr.w	r3, r3, #1
 8012040:	6713      	str	r3, [r2, #112]	; 0x70
 8012042:	e01c      	b.n	801207e <HAL_RCC_OscConfig+0x32a>
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	689b      	ldr	r3, [r3, #8]
 8012048:	2b05      	cmp	r3, #5
 801204a:	d10c      	bne.n	8012066 <HAL_RCC_OscConfig+0x312>
 801204c:	4b77      	ldr	r3, [pc, #476]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801204e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012050:	4a76      	ldr	r2, [pc, #472]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012052:	f043 0304 	orr.w	r3, r3, #4
 8012056:	6713      	str	r3, [r2, #112]	; 0x70
 8012058:	4b74      	ldr	r3, [pc, #464]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801205a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801205c:	4a73      	ldr	r2, [pc, #460]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801205e:	f043 0301 	orr.w	r3, r3, #1
 8012062:	6713      	str	r3, [r2, #112]	; 0x70
 8012064:	e00b      	b.n	801207e <HAL_RCC_OscConfig+0x32a>
 8012066:	4b71      	ldr	r3, [pc, #452]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801206a:	4a70      	ldr	r2, [pc, #448]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801206c:	f023 0301 	bic.w	r3, r3, #1
 8012070:	6713      	str	r3, [r2, #112]	; 0x70
 8012072:	4b6e      	ldr	r3, [pc, #440]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012076:	4a6d      	ldr	r2, [pc, #436]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012078:	f023 0304 	bic.w	r3, r3, #4
 801207c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	689b      	ldr	r3, [r3, #8]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d015      	beq.n	80120b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012086:	f7fe f953 	bl	8010330 <HAL_GetTick>
 801208a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801208c:	e00a      	b.n	80120a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801208e:	f7fe f94f 	bl	8010330 <HAL_GetTick>
 8012092:	4602      	mov	r2, r0
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	1ad3      	subs	r3, r2, r3
 8012098:	f241 3288 	movw	r2, #5000	; 0x1388
 801209c:	4293      	cmp	r3, r2
 801209e:	d901      	bls.n	80120a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80120a0:	2303      	movs	r3, #3
 80120a2:	e0bc      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80120a4:	4b61      	ldr	r3, [pc, #388]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80120a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120a8:	f003 0302 	and.w	r3, r3, #2
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d0ee      	beq.n	801208e <HAL_RCC_OscConfig+0x33a>
 80120b0:	e014      	b.n	80120dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80120b2:	f7fe f93d 	bl	8010330 <HAL_GetTick>
 80120b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80120b8:	e00a      	b.n	80120d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80120ba:	f7fe f939 	bl	8010330 <HAL_GetTick>
 80120be:	4602      	mov	r2, r0
 80120c0:	693b      	ldr	r3, [r7, #16]
 80120c2:	1ad3      	subs	r3, r2, r3
 80120c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80120c8:	4293      	cmp	r3, r2
 80120ca:	d901      	bls.n	80120d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80120cc:	2303      	movs	r3, #3
 80120ce:	e0a6      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80120d0:	4b56      	ldr	r3, [pc, #344]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80120d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120d4:	f003 0302 	and.w	r3, r3, #2
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d1ee      	bne.n	80120ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80120dc:	7dfb      	ldrb	r3, [r7, #23]
 80120de:	2b01      	cmp	r3, #1
 80120e0:	d105      	bne.n	80120ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80120e2:	4b52      	ldr	r3, [pc, #328]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80120e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80120e6:	4a51      	ldr	r2, [pc, #324]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80120e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80120ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	699b      	ldr	r3, [r3, #24]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	f000 8092 	beq.w	801221c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80120f8:	4b4c      	ldr	r3, [pc, #304]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80120fa:	689b      	ldr	r3, [r3, #8]
 80120fc:	f003 030c 	and.w	r3, r3, #12
 8012100:	2b08      	cmp	r3, #8
 8012102:	d05c      	beq.n	80121be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	699b      	ldr	r3, [r3, #24]
 8012108:	2b02      	cmp	r3, #2
 801210a:	d141      	bne.n	8012190 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801210c:	4b48      	ldr	r3, [pc, #288]	; (8012230 <HAL_RCC_OscConfig+0x4dc>)
 801210e:	2200      	movs	r2, #0
 8012110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012112:	f7fe f90d 	bl	8010330 <HAL_GetTick>
 8012116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012118:	e008      	b.n	801212c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801211a:	f7fe f909 	bl	8010330 <HAL_GetTick>
 801211e:	4602      	mov	r2, r0
 8012120:	693b      	ldr	r3, [r7, #16]
 8012122:	1ad3      	subs	r3, r2, r3
 8012124:	2b02      	cmp	r3, #2
 8012126:	d901      	bls.n	801212c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8012128:	2303      	movs	r3, #3
 801212a:	e078      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801212c:	4b3f      	ldr	r3, [pc, #252]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012134:	2b00      	cmp	r3, #0
 8012136:	d1f0      	bne.n	801211a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	69da      	ldr	r2, [r3, #28]
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	6a1b      	ldr	r3, [r3, #32]
 8012140:	431a      	orrs	r2, r3
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012146:	019b      	lsls	r3, r3, #6
 8012148:	431a      	orrs	r2, r3
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801214e:	085b      	lsrs	r3, r3, #1
 8012150:	3b01      	subs	r3, #1
 8012152:	041b      	lsls	r3, r3, #16
 8012154:	431a      	orrs	r2, r3
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801215a:	061b      	lsls	r3, r3, #24
 801215c:	4933      	ldr	r1, [pc, #204]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 801215e:	4313      	orrs	r3, r2
 8012160:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012162:	4b33      	ldr	r3, [pc, #204]	; (8012230 <HAL_RCC_OscConfig+0x4dc>)
 8012164:	2201      	movs	r2, #1
 8012166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012168:	f7fe f8e2 	bl	8010330 <HAL_GetTick>
 801216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801216e:	e008      	b.n	8012182 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012170:	f7fe f8de 	bl	8010330 <HAL_GetTick>
 8012174:	4602      	mov	r2, r0
 8012176:	693b      	ldr	r3, [r7, #16]
 8012178:	1ad3      	subs	r3, r2, r3
 801217a:	2b02      	cmp	r3, #2
 801217c:	d901      	bls.n	8012182 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 801217e:	2303      	movs	r3, #3
 8012180:	e04d      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012182:	4b2a      	ldr	r3, [pc, #168]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801218a:	2b00      	cmp	r3, #0
 801218c:	d0f0      	beq.n	8012170 <HAL_RCC_OscConfig+0x41c>
 801218e:	e045      	b.n	801221c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012190:	4b27      	ldr	r3, [pc, #156]	; (8012230 <HAL_RCC_OscConfig+0x4dc>)
 8012192:	2200      	movs	r2, #0
 8012194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012196:	f7fe f8cb 	bl	8010330 <HAL_GetTick>
 801219a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801219c:	e008      	b.n	80121b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801219e:	f7fe f8c7 	bl	8010330 <HAL_GetTick>
 80121a2:	4602      	mov	r2, r0
 80121a4:	693b      	ldr	r3, [r7, #16]
 80121a6:	1ad3      	subs	r3, r2, r3
 80121a8:	2b02      	cmp	r3, #2
 80121aa:	d901      	bls.n	80121b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80121ac:	2303      	movs	r3, #3
 80121ae:	e036      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80121b0:	4b1e      	ldr	r3, [pc, #120]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d1f0      	bne.n	801219e <HAL_RCC_OscConfig+0x44a>
 80121bc:	e02e      	b.n	801221c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	699b      	ldr	r3, [r3, #24]
 80121c2:	2b01      	cmp	r3, #1
 80121c4:	d101      	bne.n	80121ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80121c6:	2301      	movs	r3, #1
 80121c8:	e029      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80121ca:	4b18      	ldr	r3, [pc, #96]	; (801222c <HAL_RCC_OscConfig+0x4d8>)
 80121cc:	685b      	ldr	r3, [r3, #4]
 80121ce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	69db      	ldr	r3, [r3, #28]
 80121da:	429a      	cmp	r2, r3
 80121dc:	d11c      	bne.n	8012218 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80121e8:	429a      	cmp	r2, r3
 80121ea:	d115      	bne.n	8012218 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80121f2:	4013      	ands	r3, r2
 80121f4:	687a      	ldr	r2, [r7, #4]
 80121f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80121f8:	4293      	cmp	r3, r2
 80121fa:	d10d      	bne.n	8012218 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8012206:	429a      	cmp	r2, r3
 8012208:	d106      	bne.n	8012218 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8012214:	429a      	cmp	r2, r3
 8012216:	d001      	beq.n	801221c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8012218:	2301      	movs	r3, #1
 801221a:	e000      	b.n	801221e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 801221c:	2300      	movs	r3, #0
}
 801221e:	4618      	mov	r0, r3
 8012220:	3718      	adds	r7, #24
 8012222:	46bd      	mov	sp, r7
 8012224:	bd80      	pop	{r7, pc}
 8012226:	bf00      	nop
 8012228:	40007000 	.word	0x40007000
 801222c:	40023800 	.word	0x40023800
 8012230:	42470060 	.word	0x42470060

08012234 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012234:	b580      	push	{r7, lr}
 8012236:	b084      	sub	sp, #16
 8012238:	af00      	add	r7, sp, #0
 801223a:	6078      	str	r0, [r7, #4]
 801223c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d101      	bne.n	8012248 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8012244:	2301      	movs	r3, #1
 8012246:	e0cc      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012248:	4b68      	ldr	r3, [pc, #416]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	f003 030f 	and.w	r3, r3, #15
 8012250:	683a      	ldr	r2, [r7, #0]
 8012252:	429a      	cmp	r2, r3
 8012254:	d90c      	bls.n	8012270 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012256:	4b65      	ldr	r3, [pc, #404]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 8012258:	683a      	ldr	r2, [r7, #0]
 801225a:	b2d2      	uxtb	r2, r2
 801225c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801225e:	4b63      	ldr	r3, [pc, #396]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	f003 030f 	and.w	r3, r3, #15
 8012266:	683a      	ldr	r2, [r7, #0]
 8012268:	429a      	cmp	r2, r3
 801226a:	d001      	beq.n	8012270 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801226c:	2301      	movs	r3, #1
 801226e:	e0b8      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	f003 0302 	and.w	r3, r3, #2
 8012278:	2b00      	cmp	r3, #0
 801227a:	d020      	beq.n	80122be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	f003 0304 	and.w	r3, r3, #4
 8012284:	2b00      	cmp	r3, #0
 8012286:	d005      	beq.n	8012294 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012288:	4b59      	ldr	r3, [pc, #356]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 801228a:	689b      	ldr	r3, [r3, #8]
 801228c:	4a58      	ldr	r2, [pc, #352]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 801228e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8012292:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	f003 0308 	and.w	r3, r3, #8
 801229c:	2b00      	cmp	r3, #0
 801229e:	d005      	beq.n	80122ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80122a0:	4b53      	ldr	r3, [pc, #332]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122a2:	689b      	ldr	r3, [r3, #8]
 80122a4:	4a52      	ldr	r2, [pc, #328]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80122aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80122ac:	4b50      	ldr	r3, [pc, #320]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122ae:	689b      	ldr	r3, [r3, #8]
 80122b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	689b      	ldr	r3, [r3, #8]
 80122b8:	494d      	ldr	r1, [pc, #308]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122ba:	4313      	orrs	r3, r2
 80122bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	f003 0301 	and.w	r3, r3, #1
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d044      	beq.n	8012354 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	685b      	ldr	r3, [r3, #4]
 80122ce:	2b01      	cmp	r3, #1
 80122d0:	d107      	bne.n	80122e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80122d2:	4b47      	ldr	r3, [pc, #284]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d119      	bne.n	8012312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80122de:	2301      	movs	r3, #1
 80122e0:	e07f      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	685b      	ldr	r3, [r3, #4]
 80122e6:	2b02      	cmp	r3, #2
 80122e8:	d003      	beq.n	80122f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80122ee:	2b03      	cmp	r3, #3
 80122f0:	d107      	bne.n	8012302 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80122f2:	4b3f      	ldr	r3, [pc, #252]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d109      	bne.n	8012312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80122fe:	2301      	movs	r3, #1
 8012300:	e06f      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012302:	4b3b      	ldr	r3, [pc, #236]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	f003 0302 	and.w	r3, r3, #2
 801230a:	2b00      	cmp	r3, #0
 801230c:	d101      	bne.n	8012312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801230e:	2301      	movs	r3, #1
 8012310:	e067      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8012312:	4b37      	ldr	r3, [pc, #220]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 8012314:	689b      	ldr	r3, [r3, #8]
 8012316:	f023 0203 	bic.w	r2, r3, #3
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	685b      	ldr	r3, [r3, #4]
 801231e:	4934      	ldr	r1, [pc, #208]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 8012320:	4313      	orrs	r3, r2
 8012322:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8012324:	f7fe f804 	bl	8010330 <HAL_GetTick>
 8012328:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801232a:	e00a      	b.n	8012342 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801232c:	f7fe f800 	bl	8010330 <HAL_GetTick>
 8012330:	4602      	mov	r2, r0
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	1ad3      	subs	r3, r2, r3
 8012336:	f241 3288 	movw	r2, #5000	; 0x1388
 801233a:	4293      	cmp	r3, r2
 801233c:	d901      	bls.n	8012342 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801233e:	2303      	movs	r3, #3
 8012340:	e04f      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012342:	4b2b      	ldr	r3, [pc, #172]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 8012344:	689b      	ldr	r3, [r3, #8]
 8012346:	f003 020c 	and.w	r2, r3, #12
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	685b      	ldr	r3, [r3, #4]
 801234e:	009b      	lsls	r3, r3, #2
 8012350:	429a      	cmp	r2, r3
 8012352:	d1eb      	bne.n	801232c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012354:	4b25      	ldr	r3, [pc, #148]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	f003 030f 	and.w	r3, r3, #15
 801235c:	683a      	ldr	r2, [r7, #0]
 801235e:	429a      	cmp	r2, r3
 8012360:	d20c      	bcs.n	801237c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012362:	4b22      	ldr	r3, [pc, #136]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 8012364:	683a      	ldr	r2, [r7, #0]
 8012366:	b2d2      	uxtb	r2, r2
 8012368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801236a:	4b20      	ldr	r3, [pc, #128]	; (80123ec <HAL_RCC_ClockConfig+0x1b8>)
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	f003 030f 	and.w	r3, r3, #15
 8012372:	683a      	ldr	r2, [r7, #0]
 8012374:	429a      	cmp	r2, r3
 8012376:	d001      	beq.n	801237c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012378:	2301      	movs	r3, #1
 801237a:	e032      	b.n	80123e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	f003 0304 	and.w	r3, r3, #4
 8012384:	2b00      	cmp	r3, #0
 8012386:	d008      	beq.n	801239a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012388:	4b19      	ldr	r3, [pc, #100]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 801238a:	689b      	ldr	r3, [r3, #8]
 801238c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	68db      	ldr	r3, [r3, #12]
 8012394:	4916      	ldr	r1, [pc, #88]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 8012396:	4313      	orrs	r3, r2
 8012398:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	f003 0308 	and.w	r3, r3, #8
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d009      	beq.n	80123ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80123a6:	4b12      	ldr	r3, [pc, #72]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80123a8:	689b      	ldr	r3, [r3, #8]
 80123aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	691b      	ldr	r3, [r3, #16]
 80123b2:	00db      	lsls	r3, r3, #3
 80123b4:	490e      	ldr	r1, [pc, #56]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80123b6:	4313      	orrs	r3, r2
 80123b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80123ba:	f000 f821 	bl	8012400 <HAL_RCC_GetSysClockFreq>
 80123be:	4601      	mov	r1, r0
 80123c0:	4b0b      	ldr	r3, [pc, #44]	; (80123f0 <HAL_RCC_ClockConfig+0x1bc>)
 80123c2:	689b      	ldr	r3, [r3, #8]
 80123c4:	091b      	lsrs	r3, r3, #4
 80123c6:	f003 030f 	and.w	r3, r3, #15
 80123ca:	4a0a      	ldr	r2, [pc, #40]	; (80123f4 <HAL_RCC_ClockConfig+0x1c0>)
 80123cc:	5cd3      	ldrb	r3, [r2, r3]
 80123ce:	fa21 f303 	lsr.w	r3, r1, r3
 80123d2:	4a09      	ldr	r2, [pc, #36]	; (80123f8 <HAL_RCC_ClockConfig+0x1c4>)
 80123d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80123d6:	4b09      	ldr	r3, [pc, #36]	; (80123fc <HAL_RCC_ClockConfig+0x1c8>)
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	4618      	mov	r0, r3
 80123dc:	f7fd ff64 	bl	80102a8 <HAL_InitTick>

  return HAL_OK;
 80123e0:	2300      	movs	r3, #0
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	3710      	adds	r7, #16
 80123e6:	46bd      	mov	sp, r7
 80123e8:	bd80      	pop	{r7, pc}
 80123ea:	bf00      	nop
 80123ec:	40023c00 	.word	0x40023c00
 80123f0:	40023800 	.word	0x40023800
 80123f4:	0801a66c 	.word	0x0801a66c
 80123f8:	20000020 	.word	0x20000020
 80123fc:	20000024 	.word	0x20000024

08012400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8012400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012402:	b085      	sub	sp, #20
 8012404:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8012406:	2300      	movs	r3, #0
 8012408:	607b      	str	r3, [r7, #4]
 801240a:	2300      	movs	r3, #0
 801240c:	60fb      	str	r3, [r7, #12]
 801240e:	2300      	movs	r3, #0
 8012410:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8012412:	2300      	movs	r3, #0
 8012414:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8012416:	4b63      	ldr	r3, [pc, #396]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012418:	689b      	ldr	r3, [r3, #8]
 801241a:	f003 030c 	and.w	r3, r3, #12
 801241e:	2b04      	cmp	r3, #4
 8012420:	d007      	beq.n	8012432 <HAL_RCC_GetSysClockFreq+0x32>
 8012422:	2b08      	cmp	r3, #8
 8012424:	d008      	beq.n	8012438 <HAL_RCC_GetSysClockFreq+0x38>
 8012426:	2b00      	cmp	r3, #0
 8012428:	f040 80b4 	bne.w	8012594 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 801242c:	4b5e      	ldr	r3, [pc, #376]	; (80125a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 801242e:	60bb      	str	r3, [r7, #8]
       break;
 8012430:	e0b3      	b.n	801259a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8012432:	4b5e      	ldr	r3, [pc, #376]	; (80125ac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8012434:	60bb      	str	r3, [r7, #8]
      break;
 8012436:	e0b0      	b.n	801259a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012438:	4b5a      	ldr	r3, [pc, #360]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801243a:	685b      	ldr	r3, [r3, #4]
 801243c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012440:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8012442:	4b58      	ldr	r3, [pc, #352]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012444:	685b      	ldr	r3, [r3, #4]
 8012446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801244a:	2b00      	cmp	r3, #0
 801244c:	d04a      	beq.n	80124e4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801244e:	4b55      	ldr	r3, [pc, #340]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012450:	685b      	ldr	r3, [r3, #4]
 8012452:	099b      	lsrs	r3, r3, #6
 8012454:	f04f 0400 	mov.w	r4, #0
 8012458:	f240 11ff 	movw	r1, #511	; 0x1ff
 801245c:	f04f 0200 	mov.w	r2, #0
 8012460:	ea03 0501 	and.w	r5, r3, r1
 8012464:	ea04 0602 	and.w	r6, r4, r2
 8012468:	4629      	mov	r1, r5
 801246a:	4632      	mov	r2, r6
 801246c:	f04f 0300 	mov.w	r3, #0
 8012470:	f04f 0400 	mov.w	r4, #0
 8012474:	0154      	lsls	r4, r2, #5
 8012476:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 801247a:	014b      	lsls	r3, r1, #5
 801247c:	4619      	mov	r1, r3
 801247e:	4622      	mov	r2, r4
 8012480:	1b49      	subs	r1, r1, r5
 8012482:	eb62 0206 	sbc.w	r2, r2, r6
 8012486:	f04f 0300 	mov.w	r3, #0
 801248a:	f04f 0400 	mov.w	r4, #0
 801248e:	0194      	lsls	r4, r2, #6
 8012490:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012494:	018b      	lsls	r3, r1, #6
 8012496:	1a5b      	subs	r3, r3, r1
 8012498:	eb64 0402 	sbc.w	r4, r4, r2
 801249c:	f04f 0100 	mov.w	r1, #0
 80124a0:	f04f 0200 	mov.w	r2, #0
 80124a4:	00e2      	lsls	r2, r4, #3
 80124a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80124aa:	00d9      	lsls	r1, r3, #3
 80124ac:	460b      	mov	r3, r1
 80124ae:	4614      	mov	r4, r2
 80124b0:	195b      	adds	r3, r3, r5
 80124b2:	eb44 0406 	adc.w	r4, r4, r6
 80124b6:	f04f 0100 	mov.w	r1, #0
 80124ba:	f04f 0200 	mov.w	r2, #0
 80124be:	0262      	lsls	r2, r4, #9
 80124c0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80124c4:	0259      	lsls	r1, r3, #9
 80124c6:	460b      	mov	r3, r1
 80124c8:	4614      	mov	r4, r2
 80124ca:	4618      	mov	r0, r3
 80124cc:	4621      	mov	r1, r4
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	f04f 0400 	mov.w	r4, #0
 80124d4:	461a      	mov	r2, r3
 80124d6:	4623      	mov	r3, r4
 80124d8:	f7f6 fb0e 	bl	8008af8 <__aeabi_uldivmod>
 80124dc:	4603      	mov	r3, r0
 80124de:	460c      	mov	r4, r1
 80124e0:	60fb      	str	r3, [r7, #12]
 80124e2:	e049      	b.n	8012578 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80124e4:	4b2f      	ldr	r3, [pc, #188]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80124e6:	685b      	ldr	r3, [r3, #4]
 80124e8:	099b      	lsrs	r3, r3, #6
 80124ea:	f04f 0400 	mov.w	r4, #0
 80124ee:	f240 11ff 	movw	r1, #511	; 0x1ff
 80124f2:	f04f 0200 	mov.w	r2, #0
 80124f6:	ea03 0501 	and.w	r5, r3, r1
 80124fa:	ea04 0602 	and.w	r6, r4, r2
 80124fe:	4629      	mov	r1, r5
 8012500:	4632      	mov	r2, r6
 8012502:	f04f 0300 	mov.w	r3, #0
 8012506:	f04f 0400 	mov.w	r4, #0
 801250a:	0154      	lsls	r4, r2, #5
 801250c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012510:	014b      	lsls	r3, r1, #5
 8012512:	4619      	mov	r1, r3
 8012514:	4622      	mov	r2, r4
 8012516:	1b49      	subs	r1, r1, r5
 8012518:	eb62 0206 	sbc.w	r2, r2, r6
 801251c:	f04f 0300 	mov.w	r3, #0
 8012520:	f04f 0400 	mov.w	r4, #0
 8012524:	0194      	lsls	r4, r2, #6
 8012526:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 801252a:	018b      	lsls	r3, r1, #6
 801252c:	1a5b      	subs	r3, r3, r1
 801252e:	eb64 0402 	sbc.w	r4, r4, r2
 8012532:	f04f 0100 	mov.w	r1, #0
 8012536:	f04f 0200 	mov.w	r2, #0
 801253a:	00e2      	lsls	r2, r4, #3
 801253c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8012540:	00d9      	lsls	r1, r3, #3
 8012542:	460b      	mov	r3, r1
 8012544:	4614      	mov	r4, r2
 8012546:	195b      	adds	r3, r3, r5
 8012548:	eb44 0406 	adc.w	r4, r4, r6
 801254c:	f04f 0100 	mov.w	r1, #0
 8012550:	f04f 0200 	mov.w	r2, #0
 8012554:	02a2      	lsls	r2, r4, #10
 8012556:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 801255a:	0299      	lsls	r1, r3, #10
 801255c:	460b      	mov	r3, r1
 801255e:	4614      	mov	r4, r2
 8012560:	4618      	mov	r0, r3
 8012562:	4621      	mov	r1, r4
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	f04f 0400 	mov.w	r4, #0
 801256a:	461a      	mov	r2, r3
 801256c:	4623      	mov	r3, r4
 801256e:	f7f6 fac3 	bl	8008af8 <__aeabi_uldivmod>
 8012572:	4603      	mov	r3, r0
 8012574:	460c      	mov	r4, r1
 8012576:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8012578:	4b0a      	ldr	r3, [pc, #40]	; (80125a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801257a:	685b      	ldr	r3, [r3, #4]
 801257c:	0c1b      	lsrs	r3, r3, #16
 801257e:	f003 0303 	and.w	r3, r3, #3
 8012582:	3301      	adds	r3, #1
 8012584:	005b      	lsls	r3, r3, #1
 8012586:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8012588:	68fa      	ldr	r2, [r7, #12]
 801258a:	683b      	ldr	r3, [r7, #0]
 801258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012590:	60bb      	str	r3, [r7, #8]
      break;
 8012592:	e002      	b.n	801259a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8012594:	4b04      	ldr	r3, [pc, #16]	; (80125a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8012596:	60bb      	str	r3, [r7, #8]
      break;
 8012598:	bf00      	nop
    }
  }
  return sysclockfreq;
 801259a:	68bb      	ldr	r3, [r7, #8]
}
 801259c:	4618      	mov	r0, r3
 801259e:	3714      	adds	r7, #20
 80125a0:	46bd      	mov	sp, r7
 80125a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125a4:	40023800 	.word	0x40023800
 80125a8:	00f42400 	.word	0x00f42400
 80125ac:	007a1200 	.word	0x007a1200

080125b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80125b0:	b480      	push	{r7}
 80125b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80125b4:	4b03      	ldr	r3, [pc, #12]	; (80125c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80125b6:	681b      	ldr	r3, [r3, #0]
}
 80125b8:	4618      	mov	r0, r3
 80125ba:	46bd      	mov	sp, r7
 80125bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c0:	4770      	bx	lr
 80125c2:	bf00      	nop
 80125c4:	20000020 	.word	0x20000020

080125c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80125cc:	f7ff fff0 	bl	80125b0 <HAL_RCC_GetHCLKFreq>
 80125d0:	4601      	mov	r1, r0
 80125d2:	4b05      	ldr	r3, [pc, #20]	; (80125e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80125d4:	689b      	ldr	r3, [r3, #8]
 80125d6:	0a9b      	lsrs	r3, r3, #10
 80125d8:	f003 0307 	and.w	r3, r3, #7
 80125dc:	4a03      	ldr	r2, [pc, #12]	; (80125ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80125de:	5cd3      	ldrb	r3, [r2, r3]
 80125e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80125e4:	4618      	mov	r0, r3
 80125e6:	bd80      	pop	{r7, pc}
 80125e8:	40023800 	.word	0x40023800
 80125ec:	0801a67c 	.word	0x0801a67c

080125f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80125f0:	b580      	push	{r7, lr}
 80125f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80125f4:	f7ff ffdc 	bl	80125b0 <HAL_RCC_GetHCLKFreq>
 80125f8:	4601      	mov	r1, r0
 80125fa:	4b05      	ldr	r3, [pc, #20]	; (8012610 <HAL_RCC_GetPCLK2Freq+0x20>)
 80125fc:	689b      	ldr	r3, [r3, #8]
 80125fe:	0b5b      	lsrs	r3, r3, #13
 8012600:	f003 0307 	and.w	r3, r3, #7
 8012604:	4a03      	ldr	r2, [pc, #12]	; (8012614 <HAL_RCC_GetPCLK2Freq+0x24>)
 8012606:	5cd3      	ldrb	r3, [r2, r3]
 8012608:	fa21 f303 	lsr.w	r3, r1, r3
}
 801260c:	4618      	mov	r0, r3
 801260e:	bd80      	pop	{r7, pc}
 8012610:	40023800 	.word	0x40023800
 8012614:	0801a67c 	.word	0x0801a67c

08012618 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b082      	sub	sp, #8
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d101      	bne.n	801262a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012626:	2301      	movs	r3, #1
 8012628:	e056      	b.n	80126d8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	2200      	movs	r2, #0
 801262e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012636:	b2db      	uxtb	r3, r3
 8012638:	2b00      	cmp	r3, #0
 801263a:	d106      	bne.n	801264a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2200      	movs	r2, #0
 8012640:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012644:	6878      	ldr	r0, [r7, #4]
 8012646:	f7fb ff63 	bl	800e510 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2202      	movs	r2, #2
 801264e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	681a      	ldr	r2, [r3, #0]
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012660:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	685a      	ldr	r2, [r3, #4]
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	689b      	ldr	r3, [r3, #8]
 801266a:	431a      	orrs	r2, r3
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	68db      	ldr	r3, [r3, #12]
 8012670:	431a      	orrs	r2, r3
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	691b      	ldr	r3, [r3, #16]
 8012676:	431a      	orrs	r2, r3
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	695b      	ldr	r3, [r3, #20]
 801267c:	431a      	orrs	r2, r3
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	699b      	ldr	r3, [r3, #24]
 8012682:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012686:	431a      	orrs	r2, r3
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	69db      	ldr	r3, [r3, #28]
 801268c:	431a      	orrs	r2, r3
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	6a1b      	ldr	r3, [r3, #32]
 8012692:	ea42 0103 	orr.w	r1, r2, r3
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	430a      	orrs	r2, r1
 80126a0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	699b      	ldr	r3, [r3, #24]
 80126a6:	0c1b      	lsrs	r3, r3, #16
 80126a8:	f003 0104 	and.w	r1, r3, #4
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	430a      	orrs	r2, r1
 80126b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	69da      	ldr	r2, [r3, #28]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80126c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	2200      	movs	r2, #0
 80126cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	2201      	movs	r2, #1
 80126d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80126d6:	2300      	movs	r3, #0
}
 80126d8:	4618      	mov	r0, r3
 80126da:	3708      	adds	r7, #8
 80126dc:	46bd      	mov	sp, r7
 80126de:	bd80      	pop	{r7, pc}

080126e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b088      	sub	sp, #32
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	60f8      	str	r0, [r7, #12]
 80126e8:	60b9      	str	r1, [r7, #8]
 80126ea:	603b      	str	r3, [r7, #0]
 80126ec:	4613      	mov	r3, r2
 80126ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80126f0:	2300      	movs	r3, #0
 80126f2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80126fa:	2b01      	cmp	r3, #1
 80126fc:	d101      	bne.n	8012702 <HAL_SPI_Transmit+0x22>
 80126fe:	2302      	movs	r3, #2
 8012700:	e11e      	b.n	8012940 <HAL_SPI_Transmit+0x260>
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	2201      	movs	r2, #1
 8012706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801270a:	f7fd fe11 	bl	8010330 <HAL_GetTick>
 801270e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8012710:	88fb      	ldrh	r3, [r7, #6]
 8012712:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801271a:	b2db      	uxtb	r3, r3
 801271c:	2b01      	cmp	r3, #1
 801271e:	d002      	beq.n	8012726 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8012720:	2302      	movs	r3, #2
 8012722:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012724:	e103      	b.n	801292e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8012726:	68bb      	ldr	r3, [r7, #8]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d002      	beq.n	8012732 <HAL_SPI_Transmit+0x52>
 801272c:	88fb      	ldrh	r3, [r7, #6]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d102      	bne.n	8012738 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8012732:	2301      	movs	r3, #1
 8012734:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012736:	e0fa      	b.n	801292e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	2203      	movs	r2, #3
 801273c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	2200      	movs	r2, #0
 8012744:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	68ba      	ldr	r2, [r7, #8]
 801274a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	88fa      	ldrh	r2, [r7, #6]
 8012750:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	88fa      	ldrh	r2, [r7, #6]
 8012756:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	2200      	movs	r2, #0
 801275c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	2200      	movs	r2, #0
 8012762:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	2200      	movs	r2, #0
 8012768:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 801276a:	68fb      	ldr	r3, [r7, #12]
 801276c:	2200      	movs	r2, #0
 801276e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	2200      	movs	r2, #0
 8012774:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	689b      	ldr	r3, [r3, #8]
 801277a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801277e:	d107      	bne.n	8012790 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	681a      	ldr	r2, [r3, #0]
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801278e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801279a:	2b40      	cmp	r3, #64	; 0x40
 801279c:	d007      	beq.n	80127ae <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	681a      	ldr	r2, [r3, #0]
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80127ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	68db      	ldr	r3, [r3, #12]
 80127b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80127b6:	d14b      	bne.n	8012850 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	685b      	ldr	r3, [r3, #4]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d002      	beq.n	80127c6 <HAL_SPI_Transmit+0xe6>
 80127c0:	8afb      	ldrh	r3, [r7, #22]
 80127c2:	2b01      	cmp	r3, #1
 80127c4:	d13e      	bne.n	8012844 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127ca:	881a      	ldrh	r2, [r3, #0]
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127d6:	1c9a      	adds	r2, r3, #2
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80127e0:	b29b      	uxth	r3, r3
 80127e2:	3b01      	subs	r3, #1
 80127e4:	b29a      	uxth	r2, r3
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80127ea:	e02b      	b.n	8012844 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	689b      	ldr	r3, [r3, #8]
 80127f2:	f003 0302 	and.w	r3, r3, #2
 80127f6:	2b02      	cmp	r3, #2
 80127f8:	d112      	bne.n	8012820 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127fe:	881a      	ldrh	r2, [r3, #0]
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801280a:	1c9a      	adds	r2, r3, #2
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012814:	b29b      	uxth	r3, r3
 8012816:	3b01      	subs	r3, #1
 8012818:	b29a      	uxth	r2, r3
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	86da      	strh	r2, [r3, #54]	; 0x36
 801281e:	e011      	b.n	8012844 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012820:	f7fd fd86 	bl	8010330 <HAL_GetTick>
 8012824:	4602      	mov	r2, r0
 8012826:	69bb      	ldr	r3, [r7, #24]
 8012828:	1ad3      	subs	r3, r2, r3
 801282a:	683a      	ldr	r2, [r7, #0]
 801282c:	429a      	cmp	r2, r3
 801282e:	d803      	bhi.n	8012838 <HAL_SPI_Transmit+0x158>
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012836:	d102      	bne.n	801283e <HAL_SPI_Transmit+0x15e>
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d102      	bne.n	8012844 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 801283e:	2303      	movs	r3, #3
 8012840:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012842:	e074      	b.n	801292e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012848:	b29b      	uxth	r3, r3
 801284a:	2b00      	cmp	r3, #0
 801284c:	d1ce      	bne.n	80127ec <HAL_SPI_Transmit+0x10c>
 801284e:	e04c      	b.n	80128ea <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d002      	beq.n	801285e <HAL_SPI_Transmit+0x17e>
 8012858:	8afb      	ldrh	r3, [r7, #22]
 801285a:	2b01      	cmp	r3, #1
 801285c:	d140      	bne.n	80128e0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	330c      	adds	r3, #12
 8012868:	7812      	ldrb	r2, [r2, #0]
 801286a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012870:	1c5a      	adds	r2, r3, #1
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801287a:	b29b      	uxth	r3, r3
 801287c:	3b01      	subs	r3, #1
 801287e:	b29a      	uxth	r2, r3
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8012884:	e02c      	b.n	80128e0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	689b      	ldr	r3, [r3, #8]
 801288c:	f003 0302 	and.w	r3, r3, #2
 8012890:	2b02      	cmp	r3, #2
 8012892:	d113      	bne.n	80128bc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	330c      	adds	r3, #12
 801289e:	7812      	ldrb	r2, [r2, #0]
 80128a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80128a6:	1c5a      	adds	r2, r3, #1
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80128b0:	b29b      	uxth	r3, r3
 80128b2:	3b01      	subs	r3, #1
 80128b4:	b29a      	uxth	r2, r3
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80128ba:	e011      	b.n	80128e0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80128bc:	f7fd fd38 	bl	8010330 <HAL_GetTick>
 80128c0:	4602      	mov	r2, r0
 80128c2:	69bb      	ldr	r3, [r7, #24]
 80128c4:	1ad3      	subs	r3, r2, r3
 80128c6:	683a      	ldr	r2, [r7, #0]
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d803      	bhi.n	80128d4 <HAL_SPI_Transmit+0x1f4>
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128d2:	d102      	bne.n	80128da <HAL_SPI_Transmit+0x1fa>
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d102      	bne.n	80128e0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80128da:	2303      	movs	r3, #3
 80128dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80128de:	e026      	b.n	801292e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80128e4:	b29b      	uxth	r3, r3
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d1cd      	bne.n	8012886 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80128ea:	69ba      	ldr	r2, [r7, #24]
 80128ec:	6839      	ldr	r1, [r7, #0]
 80128ee:	68f8      	ldr	r0, [r7, #12]
 80128f0:	f000 fba4 	bl	801303c <SPI_EndRxTxTransaction>
 80128f4:	4603      	mov	r3, r0
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d002      	beq.n	8012900 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	2220      	movs	r2, #32
 80128fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	689b      	ldr	r3, [r3, #8]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d10a      	bne.n	801291e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012908:	2300      	movs	r3, #0
 801290a:	613b      	str	r3, [r7, #16]
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	68db      	ldr	r3, [r3, #12]
 8012912:	613b      	str	r3, [r7, #16]
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	689b      	ldr	r3, [r3, #8]
 801291a:	613b      	str	r3, [r7, #16]
 801291c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012922:	2b00      	cmp	r3, #0
 8012924:	d002      	beq.n	801292c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8012926:	2301      	movs	r3, #1
 8012928:	77fb      	strb	r3, [r7, #31]
 801292a:	e000      	b.n	801292e <HAL_SPI_Transmit+0x24e>
  }

error:
 801292c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	2201      	movs	r2, #1
 8012932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	2200      	movs	r2, #0
 801293a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801293e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012940:	4618      	mov	r0, r3
 8012942:	3720      	adds	r7, #32
 8012944:	46bd      	mov	sp, r7
 8012946:	bd80      	pop	{r7, pc}

08012948 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b088      	sub	sp, #32
 801294c:	af02      	add	r7, sp, #8
 801294e:	60f8      	str	r0, [r7, #12]
 8012950:	60b9      	str	r1, [r7, #8]
 8012952:	603b      	str	r3, [r7, #0]
 8012954:	4613      	mov	r3, r2
 8012956:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012958:	2300      	movs	r3, #0
 801295a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	685b      	ldr	r3, [r3, #4]
 8012960:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012964:	d112      	bne.n	801298c <HAL_SPI_Receive+0x44>
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	689b      	ldr	r3, [r3, #8]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d10e      	bne.n	801298c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	2204      	movs	r2, #4
 8012972:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8012976:	88fa      	ldrh	r2, [r7, #6]
 8012978:	683b      	ldr	r3, [r7, #0]
 801297a:	9300      	str	r3, [sp, #0]
 801297c:	4613      	mov	r3, r2
 801297e:	68ba      	ldr	r2, [r7, #8]
 8012980:	68b9      	ldr	r1, [r7, #8]
 8012982:	68f8      	ldr	r0, [r7, #12]
 8012984:	f000 f8e9 	bl	8012b5a <HAL_SPI_TransmitReceive>
 8012988:	4603      	mov	r3, r0
 801298a:	e0e2      	b.n	8012b52 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012992:	2b01      	cmp	r3, #1
 8012994:	d101      	bne.n	801299a <HAL_SPI_Receive+0x52>
 8012996:	2302      	movs	r3, #2
 8012998:	e0db      	b.n	8012b52 <HAL_SPI_Receive+0x20a>
 801299a:	68fb      	ldr	r3, [r7, #12]
 801299c:	2201      	movs	r2, #1
 801299e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80129a2:	f7fd fcc5 	bl	8010330 <HAL_GetTick>
 80129a6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80129ae:	b2db      	uxtb	r3, r3
 80129b0:	2b01      	cmp	r3, #1
 80129b2:	d002      	beq.n	80129ba <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80129b4:	2302      	movs	r3, #2
 80129b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80129b8:	e0c2      	b.n	8012b40 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80129ba:	68bb      	ldr	r3, [r7, #8]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d002      	beq.n	80129c6 <HAL_SPI_Receive+0x7e>
 80129c0:	88fb      	ldrh	r3, [r7, #6]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d102      	bne.n	80129cc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80129c6:	2301      	movs	r3, #1
 80129c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80129ca:	e0b9      	b.n	8012b40 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	2204      	movs	r2, #4
 80129d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	2200      	movs	r2, #0
 80129d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	68ba      	ldr	r2, [r7, #8]
 80129de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	88fa      	ldrh	r2, [r7, #6]
 80129e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	88fa      	ldrh	r2, [r7, #6]
 80129ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	2200      	movs	r2, #0
 80129f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80129f2:	68fb      	ldr	r3, [r7, #12]
 80129f4:	2200      	movs	r2, #0
 80129f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	2200      	movs	r2, #0
 80129fc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	2200      	movs	r2, #0
 8012a02:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	2200      	movs	r2, #0
 8012a08:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	689b      	ldr	r3, [r3, #8]
 8012a0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012a12:	d107      	bne.n	8012a24 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	681a      	ldr	r2, [r3, #0]
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012a22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a2e:	2b40      	cmp	r3, #64	; 0x40
 8012a30:	d007      	beq.n	8012a42 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012a32:	68fb      	ldr	r3, [r7, #12]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	681a      	ldr	r2, [r3, #0]
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012a40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	68db      	ldr	r3, [r3, #12]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d162      	bne.n	8012b10 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012a4a:	e02e      	b.n	8012aaa <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	689b      	ldr	r3, [r3, #8]
 8012a52:	f003 0301 	and.w	r3, r3, #1
 8012a56:	2b01      	cmp	r3, #1
 8012a58:	d115      	bne.n	8012a86 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	f103 020c 	add.w	r2, r3, #12
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a66:	7812      	ldrb	r2, [r2, #0]
 8012a68:	b2d2      	uxtb	r2, r2
 8012a6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a70:	1c5a      	adds	r2, r3, #1
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012a7a:	b29b      	uxth	r3, r3
 8012a7c:	3b01      	subs	r3, #1
 8012a7e:	b29a      	uxth	r2, r3
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012a84:	e011      	b.n	8012aaa <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012a86:	f7fd fc53 	bl	8010330 <HAL_GetTick>
 8012a8a:	4602      	mov	r2, r0
 8012a8c:	693b      	ldr	r3, [r7, #16]
 8012a8e:	1ad3      	subs	r3, r2, r3
 8012a90:	683a      	ldr	r2, [r7, #0]
 8012a92:	429a      	cmp	r2, r3
 8012a94:	d803      	bhi.n	8012a9e <HAL_SPI_Receive+0x156>
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a9c:	d102      	bne.n	8012aa4 <HAL_SPI_Receive+0x15c>
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d102      	bne.n	8012aaa <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8012aa4:	2303      	movs	r3, #3
 8012aa6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012aa8:	e04a      	b.n	8012b40 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012aae:	b29b      	uxth	r3, r3
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d1cb      	bne.n	8012a4c <HAL_SPI_Receive+0x104>
 8012ab4:	e031      	b.n	8012b1a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	689b      	ldr	r3, [r3, #8]
 8012abc:	f003 0301 	and.w	r3, r3, #1
 8012ac0:	2b01      	cmp	r3, #1
 8012ac2:	d113      	bne.n	8012aec <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	68da      	ldr	r2, [r3, #12]
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ace:	b292      	uxth	r2, r2
 8012ad0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ad6:	1c9a      	adds	r2, r3, #2
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012ae0:	b29b      	uxth	r3, r3
 8012ae2:	3b01      	subs	r3, #1
 8012ae4:	b29a      	uxth	r2, r3
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012aea:	e011      	b.n	8012b10 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012aec:	f7fd fc20 	bl	8010330 <HAL_GetTick>
 8012af0:	4602      	mov	r2, r0
 8012af2:	693b      	ldr	r3, [r7, #16]
 8012af4:	1ad3      	subs	r3, r2, r3
 8012af6:	683a      	ldr	r2, [r7, #0]
 8012af8:	429a      	cmp	r2, r3
 8012afa:	d803      	bhi.n	8012b04 <HAL_SPI_Receive+0x1bc>
 8012afc:	683b      	ldr	r3, [r7, #0]
 8012afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b02:	d102      	bne.n	8012b0a <HAL_SPI_Receive+0x1c2>
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d102      	bne.n	8012b10 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8012b0a:	2303      	movs	r3, #3
 8012b0c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012b0e:	e017      	b.n	8012b40 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b14:	b29b      	uxth	r3, r3
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d1cd      	bne.n	8012ab6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012b1a:	693a      	ldr	r2, [r7, #16]
 8012b1c:	6839      	ldr	r1, [r7, #0]
 8012b1e:	68f8      	ldr	r0, [r7, #12]
 8012b20:	f000 fa27 	bl	8012f72 <SPI_EndRxTransaction>
 8012b24:	4603      	mov	r3, r0
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d002      	beq.n	8012b30 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	2220      	movs	r2, #32
 8012b2e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d002      	beq.n	8012b3e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8012b38:	2301      	movs	r3, #1
 8012b3a:	75fb      	strb	r3, [r7, #23]
 8012b3c:	e000      	b.n	8012b40 <HAL_SPI_Receive+0x1f8>
  }

error :
 8012b3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	2201      	movs	r2, #1
 8012b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	3718      	adds	r7, #24
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}

08012b5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012b5a:	b580      	push	{r7, lr}
 8012b5c:	b08c      	sub	sp, #48	; 0x30
 8012b5e:	af00      	add	r7, sp, #0
 8012b60:	60f8      	str	r0, [r7, #12]
 8012b62:	60b9      	str	r1, [r7, #8]
 8012b64:	607a      	str	r2, [r7, #4]
 8012b66:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012b68:	2301      	movs	r3, #1
 8012b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012b78:	2b01      	cmp	r3, #1
 8012b7a:	d101      	bne.n	8012b80 <HAL_SPI_TransmitReceive+0x26>
 8012b7c:	2302      	movs	r3, #2
 8012b7e:	e18a      	b.n	8012e96 <HAL_SPI_TransmitReceive+0x33c>
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2201      	movs	r2, #1
 8012b84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012b88:	f7fd fbd2 	bl	8010330 <HAL_GetTick>
 8012b8c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012b94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	685b      	ldr	r3, [r3, #4]
 8012b9c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8012b9e:	887b      	ldrh	r3, [r7, #2]
 8012ba0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8012ba2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012ba6:	2b01      	cmp	r3, #1
 8012ba8:	d00f      	beq.n	8012bca <HAL_SPI_TransmitReceive+0x70>
 8012baa:	69fb      	ldr	r3, [r7, #28]
 8012bac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012bb0:	d107      	bne.n	8012bc2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	689b      	ldr	r3, [r3, #8]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d103      	bne.n	8012bc2 <HAL_SPI_TransmitReceive+0x68>
 8012bba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012bbe:	2b04      	cmp	r3, #4
 8012bc0:	d003      	beq.n	8012bca <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8012bc2:	2302      	movs	r3, #2
 8012bc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012bc8:	e15b      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8012bca:	68bb      	ldr	r3, [r7, #8]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d005      	beq.n	8012bdc <HAL_SPI_TransmitReceive+0x82>
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d002      	beq.n	8012bdc <HAL_SPI_TransmitReceive+0x82>
 8012bd6:	887b      	ldrh	r3, [r7, #2]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d103      	bne.n	8012be4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012bdc:	2301      	movs	r3, #1
 8012bde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012be2:	e14e      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012bea:	b2db      	uxtb	r3, r3
 8012bec:	2b04      	cmp	r3, #4
 8012bee:	d003      	beq.n	8012bf8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	2205      	movs	r2, #5
 8012bf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	687a      	ldr	r2, [r7, #4]
 8012c02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	887a      	ldrh	r2, [r7, #2]
 8012c08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	887a      	ldrh	r2, [r7, #2]
 8012c0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	68ba      	ldr	r2, [r7, #8]
 8012c14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	887a      	ldrh	r2, [r7, #2]
 8012c1a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012c1c:	68fb      	ldr	r3, [r7, #12]
 8012c1e:	887a      	ldrh	r2, [r7, #2]
 8012c20:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	2200      	movs	r2, #0
 8012c26:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012c38:	2b40      	cmp	r3, #64	; 0x40
 8012c3a:	d007      	beq.n	8012c4c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	681a      	ldr	r2, [r3, #0]
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012c4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	68db      	ldr	r3, [r3, #12]
 8012c50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012c54:	d178      	bne.n	8012d48 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	685b      	ldr	r3, [r3, #4]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d002      	beq.n	8012c64 <HAL_SPI_TransmitReceive+0x10a>
 8012c5e:	8b7b      	ldrh	r3, [r7, #26]
 8012c60:	2b01      	cmp	r3, #1
 8012c62:	d166      	bne.n	8012d32 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c68:	881a      	ldrh	r2, [r3, #0]
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c74:	1c9a      	adds	r2, r3, #2
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c7e:	b29b      	uxth	r3, r3
 8012c80:	3b01      	subs	r3, #1
 8012c82:	b29a      	uxth	r2, r3
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012c88:	e053      	b.n	8012d32 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	689b      	ldr	r3, [r3, #8]
 8012c90:	f003 0302 	and.w	r3, r3, #2
 8012c94:	2b02      	cmp	r3, #2
 8012c96:	d11b      	bne.n	8012cd0 <HAL_SPI_TransmitReceive+0x176>
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c9c:	b29b      	uxth	r3, r3
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d016      	beq.n	8012cd0 <HAL_SPI_TransmitReceive+0x176>
 8012ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ca4:	2b01      	cmp	r3, #1
 8012ca6:	d113      	bne.n	8012cd0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cac:	881a      	ldrh	r2, [r3, #0]
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cb8:	1c9a      	adds	r2, r3, #2
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012cc2:	b29b      	uxth	r3, r3
 8012cc4:	3b01      	subs	r3, #1
 8012cc6:	b29a      	uxth	r2, r3
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012ccc:	2300      	movs	r3, #0
 8012cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	689b      	ldr	r3, [r3, #8]
 8012cd6:	f003 0301 	and.w	r3, r3, #1
 8012cda:	2b01      	cmp	r3, #1
 8012cdc:	d119      	bne.n	8012d12 <HAL_SPI_TransmitReceive+0x1b8>
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012ce2:	b29b      	uxth	r3, r3
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d014      	beq.n	8012d12 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	68da      	ldr	r2, [r3, #12]
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012cf2:	b292      	uxth	r2, r2
 8012cf4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012cfa:	1c9a      	adds	r2, r3, #2
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	3b01      	subs	r3, #1
 8012d08:	b29a      	uxth	r2, r3
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012d0e:	2301      	movs	r3, #1
 8012d10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012d12:	f7fd fb0d 	bl	8010330 <HAL_GetTick>
 8012d16:	4602      	mov	r2, r0
 8012d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d1a:	1ad3      	subs	r3, r2, r3
 8012d1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d1e:	429a      	cmp	r2, r3
 8012d20:	d807      	bhi.n	8012d32 <HAL_SPI_TransmitReceive+0x1d8>
 8012d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d28:	d003      	beq.n	8012d32 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012d2a:	2303      	movs	r3, #3
 8012d2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012d30:	e0a7      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012d36:	b29b      	uxth	r3, r3
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d1a6      	bne.n	8012c8a <HAL_SPI_TransmitReceive+0x130>
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d40:	b29b      	uxth	r3, r3
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d1a1      	bne.n	8012c8a <HAL_SPI_TransmitReceive+0x130>
 8012d46:	e07c      	b.n	8012e42 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	685b      	ldr	r3, [r3, #4]
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d002      	beq.n	8012d56 <HAL_SPI_TransmitReceive+0x1fc>
 8012d50:	8b7b      	ldrh	r3, [r7, #26]
 8012d52:	2b01      	cmp	r3, #1
 8012d54:	d16b      	bne.n	8012e2e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	330c      	adds	r3, #12
 8012d60:	7812      	ldrb	r2, [r2, #0]
 8012d62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012d68:	1c5a      	adds	r2, r3, #1
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012d72:	b29b      	uxth	r3, r3
 8012d74:	3b01      	subs	r3, #1
 8012d76:	b29a      	uxth	r2, r3
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012d7c:	e057      	b.n	8012e2e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	689b      	ldr	r3, [r3, #8]
 8012d84:	f003 0302 	and.w	r3, r3, #2
 8012d88:	2b02      	cmp	r3, #2
 8012d8a:	d11c      	bne.n	8012dc6 <HAL_SPI_TransmitReceive+0x26c>
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012d90:	b29b      	uxth	r3, r3
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d017      	beq.n	8012dc6 <HAL_SPI_TransmitReceive+0x26c>
 8012d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d98:	2b01      	cmp	r3, #1
 8012d9a:	d114      	bne.n	8012dc6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	330c      	adds	r3, #12
 8012da6:	7812      	ldrb	r2, [r2, #0]
 8012da8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012dae:	1c5a      	adds	r2, r3, #1
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012db8:	b29b      	uxth	r3, r3
 8012dba:	3b01      	subs	r3, #1
 8012dbc:	b29a      	uxth	r2, r3
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	689b      	ldr	r3, [r3, #8]
 8012dcc:	f003 0301 	and.w	r3, r3, #1
 8012dd0:	2b01      	cmp	r3, #1
 8012dd2:	d119      	bne.n	8012e08 <HAL_SPI_TransmitReceive+0x2ae>
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012dd8:	b29b      	uxth	r3, r3
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d014      	beq.n	8012e08 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	68da      	ldr	r2, [r3, #12]
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012de8:	b2d2      	uxtb	r2, r2
 8012dea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012df0:	1c5a      	adds	r2, r3, #1
 8012df2:	68fb      	ldr	r3, [r7, #12]
 8012df4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012dfa:	b29b      	uxth	r3, r3
 8012dfc:	3b01      	subs	r3, #1
 8012dfe:	b29a      	uxth	r2, r3
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012e04:	2301      	movs	r3, #1
 8012e06:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8012e08:	f7fd fa92 	bl	8010330 <HAL_GetTick>
 8012e0c:	4602      	mov	r2, r0
 8012e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e10:	1ad3      	subs	r3, r2, r3
 8012e12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e14:	429a      	cmp	r2, r3
 8012e16:	d803      	bhi.n	8012e20 <HAL_SPI_TransmitReceive+0x2c6>
 8012e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e1e:	d102      	bne.n	8012e26 <HAL_SPI_TransmitReceive+0x2cc>
 8012e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d103      	bne.n	8012e2e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8012e26:	2303      	movs	r3, #3
 8012e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012e2c:	e029      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012e32:	b29b      	uxth	r3, r3
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d1a2      	bne.n	8012d7e <HAL_SPI_TransmitReceive+0x224>
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012e3c:	b29b      	uxth	r3, r3
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d19d      	bne.n	8012d7e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012e42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012e46:	68f8      	ldr	r0, [r7, #12]
 8012e48:	f000 f8f8 	bl	801303c <SPI_EndRxTxTransaction>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d006      	beq.n	8012e60 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8012e52:	2301      	movs	r3, #1
 8012e54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	2220      	movs	r2, #32
 8012e5c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8012e5e:	e010      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	689b      	ldr	r3, [r3, #8]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d10b      	bne.n	8012e80 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012e68:	2300      	movs	r3, #0
 8012e6a:	617b      	str	r3, [r7, #20]
 8012e6c:	68fb      	ldr	r3, [r7, #12]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	68db      	ldr	r3, [r3, #12]
 8012e72:	617b      	str	r3, [r7, #20]
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	681b      	ldr	r3, [r3, #0]
 8012e78:	689b      	ldr	r3, [r3, #8]
 8012e7a:	617b      	str	r3, [r7, #20]
 8012e7c:	697b      	ldr	r3, [r7, #20]
 8012e7e:	e000      	b.n	8012e82 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8012e80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	2201      	movs	r2, #1
 8012e86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012e8a:	68fb      	ldr	r3, [r7, #12]
 8012e8c:	2200      	movs	r2, #0
 8012e8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012e92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3730      	adds	r7, #48	; 0x30
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}

08012e9e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012e9e:	b580      	push	{r7, lr}
 8012ea0:	b084      	sub	sp, #16
 8012ea2:	af00      	add	r7, sp, #0
 8012ea4:	60f8      	str	r0, [r7, #12]
 8012ea6:	60b9      	str	r1, [r7, #8]
 8012ea8:	603b      	str	r3, [r7, #0]
 8012eaa:	4613      	mov	r3, r2
 8012eac:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012eae:	e04c      	b.n	8012f4a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8012eb0:	683b      	ldr	r3, [r7, #0]
 8012eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012eb6:	d048      	beq.n	8012f4a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012eb8:	f7fd fa3a 	bl	8010330 <HAL_GetTick>
 8012ebc:	4602      	mov	r2, r0
 8012ebe:	69bb      	ldr	r3, [r7, #24]
 8012ec0:	1ad3      	subs	r3, r2, r3
 8012ec2:	683a      	ldr	r2, [r7, #0]
 8012ec4:	429a      	cmp	r2, r3
 8012ec6:	d902      	bls.n	8012ece <SPI_WaitFlagStateUntilTimeout+0x30>
 8012ec8:	683b      	ldr	r3, [r7, #0]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d13d      	bne.n	8012f4a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012ece:	68fb      	ldr	r3, [r7, #12]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	685a      	ldr	r2, [r3, #4]
 8012ed4:	68fb      	ldr	r3, [r7, #12]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012edc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	685b      	ldr	r3, [r3, #4]
 8012ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012ee6:	d111      	bne.n	8012f0c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	689b      	ldr	r3, [r3, #8]
 8012eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012ef0:	d004      	beq.n	8012efc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	689b      	ldr	r3, [r3, #8]
 8012ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012efa:	d107      	bne.n	8012f0c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	681a      	ldr	r2, [r3, #0]
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012f0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012f0c:	68fb      	ldr	r3, [r7, #12]
 8012f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012f14:	d10f      	bne.n	8012f36 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	681a      	ldr	r2, [r3, #0]
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8012f24:	601a      	str	r2, [r3, #0]
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	681a      	ldr	r2, [r3, #0]
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8012f34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	2201      	movs	r2, #1
 8012f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	2200      	movs	r2, #0
 8012f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8012f46:	2303      	movs	r3, #3
 8012f48:	e00f      	b.n	8012f6a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	689a      	ldr	r2, [r3, #8]
 8012f50:	68bb      	ldr	r3, [r7, #8]
 8012f52:	4013      	ands	r3, r2
 8012f54:	68ba      	ldr	r2, [r7, #8]
 8012f56:	429a      	cmp	r2, r3
 8012f58:	bf0c      	ite	eq
 8012f5a:	2301      	moveq	r3, #1
 8012f5c:	2300      	movne	r3, #0
 8012f5e:	b2db      	uxtb	r3, r3
 8012f60:	461a      	mov	r2, r3
 8012f62:	79fb      	ldrb	r3, [r7, #7]
 8012f64:	429a      	cmp	r2, r3
 8012f66:	d1a3      	bne.n	8012eb0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8012f68:	2300      	movs	r3, #0
}
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	3710      	adds	r7, #16
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	bd80      	pop	{r7, pc}

08012f72 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8012f72:	b580      	push	{r7, lr}
 8012f74:	b086      	sub	sp, #24
 8012f76:	af02      	add	r7, sp, #8
 8012f78:	60f8      	str	r0, [r7, #12]
 8012f7a:	60b9      	str	r1, [r7, #8]
 8012f7c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	685b      	ldr	r3, [r3, #4]
 8012f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012f86:	d111      	bne.n	8012fac <SPI_EndRxTransaction+0x3a>
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	689b      	ldr	r3, [r3, #8]
 8012f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012f90:	d004      	beq.n	8012f9c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	689b      	ldr	r3, [r3, #8]
 8012f96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012f9a:	d107      	bne.n	8012fac <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	681a      	ldr	r2, [r3, #0]
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012faa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	685b      	ldr	r3, [r3, #4]
 8012fb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012fb4:	d12a      	bne.n	801300c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	689b      	ldr	r3, [r3, #8]
 8012fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012fbe:	d012      	beq.n	8012fe6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	9300      	str	r3, [sp, #0]
 8012fc4:	68bb      	ldr	r3, [r7, #8]
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	2180      	movs	r1, #128	; 0x80
 8012fca:	68f8      	ldr	r0, [r7, #12]
 8012fcc:	f7ff ff67 	bl	8012e9e <SPI_WaitFlagStateUntilTimeout>
 8012fd0:	4603      	mov	r3, r0
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d02d      	beq.n	8013032 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012fda:	f043 0220 	orr.w	r2, r3, #32
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012fe2:	2303      	movs	r3, #3
 8012fe4:	e026      	b.n	8013034 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	9300      	str	r3, [sp, #0]
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	2200      	movs	r2, #0
 8012fee:	2101      	movs	r1, #1
 8012ff0:	68f8      	ldr	r0, [r7, #12]
 8012ff2:	f7ff ff54 	bl	8012e9e <SPI_WaitFlagStateUntilTimeout>
 8012ff6:	4603      	mov	r3, r0
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d01a      	beq.n	8013032 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013000:	f043 0220 	orr.w	r2, r3, #32
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8013008:	2303      	movs	r3, #3
 801300a:	e013      	b.n	8013034 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	9300      	str	r3, [sp, #0]
 8013010:	68bb      	ldr	r3, [r7, #8]
 8013012:	2200      	movs	r2, #0
 8013014:	2101      	movs	r1, #1
 8013016:	68f8      	ldr	r0, [r7, #12]
 8013018:	f7ff ff41 	bl	8012e9e <SPI_WaitFlagStateUntilTimeout>
 801301c:	4603      	mov	r3, r0
 801301e:	2b00      	cmp	r3, #0
 8013020:	d007      	beq.n	8013032 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013026:	f043 0220 	orr.w	r2, r3, #32
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801302e:	2303      	movs	r3, #3
 8013030:	e000      	b.n	8013034 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8013032:	2300      	movs	r3, #0
}
 8013034:	4618      	mov	r0, r3
 8013036:	3710      	adds	r7, #16
 8013038:	46bd      	mov	sp, r7
 801303a:	bd80      	pop	{r7, pc}

0801303c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b088      	sub	sp, #32
 8013040:	af02      	add	r7, sp, #8
 8013042:	60f8      	str	r0, [r7, #12]
 8013044:	60b9      	str	r1, [r7, #8]
 8013046:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8013048:	4b1b      	ldr	r3, [pc, #108]	; (80130b8 <SPI_EndRxTxTransaction+0x7c>)
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	4a1b      	ldr	r2, [pc, #108]	; (80130bc <SPI_EndRxTxTransaction+0x80>)
 801304e:	fba2 2303 	umull	r2, r3, r2, r3
 8013052:	0d5b      	lsrs	r3, r3, #21
 8013054:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013058:	fb02 f303 	mul.w	r3, r2, r3
 801305c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	685b      	ldr	r3, [r3, #4]
 8013062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013066:	d112      	bne.n	801308e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	9300      	str	r3, [sp, #0]
 801306c:	68bb      	ldr	r3, [r7, #8]
 801306e:	2200      	movs	r2, #0
 8013070:	2180      	movs	r1, #128	; 0x80
 8013072:	68f8      	ldr	r0, [r7, #12]
 8013074:	f7ff ff13 	bl	8012e9e <SPI_WaitFlagStateUntilTimeout>
 8013078:	4603      	mov	r3, r0
 801307a:	2b00      	cmp	r3, #0
 801307c:	d016      	beq.n	80130ac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013082:	f043 0220 	orr.w	r2, r3, #32
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801308a:	2303      	movs	r3, #3
 801308c:	e00f      	b.n	80130ae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 801308e:	697b      	ldr	r3, [r7, #20]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d00a      	beq.n	80130aa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8013094:	697b      	ldr	r3, [r7, #20]
 8013096:	3b01      	subs	r3, #1
 8013098:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	689b      	ldr	r3, [r3, #8]
 80130a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80130a4:	2b80      	cmp	r3, #128	; 0x80
 80130a6:	d0f2      	beq.n	801308e <SPI_EndRxTxTransaction+0x52>
 80130a8:	e000      	b.n	80130ac <SPI_EndRxTxTransaction+0x70>
        break;
 80130aa:	bf00      	nop
  }

  return HAL_OK;
 80130ac:	2300      	movs	r3, #0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3718      	adds	r7, #24
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	20000020 	.word	0x20000020
 80130bc:	165e9f81 	.word	0x165e9f81

080130c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80130c0:	b580      	push	{r7, lr}
 80130c2:	b082      	sub	sp, #8
 80130c4:	af00      	add	r7, sp, #0
 80130c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d101      	bne.n	80130d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80130ce:	2301      	movs	r3, #1
 80130d0:	e01d      	b.n	801310e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80130d8:	b2db      	uxtb	r3, r3
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d106      	bne.n	80130ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	2200      	movs	r2, #0
 80130e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80130e6:	6878      	ldr	r0, [r7, #4]
 80130e8:	f7fb fa5a 	bl	800e5a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	2202      	movs	r2, #2
 80130f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	681a      	ldr	r2, [r3, #0]
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	3304      	adds	r3, #4
 80130fc:	4619      	mov	r1, r3
 80130fe:	4610      	mov	r0, r2
 8013100:	f000 fe96 	bl	8013e30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013104:	687b      	ldr	r3, [r7, #4]
 8013106:	2201      	movs	r2, #1
 8013108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801310c:	2300      	movs	r3, #0
}
 801310e:	4618      	mov	r0, r3
 8013110:	3708      	adds	r7, #8
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}

08013116 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013116:	b480      	push	{r7}
 8013118:	b085      	sub	sp, #20
 801311a:	af00      	add	r7, sp, #0
 801311c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	68da      	ldr	r2, [r3, #12]
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	f042 0201 	orr.w	r2, r2, #1
 801312c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	689b      	ldr	r3, [r3, #8]
 8013134:	f003 0307 	and.w	r3, r3, #7
 8013138:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	2b06      	cmp	r3, #6
 801313e:	d007      	beq.n	8013150 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	681a      	ldr	r2, [r3, #0]
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	f042 0201 	orr.w	r2, r2, #1
 801314e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013150:	2300      	movs	r3, #0
}
 8013152:	4618      	mov	r0, r3
 8013154:	3714      	adds	r7, #20
 8013156:	46bd      	mov	sp, r7
 8013158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315c:	4770      	bx	lr

0801315e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801315e:	b480      	push	{r7}
 8013160:	b083      	sub	sp, #12
 8013162:	af00      	add	r7, sp, #0
 8013164:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	68da      	ldr	r2, [r3, #12]
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	f022 0201 	bic.w	r2, r2, #1
 8013174:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	6a1a      	ldr	r2, [r3, #32]
 801317c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013180:	4013      	ands	r3, r2
 8013182:	2b00      	cmp	r3, #0
 8013184:	d10f      	bne.n	80131a6 <HAL_TIM_Base_Stop_IT+0x48>
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	6a1a      	ldr	r2, [r3, #32]
 801318c:	f240 4344 	movw	r3, #1092	; 0x444
 8013190:	4013      	ands	r3, r2
 8013192:	2b00      	cmp	r3, #0
 8013194:	d107      	bne.n	80131a6 <HAL_TIM_Base_Stop_IT+0x48>
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	681a      	ldr	r2, [r3, #0]
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	f022 0201 	bic.w	r2, r2, #1
 80131a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80131a6:	2300      	movs	r3, #0
}
 80131a8:	4618      	mov	r0, r3
 80131aa:	370c      	adds	r7, #12
 80131ac:	46bd      	mov	sp, r7
 80131ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b2:	4770      	bx	lr

080131b4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b082      	sub	sp, #8
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d101      	bne.n	80131c6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80131c2:	2301      	movs	r3, #1
 80131c4:	e01d      	b.n	8013202 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80131cc:	b2db      	uxtb	r3, r3
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d106      	bne.n	80131e0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	2200      	movs	r2, #0
 80131d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f000 f815 	bl	801320a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	2202      	movs	r2, #2
 80131e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	3304      	adds	r3, #4
 80131f0:	4619      	mov	r1, r3
 80131f2:	4610      	mov	r0, r2
 80131f4:	f000 fe1c 	bl	8013e30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2201      	movs	r2, #1
 80131fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013200:	2300      	movs	r3, #0
}
 8013202:	4618      	mov	r0, r3
 8013204:	3708      	adds	r7, #8
 8013206:	46bd      	mov	sp, r7
 8013208:	bd80      	pop	{r7, pc}

0801320a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 801320a:	b480      	push	{r7}
 801320c:	b083      	sub	sp, #12
 801320e:	af00      	add	r7, sp, #0
 8013210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8013212:	bf00      	nop
 8013214:	370c      	adds	r7, #12
 8013216:	46bd      	mov	sp, r7
 8013218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321c:	4770      	bx	lr
	...

08013220 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b084      	sub	sp, #16
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
 8013228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801322a:	683b      	ldr	r3, [r7, #0]
 801322c:	2b0c      	cmp	r3, #12
 801322e:	d841      	bhi.n	80132b4 <HAL_TIM_OC_Start_IT+0x94>
 8013230:	a201      	add	r2, pc, #4	; (adr r2, 8013238 <HAL_TIM_OC_Start_IT+0x18>)
 8013232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013236:	bf00      	nop
 8013238:	0801326d 	.word	0x0801326d
 801323c:	080132b5 	.word	0x080132b5
 8013240:	080132b5 	.word	0x080132b5
 8013244:	080132b5 	.word	0x080132b5
 8013248:	0801327f 	.word	0x0801327f
 801324c:	080132b5 	.word	0x080132b5
 8013250:	080132b5 	.word	0x080132b5
 8013254:	080132b5 	.word	0x080132b5
 8013258:	08013291 	.word	0x08013291
 801325c:	080132b5 	.word	0x080132b5
 8013260:	080132b5 	.word	0x080132b5
 8013264:	080132b5 	.word	0x080132b5
 8013268:	080132a3 	.word	0x080132a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	68da      	ldr	r2, [r3, #12]
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	f042 0202 	orr.w	r2, r2, #2
 801327a:	60da      	str	r2, [r3, #12]
      break;
 801327c:	e01b      	b.n	80132b6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	68da      	ldr	r2, [r3, #12]
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	f042 0204 	orr.w	r2, r2, #4
 801328c:	60da      	str	r2, [r3, #12]
      break;
 801328e:	e012      	b.n	80132b6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	68da      	ldr	r2, [r3, #12]
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	f042 0208 	orr.w	r2, r2, #8
 801329e:	60da      	str	r2, [r3, #12]
      break;
 80132a0:	e009      	b.n	80132b6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	68da      	ldr	r2, [r3, #12]
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	f042 0210 	orr.w	r2, r2, #16
 80132b0:	60da      	str	r2, [r3, #12]
      break;
 80132b2:	e000      	b.n	80132b6 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80132b4:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	2201      	movs	r2, #1
 80132bc:	6839      	ldr	r1, [r7, #0]
 80132be:	4618      	mov	r0, r3
 80132c0:	f001 f8a0 	bl	8014404 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	4a15      	ldr	r2, [pc, #84]	; (8013320 <HAL_TIM_OC_Start_IT+0x100>)
 80132ca:	4293      	cmp	r3, r2
 80132cc:	d004      	beq.n	80132d8 <HAL_TIM_OC_Start_IT+0xb8>
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	4a14      	ldr	r2, [pc, #80]	; (8013324 <HAL_TIM_OC_Start_IT+0x104>)
 80132d4:	4293      	cmp	r3, r2
 80132d6:	d101      	bne.n	80132dc <HAL_TIM_OC_Start_IT+0xbc>
 80132d8:	2301      	movs	r3, #1
 80132da:	e000      	b.n	80132de <HAL_TIM_OC_Start_IT+0xbe>
 80132dc:	2300      	movs	r3, #0
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d007      	beq.n	80132f2 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80132f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	689b      	ldr	r3, [r3, #8]
 80132f8:	f003 0307 	and.w	r3, r3, #7
 80132fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	2b06      	cmp	r3, #6
 8013302:	d007      	beq.n	8013314 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	681a      	ldr	r2, [r3, #0]
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	f042 0201 	orr.w	r2, r2, #1
 8013312:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013314:	2300      	movs	r3, #0
}
 8013316:	4618      	mov	r0, r3
 8013318:	3710      	adds	r7, #16
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}
 801331e:	bf00      	nop
 8013320:	40010000 	.word	0x40010000
 8013324:	40010400 	.word	0x40010400

08013328 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013328:	b580      	push	{r7, lr}
 801332a:	b082      	sub	sp, #8
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
 8013330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013332:	683b      	ldr	r3, [r7, #0]
 8013334:	2b0c      	cmp	r3, #12
 8013336:	d841      	bhi.n	80133bc <HAL_TIM_OC_Stop_IT+0x94>
 8013338:	a201      	add	r2, pc, #4	; (adr r2, 8013340 <HAL_TIM_OC_Stop_IT+0x18>)
 801333a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801333e:	bf00      	nop
 8013340:	08013375 	.word	0x08013375
 8013344:	080133bd 	.word	0x080133bd
 8013348:	080133bd 	.word	0x080133bd
 801334c:	080133bd 	.word	0x080133bd
 8013350:	08013387 	.word	0x08013387
 8013354:	080133bd 	.word	0x080133bd
 8013358:	080133bd 	.word	0x080133bd
 801335c:	080133bd 	.word	0x080133bd
 8013360:	08013399 	.word	0x08013399
 8013364:	080133bd 	.word	0x080133bd
 8013368:	080133bd 	.word	0x080133bd
 801336c:	080133bd 	.word	0x080133bd
 8013370:	080133ab 	.word	0x080133ab
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	68da      	ldr	r2, [r3, #12]
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	f022 0202 	bic.w	r2, r2, #2
 8013382:	60da      	str	r2, [r3, #12]
      break;
 8013384:	e01b      	b.n	80133be <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	68da      	ldr	r2, [r3, #12]
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	f022 0204 	bic.w	r2, r2, #4
 8013394:	60da      	str	r2, [r3, #12]
      break;
 8013396:	e012      	b.n	80133be <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	68da      	ldr	r2, [r3, #12]
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	f022 0208 	bic.w	r2, r2, #8
 80133a6:	60da      	str	r2, [r3, #12]
      break;
 80133a8:	e009      	b.n	80133be <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	68da      	ldr	r2, [r3, #12]
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	681b      	ldr	r3, [r3, #0]
 80133b4:	f022 0210 	bic.w	r2, r2, #16
 80133b8:	60da      	str	r2, [r3, #12]
      break;
 80133ba:	e000      	b.n	80133be <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 80133bc:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	2200      	movs	r2, #0
 80133c4:	6839      	ldr	r1, [r7, #0]
 80133c6:	4618      	mov	r0, r3
 80133c8:	f001 f81c 	bl	8014404 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	4a20      	ldr	r2, [pc, #128]	; (8013454 <HAL_TIM_OC_Stop_IT+0x12c>)
 80133d2:	4293      	cmp	r3, r2
 80133d4:	d004      	beq.n	80133e0 <HAL_TIM_OC_Stop_IT+0xb8>
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	4a1f      	ldr	r2, [pc, #124]	; (8013458 <HAL_TIM_OC_Stop_IT+0x130>)
 80133dc:	4293      	cmp	r3, r2
 80133de:	d101      	bne.n	80133e4 <HAL_TIM_OC_Stop_IT+0xbc>
 80133e0:	2301      	movs	r3, #1
 80133e2:	e000      	b.n	80133e6 <HAL_TIM_OC_Stop_IT+0xbe>
 80133e4:	2300      	movs	r3, #0
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d017      	beq.n	801341a <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	6a1a      	ldr	r2, [r3, #32]
 80133f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80133f4:	4013      	ands	r3, r2
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d10f      	bne.n	801341a <HAL_TIM_OC_Stop_IT+0xf2>
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	6a1a      	ldr	r2, [r3, #32]
 8013400:	f240 4344 	movw	r3, #1092	; 0x444
 8013404:	4013      	ands	r3, r2
 8013406:	2b00      	cmp	r3, #0
 8013408:	d107      	bne.n	801341a <HAL_TIM_OC_Stop_IT+0xf2>
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013418:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	6a1a      	ldr	r2, [r3, #32]
 8013420:	f241 1311 	movw	r3, #4369	; 0x1111
 8013424:	4013      	ands	r3, r2
 8013426:	2b00      	cmp	r3, #0
 8013428:	d10f      	bne.n	801344a <HAL_TIM_OC_Stop_IT+0x122>
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	6a1a      	ldr	r2, [r3, #32]
 8013430:	f240 4344 	movw	r3, #1092	; 0x444
 8013434:	4013      	ands	r3, r2
 8013436:	2b00      	cmp	r3, #0
 8013438:	d107      	bne.n	801344a <HAL_TIM_OC_Stop_IT+0x122>
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	681a      	ldr	r2, [r3, #0]
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	f022 0201 	bic.w	r2, r2, #1
 8013448:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801344a:	2300      	movs	r3, #0
}
 801344c:	4618      	mov	r0, r3
 801344e:	3708      	adds	r7, #8
 8013450:	46bd      	mov	sp, r7
 8013452:	bd80      	pop	{r7, pc}
 8013454:	40010000 	.word	0x40010000
 8013458:	40010400 	.word	0x40010400

0801345c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801345c:	b580      	push	{r7, lr}
 801345e:	b082      	sub	sp, #8
 8013460:	af00      	add	r7, sp, #0
 8013462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	2b00      	cmp	r3, #0
 8013468:	d101      	bne.n	801346e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801346a:	2301      	movs	r3, #1
 801346c:	e01d      	b.n	80134aa <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013474:	b2db      	uxtb	r3, r3
 8013476:	2b00      	cmp	r3, #0
 8013478:	d106      	bne.n	8013488 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	2200      	movs	r2, #0
 801347e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f000 f815 	bl	80134b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	2202      	movs	r2, #2
 801348c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681a      	ldr	r2, [r3, #0]
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	3304      	adds	r3, #4
 8013498:	4619      	mov	r1, r3
 801349a:	4610      	mov	r0, r2
 801349c:	f000 fcc8 	bl	8013e30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	2201      	movs	r2, #1
 80134a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80134a8:	2300      	movs	r3, #0
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3708      	adds	r7, #8
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}

080134b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80134b2:	b480      	push	{r7}
 80134b4:	b083      	sub	sp, #12
 80134b6:	af00      	add	r7, sp, #0
 80134b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80134ba:	bf00      	nop
 80134bc:	370c      	adds	r7, #12
 80134be:	46bd      	mov	sp, r7
 80134c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c4:	4770      	bx	lr
	...

080134c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b084      	sub	sp, #16
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
 80134d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	2201      	movs	r2, #1
 80134d8:	6839      	ldr	r1, [r7, #0]
 80134da:	4618      	mov	r0, r3
 80134dc:	f000 ff92 	bl	8014404 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	4a15      	ldr	r2, [pc, #84]	; (801353c <HAL_TIM_PWM_Start+0x74>)
 80134e6:	4293      	cmp	r3, r2
 80134e8:	d004      	beq.n	80134f4 <HAL_TIM_PWM_Start+0x2c>
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	4a14      	ldr	r2, [pc, #80]	; (8013540 <HAL_TIM_PWM_Start+0x78>)
 80134f0:	4293      	cmp	r3, r2
 80134f2:	d101      	bne.n	80134f8 <HAL_TIM_PWM_Start+0x30>
 80134f4:	2301      	movs	r3, #1
 80134f6:	e000      	b.n	80134fa <HAL_TIM_PWM_Start+0x32>
 80134f8:	2300      	movs	r3, #0
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d007      	beq.n	801350e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801350c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	689b      	ldr	r3, [r3, #8]
 8013514:	f003 0307 	and.w	r3, r3, #7
 8013518:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	2b06      	cmp	r3, #6
 801351e:	d007      	beq.n	8013530 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	681a      	ldr	r2, [r3, #0]
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	f042 0201 	orr.w	r2, r2, #1
 801352e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013530:	2300      	movs	r3, #0
}
 8013532:	4618      	mov	r0, r3
 8013534:	3710      	adds	r7, #16
 8013536:	46bd      	mov	sp, r7
 8013538:	bd80      	pop	{r7, pc}
 801353a:	bf00      	nop
 801353c:	40010000 	.word	0x40010000
 8013540:	40010400 	.word	0x40010400

08013544 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b082      	sub	sp, #8
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
 801354c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	2200      	movs	r2, #0
 8013554:	6839      	ldr	r1, [r7, #0]
 8013556:	4618      	mov	r0, r3
 8013558:	f000 ff54 	bl	8014404 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	4a22      	ldr	r2, [pc, #136]	; (80135ec <HAL_TIM_PWM_Stop+0xa8>)
 8013562:	4293      	cmp	r3, r2
 8013564:	d004      	beq.n	8013570 <HAL_TIM_PWM_Stop+0x2c>
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	4a21      	ldr	r2, [pc, #132]	; (80135f0 <HAL_TIM_PWM_Stop+0xac>)
 801356c:	4293      	cmp	r3, r2
 801356e:	d101      	bne.n	8013574 <HAL_TIM_PWM_Stop+0x30>
 8013570:	2301      	movs	r3, #1
 8013572:	e000      	b.n	8013576 <HAL_TIM_PWM_Stop+0x32>
 8013574:	2300      	movs	r3, #0
 8013576:	2b00      	cmp	r3, #0
 8013578:	d017      	beq.n	80135aa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	6a1a      	ldr	r2, [r3, #32]
 8013580:	f241 1311 	movw	r3, #4369	; 0x1111
 8013584:	4013      	ands	r3, r2
 8013586:	2b00      	cmp	r3, #0
 8013588:	d10f      	bne.n	80135aa <HAL_TIM_PWM_Stop+0x66>
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	6a1a      	ldr	r2, [r3, #32]
 8013590:	f240 4344 	movw	r3, #1092	; 0x444
 8013594:	4013      	ands	r3, r2
 8013596:	2b00      	cmp	r3, #0
 8013598:	d107      	bne.n	80135aa <HAL_TIM_PWM_Stop+0x66>
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80135a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	6a1a      	ldr	r2, [r3, #32]
 80135b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80135b4:	4013      	ands	r3, r2
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d10f      	bne.n	80135da <HAL_TIM_PWM_Stop+0x96>
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	6a1a      	ldr	r2, [r3, #32]
 80135c0:	f240 4344 	movw	r3, #1092	; 0x444
 80135c4:	4013      	ands	r3, r2
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d107      	bne.n	80135da <HAL_TIM_PWM_Stop+0x96>
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	681a      	ldr	r2, [r3, #0]
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	f022 0201 	bic.w	r2, r2, #1
 80135d8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	2201      	movs	r2, #1
 80135de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80135e2:	2300      	movs	r3, #0
}
 80135e4:	4618      	mov	r0, r3
 80135e6:	3708      	adds	r7, #8
 80135e8:	46bd      	mov	sp, r7
 80135ea:	bd80      	pop	{r7, pc}
 80135ec:	40010000 	.word	0x40010000
 80135f0:	40010400 	.word	0x40010400

080135f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b086      	sub	sp, #24
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
 80135fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d101      	bne.n	8013608 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013604:	2301      	movs	r3, #1
 8013606:	e083      	b.n	8013710 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801360e:	b2db      	uxtb	r3, r3
 8013610:	2b00      	cmp	r3, #0
 8013612:	d106      	bne.n	8013622 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2200      	movs	r2, #0
 8013618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f7fb f82f 	bl	800e680 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	2202      	movs	r2, #2
 8013626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	689b      	ldr	r3, [r3, #8]
 8013630:	687a      	ldr	r2, [r7, #4]
 8013632:	6812      	ldr	r2, [r2, #0]
 8013634:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013638:	f023 0307 	bic.w	r3, r3, #7
 801363c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	681a      	ldr	r2, [r3, #0]
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	3304      	adds	r3, #4
 8013646:	4619      	mov	r1, r3
 8013648:	4610      	mov	r0, r2
 801364a:	f000 fbf1 	bl	8013e30 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	689b      	ldr	r3, [r3, #8]
 8013654:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	699b      	ldr	r3, [r3, #24]
 801365c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	6a1b      	ldr	r3, [r3, #32]
 8013664:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8013666:	683b      	ldr	r3, [r7, #0]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	697a      	ldr	r2, [r7, #20]
 801366c:	4313      	orrs	r3, r2
 801366e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8013670:	693b      	ldr	r3, [r7, #16]
 8013672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013676:	f023 0303 	bic.w	r3, r3, #3
 801367a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 801367c:	683b      	ldr	r3, [r7, #0]
 801367e:	689a      	ldr	r2, [r3, #8]
 8013680:	683b      	ldr	r3, [r7, #0]
 8013682:	699b      	ldr	r3, [r3, #24]
 8013684:	021b      	lsls	r3, r3, #8
 8013686:	4313      	orrs	r3, r2
 8013688:	693a      	ldr	r2, [r7, #16]
 801368a:	4313      	orrs	r3, r2
 801368c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 801368e:	693b      	ldr	r3, [r7, #16]
 8013690:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8013694:	f023 030c 	bic.w	r3, r3, #12
 8013698:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801369a:	693b      	ldr	r3, [r7, #16]
 801369c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80136a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80136a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80136a6:	683b      	ldr	r3, [r7, #0]
 80136a8:	68da      	ldr	r2, [r3, #12]
 80136aa:	683b      	ldr	r3, [r7, #0]
 80136ac:	69db      	ldr	r3, [r3, #28]
 80136ae:	021b      	lsls	r3, r3, #8
 80136b0:	4313      	orrs	r3, r2
 80136b2:	693a      	ldr	r2, [r7, #16]
 80136b4:	4313      	orrs	r3, r2
 80136b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80136b8:	683b      	ldr	r3, [r7, #0]
 80136ba:	691b      	ldr	r3, [r3, #16]
 80136bc:	011a      	lsls	r2, r3, #4
 80136be:	683b      	ldr	r3, [r7, #0]
 80136c0:	6a1b      	ldr	r3, [r3, #32]
 80136c2:	031b      	lsls	r3, r3, #12
 80136c4:	4313      	orrs	r3, r2
 80136c6:	693a      	ldr	r2, [r7, #16]
 80136c8:	4313      	orrs	r3, r2
 80136ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80136d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80136da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80136dc:	683b      	ldr	r3, [r7, #0]
 80136de:	685a      	ldr	r2, [r3, #4]
 80136e0:	683b      	ldr	r3, [r7, #0]
 80136e2:	695b      	ldr	r3, [r3, #20]
 80136e4:	011b      	lsls	r3, r3, #4
 80136e6:	4313      	orrs	r3, r2
 80136e8:	68fa      	ldr	r2, [r7, #12]
 80136ea:	4313      	orrs	r3, r2
 80136ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	697a      	ldr	r2, [r7, #20]
 80136f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	693a      	ldr	r2, [r7, #16]
 80136fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	68fa      	ldr	r2, [r7, #12]
 8013704:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	2201      	movs	r2, #1
 801370a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801370e:	2300      	movs	r3, #0
}
 8013710:	4618      	mov	r0, r3
 8013712:	3718      	adds	r7, #24
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}

08013718 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
 8013720:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8013722:	683b      	ldr	r3, [r7, #0]
 8013724:	2b00      	cmp	r3, #0
 8013726:	d002      	beq.n	801372e <HAL_TIM_Encoder_Start+0x16>
 8013728:	2b04      	cmp	r3, #4
 801372a:	d008      	beq.n	801373e <HAL_TIM_Encoder_Start+0x26>
 801372c:	e00f      	b.n	801374e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	2201      	movs	r2, #1
 8013734:	2100      	movs	r1, #0
 8013736:	4618      	mov	r0, r3
 8013738:	f000 fe64 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 801373c:	e016      	b.n	801376c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	2201      	movs	r2, #1
 8013744:	2104      	movs	r1, #4
 8013746:	4618      	mov	r0, r3
 8013748:	f000 fe5c 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 801374c:	e00e      	b.n	801376c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	2201      	movs	r2, #1
 8013754:	2100      	movs	r1, #0
 8013756:	4618      	mov	r0, r3
 8013758:	f000 fe54 	bl	8014404 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	2201      	movs	r2, #1
 8013762:	2104      	movs	r1, #4
 8013764:	4618      	mov	r0, r3
 8013766:	f000 fe4d 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 801376a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	f042 0201 	orr.w	r2, r2, #1
 801377a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801377c:	2300      	movs	r3, #0
}
 801377e:	4618      	mov	r0, r3
 8013780:	3708      	adds	r7, #8
 8013782:	46bd      	mov	sp, r7
 8013784:	bd80      	pop	{r7, pc}

08013786 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013786:	b580      	push	{r7, lr}
 8013788:	b082      	sub	sp, #8
 801378a:	af00      	add	r7, sp, #0
 801378c:	6078      	str	r0, [r7, #4]
 801378e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8013790:	683b      	ldr	r3, [r7, #0]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d002      	beq.n	801379c <HAL_TIM_Encoder_Stop+0x16>
 8013796:	2b04      	cmp	r3, #4
 8013798:	d008      	beq.n	80137ac <HAL_TIM_Encoder_Stop+0x26>
 801379a:	e00f      	b.n	80137bc <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	2200      	movs	r2, #0
 80137a2:	2100      	movs	r1, #0
 80137a4:	4618      	mov	r0, r3
 80137a6:	f000 fe2d 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 80137aa:	e016      	b.n	80137da <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	2200      	movs	r2, #0
 80137b2:	2104      	movs	r1, #4
 80137b4:	4618      	mov	r0, r3
 80137b6:	f000 fe25 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 80137ba:	e00e      	b.n	80137da <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	2200      	movs	r2, #0
 80137c2:	2100      	movs	r1, #0
 80137c4:	4618      	mov	r0, r3
 80137c6:	f000 fe1d 	bl	8014404 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	2200      	movs	r2, #0
 80137d0:	2104      	movs	r1, #4
 80137d2:	4618      	mov	r0, r3
 80137d4:	f000 fe16 	bl	8014404 <TIM_CCxChannelCmd>
      break;
 80137d8:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	6a1a      	ldr	r2, [r3, #32]
 80137e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80137e4:	4013      	ands	r3, r2
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d10f      	bne.n	801380a <HAL_TIM_Encoder_Stop+0x84>
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	6a1a      	ldr	r2, [r3, #32]
 80137f0:	f240 4344 	movw	r3, #1092	; 0x444
 80137f4:	4013      	ands	r3, r2
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d107      	bne.n	801380a <HAL_TIM_Encoder_Stop+0x84>
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	681b      	ldr	r3, [r3, #0]
 80137fe:	681a      	ldr	r2, [r3, #0]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	f022 0201 	bic.w	r2, r2, #1
 8013808:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801380a:	2300      	movs	r3, #0
}
 801380c:	4618      	mov	r0, r3
 801380e:	3708      	adds	r7, #8
 8013810:	46bd      	mov	sp, r7
 8013812:	bd80      	pop	{r7, pc}

08013814 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013814:	b580      	push	{r7, lr}
 8013816:	b082      	sub	sp, #8
 8013818:	af00      	add	r7, sp, #0
 801381a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	691b      	ldr	r3, [r3, #16]
 8013822:	f003 0302 	and.w	r3, r3, #2
 8013826:	2b02      	cmp	r3, #2
 8013828:	d122      	bne.n	8013870 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	68db      	ldr	r3, [r3, #12]
 8013830:	f003 0302 	and.w	r3, r3, #2
 8013834:	2b02      	cmp	r3, #2
 8013836:	d11b      	bne.n	8013870 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	f06f 0202 	mvn.w	r2, #2
 8013840:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	2201      	movs	r2, #1
 8013846:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	699b      	ldr	r3, [r3, #24]
 801384e:	f003 0303 	and.w	r3, r3, #3
 8013852:	2b00      	cmp	r3, #0
 8013854:	d003      	beq.n	801385e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013856:	6878      	ldr	r0, [r7, #4]
 8013858:	f000 facb 	bl	8013df2 <HAL_TIM_IC_CaptureCallback>
 801385c:	e005      	b.n	801386a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801385e:	6878      	ldr	r0, [r7, #4]
 8013860:	f000 fabd 	bl	8013dde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013864:	6878      	ldr	r0, [r7, #4]
 8013866:	f000 face 	bl	8013e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	2200      	movs	r2, #0
 801386e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	691b      	ldr	r3, [r3, #16]
 8013876:	f003 0304 	and.w	r3, r3, #4
 801387a:	2b04      	cmp	r3, #4
 801387c:	d122      	bne.n	80138c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	68db      	ldr	r3, [r3, #12]
 8013884:	f003 0304 	and.w	r3, r3, #4
 8013888:	2b04      	cmp	r3, #4
 801388a:	d11b      	bne.n	80138c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	f06f 0204 	mvn.w	r2, #4
 8013894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	2202      	movs	r2, #2
 801389a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	699b      	ldr	r3, [r3, #24]
 80138a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d003      	beq.n	80138b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80138aa:	6878      	ldr	r0, [r7, #4]
 80138ac:	f000 faa1 	bl	8013df2 <HAL_TIM_IC_CaptureCallback>
 80138b0:	e005      	b.n	80138be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80138b2:	6878      	ldr	r0, [r7, #4]
 80138b4:	f000 fa93 	bl	8013dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80138b8:	6878      	ldr	r0, [r7, #4]
 80138ba:	f000 faa4 	bl	8013e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	2200      	movs	r2, #0
 80138c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	691b      	ldr	r3, [r3, #16]
 80138ca:	f003 0308 	and.w	r3, r3, #8
 80138ce:	2b08      	cmp	r3, #8
 80138d0:	d122      	bne.n	8013918 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	68db      	ldr	r3, [r3, #12]
 80138d8:	f003 0308 	and.w	r3, r3, #8
 80138dc:	2b08      	cmp	r3, #8
 80138de:	d11b      	bne.n	8013918 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	f06f 0208 	mvn.w	r2, #8
 80138e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	2204      	movs	r2, #4
 80138ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	69db      	ldr	r3, [r3, #28]
 80138f6:	f003 0303 	and.w	r3, r3, #3
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d003      	beq.n	8013906 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f000 fa77 	bl	8013df2 <HAL_TIM_IC_CaptureCallback>
 8013904:	e005      	b.n	8013912 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	f000 fa69 	bl	8013dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801390c:	6878      	ldr	r0, [r7, #4]
 801390e:	f000 fa7a 	bl	8013e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	2200      	movs	r2, #0
 8013916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	691b      	ldr	r3, [r3, #16]
 801391e:	f003 0310 	and.w	r3, r3, #16
 8013922:	2b10      	cmp	r3, #16
 8013924:	d122      	bne.n	801396c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	68db      	ldr	r3, [r3, #12]
 801392c:	f003 0310 	and.w	r3, r3, #16
 8013930:	2b10      	cmp	r3, #16
 8013932:	d11b      	bne.n	801396c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	f06f 0210 	mvn.w	r2, #16
 801393c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	2208      	movs	r2, #8
 8013942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	69db      	ldr	r3, [r3, #28]
 801394a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801394e:	2b00      	cmp	r3, #0
 8013950:	d003      	beq.n	801395a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f000 fa4d 	bl	8013df2 <HAL_TIM_IC_CaptureCallback>
 8013958:	e005      	b.n	8013966 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f000 fa3f 	bl	8013dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013960:	6878      	ldr	r0, [r7, #4]
 8013962:	f000 fa50 	bl	8013e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2200      	movs	r2, #0
 801396a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	691b      	ldr	r3, [r3, #16]
 8013972:	f003 0301 	and.w	r3, r3, #1
 8013976:	2b01      	cmp	r3, #1
 8013978:	d10e      	bne.n	8013998 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	68db      	ldr	r3, [r3, #12]
 8013980:	f003 0301 	and.w	r3, r3, #1
 8013984:	2b01      	cmp	r3, #1
 8013986:	d107      	bne.n	8013998 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	f06f 0201 	mvn.w	r2, #1
 8013990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013992:	6878      	ldr	r0, [r7, #4]
 8013994:	f7f7 fe12 	bl	800b5bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	691b      	ldr	r3, [r3, #16]
 801399e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80139a2:	2b80      	cmp	r3, #128	; 0x80
 80139a4:	d10e      	bne.n	80139c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	68db      	ldr	r3, [r3, #12]
 80139ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80139b0:	2b80      	cmp	r3, #128	; 0x80
 80139b2:	d107      	bne.n	80139c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80139bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f000 fee8 	bl	8014794 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	691b      	ldr	r3, [r3, #16]
 80139ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80139ce:	2b40      	cmp	r3, #64	; 0x40
 80139d0:	d10e      	bne.n	80139f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	68db      	ldr	r3, [r3, #12]
 80139d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80139dc:	2b40      	cmp	r3, #64	; 0x40
 80139de:	d107      	bne.n	80139f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80139e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80139ea:	6878      	ldr	r0, [r7, #4]
 80139ec:	f000 fa15 	bl	8013e1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	691b      	ldr	r3, [r3, #16]
 80139f6:	f003 0320 	and.w	r3, r3, #32
 80139fa:	2b20      	cmp	r3, #32
 80139fc:	d10e      	bne.n	8013a1c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	68db      	ldr	r3, [r3, #12]
 8013a04:	f003 0320 	and.w	r3, r3, #32
 8013a08:	2b20      	cmp	r3, #32
 8013a0a:	d107      	bne.n	8013a1c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	f06f 0220 	mvn.w	r2, #32
 8013a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013a16:	6878      	ldr	r0, [r7, #4]
 8013a18:	f000 feb2 	bl	8014780 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013a1c:	bf00      	nop
 8013a1e:	3708      	adds	r7, #8
 8013a20:	46bd      	mov	sp, r7
 8013a22:	bd80      	pop	{r7, pc}

08013a24 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b084      	sub	sp, #16
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	60f8      	str	r0, [r7, #12]
 8013a2c:	60b9      	str	r1, [r7, #8]
 8013a2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013a36:	2b01      	cmp	r3, #1
 8013a38:	d101      	bne.n	8013a3e <HAL_TIM_OC_ConfigChannel+0x1a>
 8013a3a:	2302      	movs	r3, #2
 8013a3c:	e04e      	b.n	8013adc <HAL_TIM_OC_ConfigChannel+0xb8>
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	2201      	movs	r2, #1
 8013a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	2202      	movs	r2, #2
 8013a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	2b0c      	cmp	r3, #12
 8013a52:	d839      	bhi.n	8013ac8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8013a54:	a201      	add	r2, pc, #4	; (adr r2, 8013a5c <HAL_TIM_OC_ConfigChannel+0x38>)
 8013a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a5a:	bf00      	nop
 8013a5c:	08013a91 	.word	0x08013a91
 8013a60:	08013ac9 	.word	0x08013ac9
 8013a64:	08013ac9 	.word	0x08013ac9
 8013a68:	08013ac9 	.word	0x08013ac9
 8013a6c:	08013a9f 	.word	0x08013a9f
 8013a70:	08013ac9 	.word	0x08013ac9
 8013a74:	08013ac9 	.word	0x08013ac9
 8013a78:	08013ac9 	.word	0x08013ac9
 8013a7c:	08013aad 	.word	0x08013aad
 8013a80:	08013ac9 	.word	0x08013ac9
 8013a84:	08013ac9 	.word	0x08013ac9
 8013a88:	08013ac9 	.word	0x08013ac9
 8013a8c:	08013abb 	.word	0x08013abb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	68b9      	ldr	r1, [r7, #8]
 8013a96:	4618      	mov	r0, r3
 8013a98:	f000 fa6a 	bl	8013f70 <TIM_OC1_SetConfig>
      break;
 8013a9c:	e015      	b.n	8013aca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	68b9      	ldr	r1, [r7, #8]
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f000 fad3 	bl	8014050 <TIM_OC2_SetConfig>
      break;
 8013aaa:	e00e      	b.n	8013aca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	68b9      	ldr	r1, [r7, #8]
 8013ab2:	4618      	mov	r0, r3
 8013ab4:	f000 fb42 	bl	801413c <TIM_OC3_SetConfig>
      break;
 8013ab8:	e007      	b.n	8013aca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	68b9      	ldr	r1, [r7, #8]
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	f000 fbaf 	bl	8014224 <TIM_OC4_SetConfig>
      break;
 8013ac6:	e000      	b.n	8013aca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8013ac8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	2201      	movs	r2, #1
 8013ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	2200      	movs	r2, #0
 8013ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013ada:	2300      	movs	r3, #0
}
 8013adc:	4618      	mov	r0, r3
 8013ade:	3710      	adds	r7, #16
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	bd80      	pop	{r7, pc}

08013ae4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b084      	sub	sp, #16
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	60f8      	str	r0, [r7, #12]
 8013aec:	60b9      	str	r1, [r7, #8]
 8013aee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013af6:	2b01      	cmp	r3, #1
 8013af8:	d101      	bne.n	8013afe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8013afa:	2302      	movs	r3, #2
 8013afc:	e0b4      	b.n	8013c68 <HAL_TIM_PWM_ConfigChannel+0x184>
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	2201      	movs	r2, #1
 8013b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	2202      	movs	r2, #2
 8013b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2b0c      	cmp	r3, #12
 8013b12:	f200 809f 	bhi.w	8013c54 <HAL_TIM_PWM_ConfigChannel+0x170>
 8013b16:	a201      	add	r2, pc, #4	; (adr r2, 8013b1c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8013b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b1c:	08013b51 	.word	0x08013b51
 8013b20:	08013c55 	.word	0x08013c55
 8013b24:	08013c55 	.word	0x08013c55
 8013b28:	08013c55 	.word	0x08013c55
 8013b2c:	08013b91 	.word	0x08013b91
 8013b30:	08013c55 	.word	0x08013c55
 8013b34:	08013c55 	.word	0x08013c55
 8013b38:	08013c55 	.word	0x08013c55
 8013b3c:	08013bd3 	.word	0x08013bd3
 8013b40:	08013c55 	.word	0x08013c55
 8013b44:	08013c55 	.word	0x08013c55
 8013b48:	08013c55 	.word	0x08013c55
 8013b4c:	08013c13 	.word	0x08013c13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	68b9      	ldr	r1, [r7, #8]
 8013b56:	4618      	mov	r0, r3
 8013b58:	f000 fa0a 	bl	8013f70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	699a      	ldr	r2, [r3, #24]
 8013b62:	68fb      	ldr	r3, [r7, #12]
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	f042 0208 	orr.w	r2, r2, #8
 8013b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	699a      	ldr	r2, [r3, #24]
 8013b72:	68fb      	ldr	r3, [r7, #12]
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	f022 0204 	bic.w	r2, r2, #4
 8013b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	6999      	ldr	r1, [r3, #24]
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	691a      	ldr	r2, [r3, #16]
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	430a      	orrs	r2, r1
 8013b8c:	619a      	str	r2, [r3, #24]
      break;
 8013b8e:	e062      	b.n	8013c56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	68b9      	ldr	r1, [r7, #8]
 8013b96:	4618      	mov	r0, r3
 8013b98:	f000 fa5a 	bl	8014050 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013b9c:	68fb      	ldr	r3, [r7, #12]
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	699a      	ldr	r2, [r3, #24]
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013baa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	699a      	ldr	r2, [r3, #24]
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013bba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	6999      	ldr	r1, [r3, #24]
 8013bc2:	68bb      	ldr	r3, [r7, #8]
 8013bc4:	691b      	ldr	r3, [r3, #16]
 8013bc6:	021a      	lsls	r2, r3, #8
 8013bc8:	68fb      	ldr	r3, [r7, #12]
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	430a      	orrs	r2, r1
 8013bce:	619a      	str	r2, [r3, #24]
      break;
 8013bd0:	e041      	b.n	8013c56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013bd2:	68fb      	ldr	r3, [r7, #12]
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	68b9      	ldr	r1, [r7, #8]
 8013bd8:	4618      	mov	r0, r3
 8013bda:	f000 faaf 	bl	801413c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	69da      	ldr	r2, [r3, #28]
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	f042 0208 	orr.w	r2, r2, #8
 8013bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	69da      	ldr	r2, [r3, #28]
 8013bf4:	68fb      	ldr	r3, [r7, #12]
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	f022 0204 	bic.w	r2, r2, #4
 8013bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	69d9      	ldr	r1, [r3, #28]
 8013c04:	68bb      	ldr	r3, [r7, #8]
 8013c06:	691a      	ldr	r2, [r3, #16]
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	430a      	orrs	r2, r1
 8013c0e:	61da      	str	r2, [r3, #28]
      break;
 8013c10:	e021      	b.n	8013c56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	68b9      	ldr	r1, [r7, #8]
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f000 fb03 	bl	8014224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	69da      	ldr	r2, [r3, #28]
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013c2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	69da      	ldr	r2, [r3, #28]
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013c3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013c3e:	68fb      	ldr	r3, [r7, #12]
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	69d9      	ldr	r1, [r3, #28]
 8013c44:	68bb      	ldr	r3, [r7, #8]
 8013c46:	691b      	ldr	r3, [r3, #16]
 8013c48:	021a      	lsls	r2, r3, #8
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	430a      	orrs	r2, r1
 8013c50:	61da      	str	r2, [r3, #28]
      break;
 8013c52:	e000      	b.n	8013c56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8013c54:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	2201      	movs	r2, #1
 8013c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	2200      	movs	r2, #0
 8013c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013c66:	2300      	movs	r3, #0
}
 8013c68:	4618      	mov	r0, r3
 8013c6a:	3710      	adds	r7, #16
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	bd80      	pop	{r7, pc}

08013c70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b084      	sub	sp, #16
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
 8013c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013c80:	2b01      	cmp	r3, #1
 8013c82:	d101      	bne.n	8013c88 <HAL_TIM_ConfigClockSource+0x18>
 8013c84:	2302      	movs	r3, #2
 8013c86:	e0a6      	b.n	8013dd6 <HAL_TIM_ConfigClockSource+0x166>
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	2201      	movs	r2, #1
 8013c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	2202      	movs	r2, #2
 8013c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	689b      	ldr	r3, [r3, #8]
 8013c9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8013ca6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013cae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	68fa      	ldr	r2, [r7, #12]
 8013cb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013cb8:	683b      	ldr	r3, [r7, #0]
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	2b40      	cmp	r3, #64	; 0x40
 8013cbe:	d067      	beq.n	8013d90 <HAL_TIM_ConfigClockSource+0x120>
 8013cc0:	2b40      	cmp	r3, #64	; 0x40
 8013cc2:	d80b      	bhi.n	8013cdc <HAL_TIM_ConfigClockSource+0x6c>
 8013cc4:	2b10      	cmp	r3, #16
 8013cc6:	d073      	beq.n	8013db0 <HAL_TIM_ConfigClockSource+0x140>
 8013cc8:	2b10      	cmp	r3, #16
 8013cca:	d802      	bhi.n	8013cd2 <HAL_TIM_ConfigClockSource+0x62>
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d06f      	beq.n	8013db0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8013cd0:	e078      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013cd2:	2b20      	cmp	r3, #32
 8013cd4:	d06c      	beq.n	8013db0 <HAL_TIM_ConfigClockSource+0x140>
 8013cd6:	2b30      	cmp	r3, #48	; 0x30
 8013cd8:	d06a      	beq.n	8013db0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8013cda:	e073      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013cdc:	2b70      	cmp	r3, #112	; 0x70
 8013cde:	d00d      	beq.n	8013cfc <HAL_TIM_ConfigClockSource+0x8c>
 8013ce0:	2b70      	cmp	r3, #112	; 0x70
 8013ce2:	d804      	bhi.n	8013cee <HAL_TIM_ConfigClockSource+0x7e>
 8013ce4:	2b50      	cmp	r3, #80	; 0x50
 8013ce6:	d033      	beq.n	8013d50 <HAL_TIM_ConfigClockSource+0xe0>
 8013ce8:	2b60      	cmp	r3, #96	; 0x60
 8013cea:	d041      	beq.n	8013d70 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8013cec:	e06a      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013cf2:	d066      	beq.n	8013dc2 <HAL_TIM_ConfigClockSource+0x152>
 8013cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013cf8:	d017      	beq.n	8013d2a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8013cfa:	e063      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6818      	ldr	r0, [r3, #0]
 8013d00:	683b      	ldr	r3, [r7, #0]
 8013d02:	6899      	ldr	r1, [r3, #8]
 8013d04:	683b      	ldr	r3, [r7, #0]
 8013d06:	685a      	ldr	r2, [r3, #4]
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	68db      	ldr	r3, [r3, #12]
 8013d0c:	f000 fb5a 	bl	80143c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	689b      	ldr	r3, [r3, #8]
 8013d16:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013d1e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	68fa      	ldr	r2, [r7, #12]
 8013d26:	609a      	str	r2, [r3, #8]
      break;
 8013d28:	e04c      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	6818      	ldr	r0, [r3, #0]
 8013d2e:	683b      	ldr	r3, [r7, #0]
 8013d30:	6899      	ldr	r1, [r3, #8]
 8013d32:	683b      	ldr	r3, [r7, #0]
 8013d34:	685a      	ldr	r2, [r3, #4]
 8013d36:	683b      	ldr	r3, [r7, #0]
 8013d38:	68db      	ldr	r3, [r3, #12]
 8013d3a:	f000 fb43 	bl	80143c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	689a      	ldr	r2, [r3, #8]
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013d4c:	609a      	str	r2, [r3, #8]
      break;
 8013d4e:	e039      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	6818      	ldr	r0, [r3, #0]
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	6859      	ldr	r1, [r3, #4]
 8013d58:	683b      	ldr	r3, [r7, #0]
 8013d5a:	68db      	ldr	r3, [r3, #12]
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	f000 fab7 	bl	80142d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2150      	movs	r1, #80	; 0x50
 8013d68:	4618      	mov	r0, r3
 8013d6a:	f000 fb10 	bl	801438e <TIM_ITRx_SetConfig>
      break;
 8013d6e:	e029      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	6818      	ldr	r0, [r3, #0]
 8013d74:	683b      	ldr	r3, [r7, #0]
 8013d76:	6859      	ldr	r1, [r3, #4]
 8013d78:	683b      	ldr	r3, [r7, #0]
 8013d7a:	68db      	ldr	r3, [r3, #12]
 8013d7c:	461a      	mov	r2, r3
 8013d7e:	f000 fad6 	bl	801432e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	2160      	movs	r1, #96	; 0x60
 8013d88:	4618      	mov	r0, r3
 8013d8a:	f000 fb00 	bl	801438e <TIM_ITRx_SetConfig>
      break;
 8013d8e:	e019      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	6818      	ldr	r0, [r3, #0]
 8013d94:	683b      	ldr	r3, [r7, #0]
 8013d96:	6859      	ldr	r1, [r3, #4]
 8013d98:	683b      	ldr	r3, [r7, #0]
 8013d9a:	68db      	ldr	r3, [r3, #12]
 8013d9c:	461a      	mov	r2, r3
 8013d9e:	f000 fa97 	bl	80142d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	2140      	movs	r1, #64	; 0x40
 8013da8:	4618      	mov	r0, r3
 8013daa:	f000 faf0 	bl	801438e <TIM_ITRx_SetConfig>
      break;
 8013dae:	e009      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681a      	ldr	r2, [r3, #0]
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	4619      	mov	r1, r3
 8013dba:	4610      	mov	r0, r2
 8013dbc:	f000 fae7 	bl	801438e <TIM_ITRx_SetConfig>
      break;
 8013dc0:	e000      	b.n	8013dc4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8013dc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	2201      	movs	r2, #1
 8013dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	2200      	movs	r2, #0
 8013dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013dd4:	2300      	movs	r3, #0
}
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	3710      	adds	r7, #16
 8013dda:	46bd      	mov	sp, r7
 8013ddc:	bd80      	pop	{r7, pc}

08013dde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013dde:	b480      	push	{r7}
 8013de0:	b083      	sub	sp, #12
 8013de2:	af00      	add	r7, sp, #0
 8013de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013de6:	bf00      	nop
 8013de8:	370c      	adds	r7, #12
 8013dea:	46bd      	mov	sp, r7
 8013dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df0:	4770      	bx	lr

08013df2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013df2:	b480      	push	{r7}
 8013df4:	b083      	sub	sp, #12
 8013df6:	af00      	add	r7, sp, #0
 8013df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013dfa:	bf00      	nop
 8013dfc:	370c      	adds	r7, #12
 8013dfe:	46bd      	mov	sp, r7
 8013e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e04:	4770      	bx	lr

08013e06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013e06:	b480      	push	{r7}
 8013e08:	b083      	sub	sp, #12
 8013e0a:	af00      	add	r7, sp, #0
 8013e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013e0e:	bf00      	nop
 8013e10:	370c      	adds	r7, #12
 8013e12:	46bd      	mov	sp, r7
 8013e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e18:	4770      	bx	lr

08013e1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013e1a:	b480      	push	{r7}
 8013e1c:	b083      	sub	sp, #12
 8013e1e:	af00      	add	r7, sp, #0
 8013e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013e22:	bf00      	nop
 8013e24:	370c      	adds	r7, #12
 8013e26:	46bd      	mov	sp, r7
 8013e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e2c:	4770      	bx	lr
	...

08013e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8013e30:	b480      	push	{r7}
 8013e32:	b085      	sub	sp, #20
 8013e34:	af00      	add	r7, sp, #0
 8013e36:	6078      	str	r0, [r7, #4]
 8013e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	4a40      	ldr	r2, [pc, #256]	; (8013f44 <TIM_Base_SetConfig+0x114>)
 8013e44:	4293      	cmp	r3, r2
 8013e46:	d013      	beq.n	8013e70 <TIM_Base_SetConfig+0x40>
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013e4e:	d00f      	beq.n	8013e70 <TIM_Base_SetConfig+0x40>
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	4a3d      	ldr	r2, [pc, #244]	; (8013f48 <TIM_Base_SetConfig+0x118>)
 8013e54:	4293      	cmp	r3, r2
 8013e56:	d00b      	beq.n	8013e70 <TIM_Base_SetConfig+0x40>
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	4a3c      	ldr	r2, [pc, #240]	; (8013f4c <TIM_Base_SetConfig+0x11c>)
 8013e5c:	4293      	cmp	r3, r2
 8013e5e:	d007      	beq.n	8013e70 <TIM_Base_SetConfig+0x40>
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	4a3b      	ldr	r2, [pc, #236]	; (8013f50 <TIM_Base_SetConfig+0x120>)
 8013e64:	4293      	cmp	r3, r2
 8013e66:	d003      	beq.n	8013e70 <TIM_Base_SetConfig+0x40>
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	4a3a      	ldr	r2, [pc, #232]	; (8013f54 <TIM_Base_SetConfig+0x124>)
 8013e6c:	4293      	cmp	r3, r2
 8013e6e:	d108      	bne.n	8013e82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013e76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013e78:	683b      	ldr	r3, [r7, #0]
 8013e7a:	685b      	ldr	r3, [r3, #4]
 8013e7c:	68fa      	ldr	r2, [r7, #12]
 8013e7e:	4313      	orrs	r3, r2
 8013e80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	4a2f      	ldr	r2, [pc, #188]	; (8013f44 <TIM_Base_SetConfig+0x114>)
 8013e86:	4293      	cmp	r3, r2
 8013e88:	d02b      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013e90:	d027      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	4a2c      	ldr	r2, [pc, #176]	; (8013f48 <TIM_Base_SetConfig+0x118>)
 8013e96:	4293      	cmp	r3, r2
 8013e98:	d023      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	4a2b      	ldr	r2, [pc, #172]	; (8013f4c <TIM_Base_SetConfig+0x11c>)
 8013e9e:	4293      	cmp	r3, r2
 8013ea0:	d01f      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	4a2a      	ldr	r2, [pc, #168]	; (8013f50 <TIM_Base_SetConfig+0x120>)
 8013ea6:	4293      	cmp	r3, r2
 8013ea8:	d01b      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	4a29      	ldr	r2, [pc, #164]	; (8013f54 <TIM_Base_SetConfig+0x124>)
 8013eae:	4293      	cmp	r3, r2
 8013eb0:	d017      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	4a28      	ldr	r2, [pc, #160]	; (8013f58 <TIM_Base_SetConfig+0x128>)
 8013eb6:	4293      	cmp	r3, r2
 8013eb8:	d013      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	4a27      	ldr	r2, [pc, #156]	; (8013f5c <TIM_Base_SetConfig+0x12c>)
 8013ebe:	4293      	cmp	r3, r2
 8013ec0:	d00f      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	4a26      	ldr	r2, [pc, #152]	; (8013f60 <TIM_Base_SetConfig+0x130>)
 8013ec6:	4293      	cmp	r3, r2
 8013ec8:	d00b      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	4a25      	ldr	r2, [pc, #148]	; (8013f64 <TIM_Base_SetConfig+0x134>)
 8013ece:	4293      	cmp	r3, r2
 8013ed0:	d007      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	4a24      	ldr	r2, [pc, #144]	; (8013f68 <TIM_Base_SetConfig+0x138>)
 8013ed6:	4293      	cmp	r3, r2
 8013ed8:	d003      	beq.n	8013ee2 <TIM_Base_SetConfig+0xb2>
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	4a23      	ldr	r2, [pc, #140]	; (8013f6c <TIM_Base_SetConfig+0x13c>)
 8013ede:	4293      	cmp	r3, r2
 8013ee0:	d108      	bne.n	8013ef4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013ee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	68db      	ldr	r3, [r3, #12]
 8013eee:	68fa      	ldr	r2, [r7, #12]
 8013ef0:	4313      	orrs	r3, r2
 8013ef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013ef4:	68fb      	ldr	r3, [r7, #12]
 8013ef6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013efa:	683b      	ldr	r3, [r7, #0]
 8013efc:	695b      	ldr	r3, [r3, #20]
 8013efe:	4313      	orrs	r3, r2
 8013f00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	68fa      	ldr	r2, [r7, #12]
 8013f06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013f08:	683b      	ldr	r3, [r7, #0]
 8013f0a:	689a      	ldr	r2, [r3, #8]
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013f10:	683b      	ldr	r3, [r7, #0]
 8013f12:	681a      	ldr	r2, [r3, #0]
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	4a0a      	ldr	r2, [pc, #40]	; (8013f44 <TIM_Base_SetConfig+0x114>)
 8013f1c:	4293      	cmp	r3, r2
 8013f1e:	d003      	beq.n	8013f28 <TIM_Base_SetConfig+0xf8>
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	4a0c      	ldr	r2, [pc, #48]	; (8013f54 <TIM_Base_SetConfig+0x124>)
 8013f24:	4293      	cmp	r3, r2
 8013f26:	d103      	bne.n	8013f30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013f28:	683b      	ldr	r3, [r7, #0]
 8013f2a:	691a      	ldr	r2, [r3, #16]
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2201      	movs	r2, #1
 8013f34:	615a      	str	r2, [r3, #20]
}
 8013f36:	bf00      	nop
 8013f38:	3714      	adds	r7, #20
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f40:	4770      	bx	lr
 8013f42:	bf00      	nop
 8013f44:	40010000 	.word	0x40010000
 8013f48:	40000400 	.word	0x40000400
 8013f4c:	40000800 	.word	0x40000800
 8013f50:	40000c00 	.word	0x40000c00
 8013f54:	40010400 	.word	0x40010400
 8013f58:	40014000 	.word	0x40014000
 8013f5c:	40014400 	.word	0x40014400
 8013f60:	40014800 	.word	0x40014800
 8013f64:	40001800 	.word	0x40001800
 8013f68:	40001c00 	.word	0x40001c00
 8013f6c:	40002000 	.word	0x40002000

08013f70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013f70:	b480      	push	{r7}
 8013f72:	b087      	sub	sp, #28
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	6078      	str	r0, [r7, #4]
 8013f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	6a1b      	ldr	r3, [r3, #32]
 8013f7e:	f023 0201 	bic.w	r2, r3, #1
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	6a1b      	ldr	r3, [r3, #32]
 8013f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	685b      	ldr	r3, [r3, #4]
 8013f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	699b      	ldr	r3, [r3, #24]
 8013f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	f023 0303 	bic.w	r3, r3, #3
 8013fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013fa8:	683b      	ldr	r3, [r7, #0]
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	68fa      	ldr	r2, [r7, #12]
 8013fae:	4313      	orrs	r3, r2
 8013fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013fb2:	697b      	ldr	r3, [r7, #20]
 8013fb4:	f023 0302 	bic.w	r3, r3, #2
 8013fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013fba:	683b      	ldr	r3, [r7, #0]
 8013fbc:	689b      	ldr	r3, [r3, #8]
 8013fbe:	697a      	ldr	r2, [r7, #20]
 8013fc0:	4313      	orrs	r3, r2
 8013fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	4a20      	ldr	r2, [pc, #128]	; (8014048 <TIM_OC1_SetConfig+0xd8>)
 8013fc8:	4293      	cmp	r3, r2
 8013fca:	d003      	beq.n	8013fd4 <TIM_OC1_SetConfig+0x64>
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	4a1f      	ldr	r2, [pc, #124]	; (801404c <TIM_OC1_SetConfig+0xdc>)
 8013fd0:	4293      	cmp	r3, r2
 8013fd2:	d10c      	bne.n	8013fee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013fd4:	697b      	ldr	r3, [r7, #20]
 8013fd6:	f023 0308 	bic.w	r3, r3, #8
 8013fda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013fdc:	683b      	ldr	r3, [r7, #0]
 8013fde:	68db      	ldr	r3, [r3, #12]
 8013fe0:	697a      	ldr	r2, [r7, #20]
 8013fe2:	4313      	orrs	r3, r2
 8013fe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013fe6:	697b      	ldr	r3, [r7, #20]
 8013fe8:	f023 0304 	bic.w	r3, r3, #4
 8013fec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	4a15      	ldr	r2, [pc, #84]	; (8014048 <TIM_OC1_SetConfig+0xd8>)
 8013ff2:	4293      	cmp	r3, r2
 8013ff4:	d003      	beq.n	8013ffe <TIM_OC1_SetConfig+0x8e>
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	4a14      	ldr	r2, [pc, #80]	; (801404c <TIM_OC1_SetConfig+0xdc>)
 8013ffa:	4293      	cmp	r3, r2
 8013ffc:	d111      	bne.n	8014022 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013ffe:	693b      	ldr	r3, [r7, #16]
 8014000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8014006:	693b      	ldr	r3, [r7, #16]
 8014008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801400c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801400e:	683b      	ldr	r3, [r7, #0]
 8014010:	695b      	ldr	r3, [r3, #20]
 8014012:	693a      	ldr	r2, [r7, #16]
 8014014:	4313      	orrs	r3, r2
 8014016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8014018:	683b      	ldr	r3, [r7, #0]
 801401a:	699b      	ldr	r3, [r3, #24]
 801401c:	693a      	ldr	r2, [r7, #16]
 801401e:	4313      	orrs	r3, r2
 8014020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	693a      	ldr	r2, [r7, #16]
 8014026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	68fa      	ldr	r2, [r7, #12]
 801402c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	685a      	ldr	r2, [r3, #4]
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	697a      	ldr	r2, [r7, #20]
 801403a:	621a      	str	r2, [r3, #32]
}
 801403c:	bf00      	nop
 801403e:	371c      	adds	r7, #28
 8014040:	46bd      	mov	sp, r7
 8014042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014046:	4770      	bx	lr
 8014048:	40010000 	.word	0x40010000
 801404c:	40010400 	.word	0x40010400

08014050 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014050:	b480      	push	{r7}
 8014052:	b087      	sub	sp, #28
 8014054:	af00      	add	r7, sp, #0
 8014056:	6078      	str	r0, [r7, #4]
 8014058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	6a1b      	ldr	r3, [r3, #32]
 801405e:	f023 0210 	bic.w	r2, r3, #16
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	6a1b      	ldr	r3, [r3, #32]
 801406a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	685b      	ldr	r3, [r3, #4]
 8014070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	699b      	ldr	r3, [r3, #24]
 8014076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014086:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014088:	683b      	ldr	r3, [r7, #0]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	021b      	lsls	r3, r3, #8
 801408e:	68fa      	ldr	r2, [r7, #12]
 8014090:	4313      	orrs	r3, r2
 8014092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8014094:	697b      	ldr	r3, [r7, #20]
 8014096:	f023 0320 	bic.w	r3, r3, #32
 801409a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	689b      	ldr	r3, [r3, #8]
 80140a0:	011b      	lsls	r3, r3, #4
 80140a2:	697a      	ldr	r2, [r7, #20]
 80140a4:	4313      	orrs	r3, r2
 80140a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	4a22      	ldr	r2, [pc, #136]	; (8014134 <TIM_OC2_SetConfig+0xe4>)
 80140ac:	4293      	cmp	r3, r2
 80140ae:	d003      	beq.n	80140b8 <TIM_OC2_SetConfig+0x68>
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	4a21      	ldr	r2, [pc, #132]	; (8014138 <TIM_OC2_SetConfig+0xe8>)
 80140b4:	4293      	cmp	r3, r2
 80140b6:	d10d      	bne.n	80140d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80140b8:	697b      	ldr	r3, [r7, #20]
 80140ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80140be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	68db      	ldr	r3, [r3, #12]
 80140c4:	011b      	lsls	r3, r3, #4
 80140c6:	697a      	ldr	r2, [r7, #20]
 80140c8:	4313      	orrs	r3, r2
 80140ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80140cc:	697b      	ldr	r3, [r7, #20]
 80140ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80140d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	4a17      	ldr	r2, [pc, #92]	; (8014134 <TIM_OC2_SetConfig+0xe4>)
 80140d8:	4293      	cmp	r3, r2
 80140da:	d003      	beq.n	80140e4 <TIM_OC2_SetConfig+0x94>
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	4a16      	ldr	r2, [pc, #88]	; (8014138 <TIM_OC2_SetConfig+0xe8>)
 80140e0:	4293      	cmp	r3, r2
 80140e2:	d113      	bne.n	801410c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80140e4:	693b      	ldr	r3, [r7, #16]
 80140e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80140ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80140ec:	693b      	ldr	r3, [r7, #16]
 80140ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80140f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	695b      	ldr	r3, [r3, #20]
 80140f8:	009b      	lsls	r3, r3, #2
 80140fa:	693a      	ldr	r2, [r7, #16]
 80140fc:	4313      	orrs	r3, r2
 80140fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8014100:	683b      	ldr	r3, [r7, #0]
 8014102:	699b      	ldr	r3, [r3, #24]
 8014104:	009b      	lsls	r3, r3, #2
 8014106:	693a      	ldr	r2, [r7, #16]
 8014108:	4313      	orrs	r3, r2
 801410a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	693a      	ldr	r2, [r7, #16]
 8014110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	68fa      	ldr	r2, [r7, #12]
 8014116:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8014118:	683b      	ldr	r3, [r7, #0]
 801411a:	685a      	ldr	r2, [r3, #4]
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	697a      	ldr	r2, [r7, #20]
 8014124:	621a      	str	r2, [r3, #32]
}
 8014126:	bf00      	nop
 8014128:	371c      	adds	r7, #28
 801412a:	46bd      	mov	sp, r7
 801412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014130:	4770      	bx	lr
 8014132:	bf00      	nop
 8014134:	40010000 	.word	0x40010000
 8014138:	40010400 	.word	0x40010400

0801413c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801413c:	b480      	push	{r7}
 801413e:	b087      	sub	sp, #28
 8014140:	af00      	add	r7, sp, #0
 8014142:	6078      	str	r0, [r7, #4]
 8014144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	6a1b      	ldr	r3, [r3, #32]
 801414a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	6a1b      	ldr	r3, [r3, #32]
 8014156:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	685b      	ldr	r3, [r3, #4]
 801415c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	69db      	ldr	r3, [r3, #28]
 8014162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801416a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	f023 0303 	bic.w	r3, r3, #3
 8014172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014174:	683b      	ldr	r3, [r7, #0]
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	68fa      	ldr	r2, [r7, #12]
 801417a:	4313      	orrs	r3, r2
 801417c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801417e:	697b      	ldr	r3, [r7, #20]
 8014180:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8014186:	683b      	ldr	r3, [r7, #0]
 8014188:	689b      	ldr	r3, [r3, #8]
 801418a:	021b      	lsls	r3, r3, #8
 801418c:	697a      	ldr	r2, [r7, #20]
 801418e:	4313      	orrs	r3, r2
 8014190:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	4a21      	ldr	r2, [pc, #132]	; (801421c <TIM_OC3_SetConfig+0xe0>)
 8014196:	4293      	cmp	r3, r2
 8014198:	d003      	beq.n	80141a2 <TIM_OC3_SetConfig+0x66>
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	4a20      	ldr	r2, [pc, #128]	; (8014220 <TIM_OC3_SetConfig+0xe4>)
 801419e:	4293      	cmp	r3, r2
 80141a0:	d10d      	bne.n	80141be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80141a2:	697b      	ldr	r3, [r7, #20]
 80141a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80141a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80141aa:	683b      	ldr	r3, [r7, #0]
 80141ac:	68db      	ldr	r3, [r3, #12]
 80141ae:	021b      	lsls	r3, r3, #8
 80141b0:	697a      	ldr	r2, [r7, #20]
 80141b2:	4313      	orrs	r3, r2
 80141b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80141b6:	697b      	ldr	r3, [r7, #20]
 80141b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80141bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	4a16      	ldr	r2, [pc, #88]	; (801421c <TIM_OC3_SetConfig+0xe0>)
 80141c2:	4293      	cmp	r3, r2
 80141c4:	d003      	beq.n	80141ce <TIM_OC3_SetConfig+0x92>
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	4a15      	ldr	r2, [pc, #84]	; (8014220 <TIM_OC3_SetConfig+0xe4>)
 80141ca:	4293      	cmp	r3, r2
 80141cc:	d113      	bne.n	80141f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80141ce:	693b      	ldr	r3, [r7, #16]
 80141d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80141d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80141d6:	693b      	ldr	r3, [r7, #16]
 80141d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80141dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80141de:	683b      	ldr	r3, [r7, #0]
 80141e0:	695b      	ldr	r3, [r3, #20]
 80141e2:	011b      	lsls	r3, r3, #4
 80141e4:	693a      	ldr	r2, [r7, #16]
 80141e6:	4313      	orrs	r3, r2
 80141e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80141ea:	683b      	ldr	r3, [r7, #0]
 80141ec:	699b      	ldr	r3, [r3, #24]
 80141ee:	011b      	lsls	r3, r3, #4
 80141f0:	693a      	ldr	r2, [r7, #16]
 80141f2:	4313      	orrs	r3, r2
 80141f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	693a      	ldr	r2, [r7, #16]
 80141fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	68fa      	ldr	r2, [r7, #12]
 8014200:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8014202:	683b      	ldr	r3, [r7, #0]
 8014204:	685a      	ldr	r2, [r3, #4]
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	697a      	ldr	r2, [r7, #20]
 801420e:	621a      	str	r2, [r3, #32]
}
 8014210:	bf00      	nop
 8014212:	371c      	adds	r7, #28
 8014214:	46bd      	mov	sp, r7
 8014216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801421a:	4770      	bx	lr
 801421c:	40010000 	.word	0x40010000
 8014220:	40010400 	.word	0x40010400

08014224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014224:	b480      	push	{r7}
 8014226:	b087      	sub	sp, #28
 8014228:	af00      	add	r7, sp, #0
 801422a:	6078      	str	r0, [r7, #4]
 801422c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	6a1b      	ldr	r3, [r3, #32]
 8014232:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6a1b      	ldr	r3, [r3, #32]
 801423e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	69db      	ldr	r3, [r3, #28]
 801424a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801424c:	68fb      	ldr	r3, [r7, #12]
 801424e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801425a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801425c:	683b      	ldr	r3, [r7, #0]
 801425e:	681b      	ldr	r3, [r3, #0]
 8014260:	021b      	lsls	r3, r3, #8
 8014262:	68fa      	ldr	r2, [r7, #12]
 8014264:	4313      	orrs	r3, r2
 8014266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014268:	693b      	ldr	r3, [r7, #16]
 801426a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801426e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	689b      	ldr	r3, [r3, #8]
 8014274:	031b      	lsls	r3, r3, #12
 8014276:	693a      	ldr	r2, [r7, #16]
 8014278:	4313      	orrs	r3, r2
 801427a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	4a12      	ldr	r2, [pc, #72]	; (80142c8 <TIM_OC4_SetConfig+0xa4>)
 8014280:	4293      	cmp	r3, r2
 8014282:	d003      	beq.n	801428c <TIM_OC4_SetConfig+0x68>
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	4a11      	ldr	r2, [pc, #68]	; (80142cc <TIM_OC4_SetConfig+0xa8>)
 8014288:	4293      	cmp	r3, r2
 801428a:	d109      	bne.n	80142a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801428c:	697b      	ldr	r3, [r7, #20]
 801428e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8014292:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8014294:	683b      	ldr	r3, [r7, #0]
 8014296:	695b      	ldr	r3, [r3, #20]
 8014298:	019b      	lsls	r3, r3, #6
 801429a:	697a      	ldr	r2, [r7, #20]
 801429c:	4313      	orrs	r3, r2
 801429e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	697a      	ldr	r2, [r7, #20]
 80142a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	68fa      	ldr	r2, [r7, #12]
 80142aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	685a      	ldr	r2, [r3, #4]
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	693a      	ldr	r2, [r7, #16]
 80142b8:	621a      	str	r2, [r3, #32]
}
 80142ba:	bf00      	nop
 80142bc:	371c      	adds	r7, #28
 80142be:	46bd      	mov	sp, r7
 80142c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c4:	4770      	bx	lr
 80142c6:	bf00      	nop
 80142c8:	40010000 	.word	0x40010000
 80142cc:	40010400 	.word	0x40010400

080142d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80142d0:	b480      	push	{r7}
 80142d2:	b087      	sub	sp, #28
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	60f8      	str	r0, [r7, #12]
 80142d8:	60b9      	str	r1, [r7, #8]
 80142da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	6a1b      	ldr	r3, [r3, #32]
 80142e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	6a1b      	ldr	r3, [r3, #32]
 80142e6:	f023 0201 	bic.w	r2, r3, #1
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	699b      	ldr	r3, [r3, #24]
 80142f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80142f4:	693b      	ldr	r3, [r7, #16]
 80142f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80142fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	011b      	lsls	r3, r3, #4
 8014300:	693a      	ldr	r2, [r7, #16]
 8014302:	4313      	orrs	r3, r2
 8014304:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8014306:	697b      	ldr	r3, [r7, #20]
 8014308:	f023 030a 	bic.w	r3, r3, #10
 801430c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801430e:	697a      	ldr	r2, [r7, #20]
 8014310:	68bb      	ldr	r3, [r7, #8]
 8014312:	4313      	orrs	r3, r2
 8014314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	693a      	ldr	r2, [r7, #16]
 801431a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	697a      	ldr	r2, [r7, #20]
 8014320:	621a      	str	r2, [r3, #32]
}
 8014322:	bf00      	nop
 8014324:	371c      	adds	r7, #28
 8014326:	46bd      	mov	sp, r7
 8014328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801432c:	4770      	bx	lr

0801432e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801432e:	b480      	push	{r7}
 8014330:	b087      	sub	sp, #28
 8014332:	af00      	add	r7, sp, #0
 8014334:	60f8      	str	r0, [r7, #12]
 8014336:	60b9      	str	r1, [r7, #8]
 8014338:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801433a:	68fb      	ldr	r3, [r7, #12]
 801433c:	6a1b      	ldr	r3, [r3, #32]
 801433e:	f023 0210 	bic.w	r2, r3, #16
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	699b      	ldr	r3, [r3, #24]
 801434a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	6a1b      	ldr	r3, [r3, #32]
 8014350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8014352:	697b      	ldr	r3, [r7, #20]
 8014354:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8014358:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	031b      	lsls	r3, r3, #12
 801435e:	697a      	ldr	r2, [r7, #20]
 8014360:	4313      	orrs	r3, r2
 8014362:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801436a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 801436c:	68bb      	ldr	r3, [r7, #8]
 801436e:	011b      	lsls	r3, r3, #4
 8014370:	693a      	ldr	r2, [r7, #16]
 8014372:	4313      	orrs	r3, r2
 8014374:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	697a      	ldr	r2, [r7, #20]
 801437a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	693a      	ldr	r2, [r7, #16]
 8014380:	621a      	str	r2, [r3, #32]
}
 8014382:	bf00      	nop
 8014384:	371c      	adds	r7, #28
 8014386:	46bd      	mov	sp, r7
 8014388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801438c:	4770      	bx	lr

0801438e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801438e:	b480      	push	{r7}
 8014390:	b085      	sub	sp, #20
 8014392:	af00      	add	r7, sp, #0
 8014394:	6078      	str	r0, [r7, #4]
 8014396:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	689b      	ldr	r3, [r3, #8]
 801439c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80143a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80143a6:	683a      	ldr	r2, [r7, #0]
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	4313      	orrs	r3, r2
 80143ac:	f043 0307 	orr.w	r3, r3, #7
 80143b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	68fa      	ldr	r2, [r7, #12]
 80143b6:	609a      	str	r2, [r3, #8]
}
 80143b8:	bf00      	nop
 80143ba:	3714      	adds	r7, #20
 80143bc:	46bd      	mov	sp, r7
 80143be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c2:	4770      	bx	lr

080143c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80143c4:	b480      	push	{r7}
 80143c6:	b087      	sub	sp, #28
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	60f8      	str	r0, [r7, #12]
 80143cc:	60b9      	str	r1, [r7, #8]
 80143ce:	607a      	str	r2, [r7, #4]
 80143d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	689b      	ldr	r3, [r3, #8]
 80143d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80143d8:	697b      	ldr	r3, [r7, #20]
 80143da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80143de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80143e0:	683b      	ldr	r3, [r7, #0]
 80143e2:	021a      	lsls	r2, r3, #8
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	431a      	orrs	r2, r3
 80143e8:	68bb      	ldr	r3, [r7, #8]
 80143ea:	4313      	orrs	r3, r2
 80143ec:	697a      	ldr	r2, [r7, #20]
 80143ee:	4313      	orrs	r3, r2
 80143f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	697a      	ldr	r2, [r7, #20]
 80143f6:	609a      	str	r2, [r3, #8]
}
 80143f8:	bf00      	nop
 80143fa:	371c      	adds	r7, #28
 80143fc:	46bd      	mov	sp, r7
 80143fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014402:	4770      	bx	lr

08014404 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014404:	b480      	push	{r7}
 8014406:	b087      	sub	sp, #28
 8014408:	af00      	add	r7, sp, #0
 801440a:	60f8      	str	r0, [r7, #12]
 801440c:	60b9      	str	r1, [r7, #8]
 801440e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014410:	68bb      	ldr	r3, [r7, #8]
 8014412:	f003 031f 	and.w	r3, r3, #31
 8014416:	2201      	movs	r2, #1
 8014418:	fa02 f303 	lsl.w	r3, r2, r3
 801441c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801441e:	68fb      	ldr	r3, [r7, #12]
 8014420:	6a1a      	ldr	r2, [r3, #32]
 8014422:	697b      	ldr	r3, [r7, #20]
 8014424:	43db      	mvns	r3, r3
 8014426:	401a      	ands	r2, r3
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	6a1a      	ldr	r2, [r3, #32]
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	f003 031f 	and.w	r3, r3, #31
 8014436:	6879      	ldr	r1, [r7, #4]
 8014438:	fa01 f303 	lsl.w	r3, r1, r3
 801443c:	431a      	orrs	r2, r3
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	621a      	str	r2, [r3, #32]
}
 8014442:	bf00      	nop
 8014444:	371c      	adds	r7, #28
 8014446:	46bd      	mov	sp, r7
 8014448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801444c:	4770      	bx	lr

0801444e <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801444e:	b580      	push	{r7, lr}
 8014450:	b084      	sub	sp, #16
 8014452:	af00      	add	r7, sp, #0
 8014454:	6078      	str	r0, [r7, #4]
 8014456:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014458:	683b      	ldr	r3, [r7, #0]
 801445a:	2b04      	cmp	r3, #4
 801445c:	d00d      	beq.n	801447a <HAL_TIMEx_OCN_Start_IT+0x2c>
 801445e:	2b08      	cmp	r3, #8
 8014460:	d014      	beq.n	801448c <HAL_TIMEx_OCN_Start_IT+0x3e>
 8014462:	2b00      	cmp	r3, #0
 8014464:	d000      	beq.n	8014468 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8014466:	e01a      	b.n	801449e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	68da      	ldr	r2, [r3, #12]
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	f042 0202 	orr.w	r2, r2, #2
 8014476:	60da      	str	r2, [r3, #12]
      break;
 8014478:	e011      	b.n	801449e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	68da      	ldr	r2, [r3, #12]
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	f042 0204 	orr.w	r2, r2, #4
 8014488:	60da      	str	r2, [r3, #12]
      break;
 801448a:	e008      	b.n	801449e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	68da      	ldr	r2, [r3, #12]
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	f042 0208 	orr.w	r2, r2, #8
 801449a:	60da      	str	r2, [r3, #12]
      break;
 801449c:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	68da      	ldr	r2, [r3, #12]
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80144ac:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	2204      	movs	r2, #4
 80144b4:	6839      	ldr	r1, [r7, #0]
 80144b6:	4618      	mov	r0, r3
 80144b8:	f000 f976 	bl	80147a8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80144ca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	689b      	ldr	r3, [r3, #8]
 80144d2:	f003 0307 	and.w	r3, r3, #7
 80144d6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	2b06      	cmp	r3, #6
 80144dc:	d007      	beq.n	80144ee <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	681b      	ldr	r3, [r3, #0]
 80144e2:	681a      	ldr	r2, [r3, #0]
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	f042 0201 	orr.w	r2, r2, #1
 80144ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80144ee:	2300      	movs	r3, #0
}
 80144f0:	4618      	mov	r0, r3
 80144f2:	3710      	adds	r7, #16
 80144f4:	46bd      	mov	sp, r7
 80144f6:	bd80      	pop	{r7, pc}

080144f8 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80144f8:	b580      	push	{r7, lr}
 80144fa:	b084      	sub	sp, #16
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	6078      	str	r0, [r7, #4]
 8014500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	2b04      	cmp	r3, #4
 8014506:	d00d      	beq.n	8014524 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8014508:	2b08      	cmp	r3, #8
 801450a:	d014      	beq.n	8014536 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 801450c:	2b00      	cmp	r3, #0
 801450e:	d000      	beq.n	8014512 <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8014510:	e01a      	b.n	8014548 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	68da      	ldr	r2, [r3, #12]
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	f022 0202 	bic.w	r2, r2, #2
 8014520:	60da      	str	r2, [r3, #12]
      break;
 8014522:	e011      	b.n	8014548 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	68da      	ldr	r2, [r3, #12]
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	f022 0204 	bic.w	r2, r2, #4
 8014532:	60da      	str	r2, [r3, #12]
      break;
 8014534:	e008      	b.n	8014548 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	68da      	ldr	r2, [r3, #12]
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	f022 0208 	bic.w	r2, r2, #8
 8014544:	60da      	str	r2, [r3, #12]
      break;
 8014546:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	2200      	movs	r2, #0
 801454e:	6839      	ldr	r1, [r7, #0]
 8014550:	4618      	mov	r0, r3
 8014552:	f000 f929 	bl	80147a8 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	6a1b      	ldr	r3, [r3, #32]
 801455c:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 801455e:	68fa      	ldr	r2, [r7, #12]
 8014560:	f240 4344 	movw	r3, #1092	; 0x444
 8014564:	4013      	ands	r3, r2
 8014566:	2b00      	cmp	r3, #0
 8014568:	d107      	bne.n	801457a <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	68da      	ldr	r2, [r3, #12]
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014578:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	6a1a      	ldr	r2, [r3, #32]
 8014580:	f241 1311 	movw	r3, #4369	; 0x1111
 8014584:	4013      	ands	r3, r2
 8014586:	2b00      	cmp	r3, #0
 8014588:	d10f      	bne.n	80145aa <HAL_TIMEx_OCN_Stop_IT+0xb2>
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	6a1a      	ldr	r2, [r3, #32]
 8014590:	f240 4344 	movw	r3, #1092	; 0x444
 8014594:	4013      	ands	r3, r2
 8014596:	2b00      	cmp	r3, #0
 8014598:	d107      	bne.n	80145aa <HAL_TIMEx_OCN_Stop_IT+0xb2>
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80145a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	6a1a      	ldr	r2, [r3, #32]
 80145b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80145b4:	4013      	ands	r3, r2
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d10f      	bne.n	80145da <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	6a1a      	ldr	r2, [r3, #32]
 80145c0:	f240 4344 	movw	r3, #1092	; 0x444
 80145c4:	4013      	ands	r3, r2
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d107      	bne.n	80145da <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	681a      	ldr	r2, [r3, #0]
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	f022 0201 	bic.w	r2, r2, #1
 80145d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80145da:	2300      	movs	r3, #0
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3710      	adds	r7, #16
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}

080145e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80145e4:	b480      	push	{r7}
 80145e6:	b085      	sub	sp, #20
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	6078      	str	r0, [r7, #4]
 80145ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80145f4:	2b01      	cmp	r3, #1
 80145f6:	d101      	bne.n	80145fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80145f8:	2302      	movs	r3, #2
 80145fa:	e05a      	b.n	80146b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	2201      	movs	r2, #1
 8014600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	2202      	movs	r2, #2
 8014608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	685b      	ldr	r3, [r3, #4]
 8014612:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	689b      	ldr	r3, [r3, #8]
 801461a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014622:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014624:	683b      	ldr	r3, [r7, #0]
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	68fa      	ldr	r2, [r7, #12]
 801462a:	4313      	orrs	r3, r2
 801462c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	68fa      	ldr	r2, [r7, #12]
 8014634:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	4a21      	ldr	r2, [pc, #132]	; (80146c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 801463c:	4293      	cmp	r3, r2
 801463e:	d022      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014648:	d01d      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	4a1d      	ldr	r2, [pc, #116]	; (80146c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8014650:	4293      	cmp	r3, r2
 8014652:	d018      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	4a1b      	ldr	r2, [pc, #108]	; (80146c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 801465a:	4293      	cmp	r3, r2
 801465c:	d013      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	4a1a      	ldr	r2, [pc, #104]	; (80146cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8014664:	4293      	cmp	r3, r2
 8014666:	d00e      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	4a18      	ldr	r2, [pc, #96]	; (80146d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801466e:	4293      	cmp	r3, r2
 8014670:	d009      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	4a17      	ldr	r2, [pc, #92]	; (80146d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8014678:	4293      	cmp	r3, r2
 801467a:	d004      	beq.n	8014686 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	681b      	ldr	r3, [r3, #0]
 8014680:	4a15      	ldr	r2, [pc, #84]	; (80146d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8014682:	4293      	cmp	r3, r2
 8014684:	d10c      	bne.n	80146a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014686:	68bb      	ldr	r3, [r7, #8]
 8014688:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801468c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801468e:	683b      	ldr	r3, [r7, #0]
 8014690:	685b      	ldr	r3, [r3, #4]
 8014692:	68ba      	ldr	r2, [r7, #8]
 8014694:	4313      	orrs	r3, r2
 8014696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	68ba      	ldr	r2, [r7, #8]
 801469e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	2201      	movs	r2, #1
 80146a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	2200      	movs	r2, #0
 80146ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80146b0:	2300      	movs	r3, #0
}
 80146b2:	4618      	mov	r0, r3
 80146b4:	3714      	adds	r7, #20
 80146b6:	46bd      	mov	sp, r7
 80146b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146bc:	4770      	bx	lr
 80146be:	bf00      	nop
 80146c0:	40010000 	.word	0x40010000
 80146c4:	40000400 	.word	0x40000400
 80146c8:	40000800 	.word	0x40000800
 80146cc:	40000c00 	.word	0x40000c00
 80146d0:	40010400 	.word	0x40010400
 80146d4:	40014000 	.word	0x40014000
 80146d8:	40001800 	.word	0x40001800

080146dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80146dc:	b480      	push	{r7}
 80146de:	b085      	sub	sp, #20
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	6078      	str	r0, [r7, #4]
 80146e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80146e6:	2300      	movs	r3, #0
 80146e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80146f0:	2b01      	cmp	r3, #1
 80146f2:	d101      	bne.n	80146f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80146f4:	2302      	movs	r3, #2
 80146f6:	e03d      	b.n	8014774 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	2201      	movs	r2, #1
 80146fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8014706:	683b      	ldr	r3, [r7, #0]
 8014708:	68db      	ldr	r3, [r3, #12]
 801470a:	4313      	orrs	r3, r2
 801470c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014714:	683b      	ldr	r3, [r7, #0]
 8014716:	689b      	ldr	r3, [r3, #8]
 8014718:	4313      	orrs	r3, r2
 801471a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8014722:	683b      	ldr	r3, [r7, #0]
 8014724:	685b      	ldr	r3, [r3, #4]
 8014726:	4313      	orrs	r3, r2
 8014728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8014730:	683b      	ldr	r3, [r7, #0]
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	4313      	orrs	r3, r2
 8014736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801473e:	683b      	ldr	r3, [r7, #0]
 8014740:	691b      	ldr	r3, [r3, #16]
 8014742:	4313      	orrs	r3, r2
 8014744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801474c:	683b      	ldr	r3, [r7, #0]
 801474e:	695b      	ldr	r3, [r3, #20]
 8014750:	4313      	orrs	r3, r2
 8014752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801475a:	683b      	ldr	r3, [r7, #0]
 801475c:	69db      	ldr	r3, [r3, #28]
 801475e:	4313      	orrs	r3, r2
 8014760:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	68fa      	ldr	r2, [r7, #12]
 8014768:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	2200      	movs	r2, #0
 801476e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014772:	2300      	movs	r3, #0
}
 8014774:	4618      	mov	r0, r3
 8014776:	3714      	adds	r7, #20
 8014778:	46bd      	mov	sp, r7
 801477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801477e:	4770      	bx	lr

08014780 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014780:	b480      	push	{r7}
 8014782:	b083      	sub	sp, #12
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014788:	bf00      	nop
 801478a:	370c      	adds	r7, #12
 801478c:	46bd      	mov	sp, r7
 801478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014792:	4770      	bx	lr

08014794 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014794:	b480      	push	{r7}
 8014796:	b083      	sub	sp, #12
 8014798:	af00      	add	r7, sp, #0
 801479a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801479c:	bf00      	nop
 801479e:	370c      	adds	r7, #12
 80147a0:	46bd      	mov	sp, r7
 80147a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a6:	4770      	bx	lr

080147a8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80147a8:	b480      	push	{r7}
 80147aa:	b087      	sub	sp, #28
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	60f8      	str	r0, [r7, #12]
 80147b0:	60b9      	str	r1, [r7, #8]
 80147b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	f003 031f 	and.w	r3, r3, #31
 80147ba:	2204      	movs	r2, #4
 80147bc:	fa02 f303 	lsl.w	r3, r2, r3
 80147c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	6a1a      	ldr	r2, [r3, #32]
 80147c6:	697b      	ldr	r3, [r7, #20]
 80147c8:	43db      	mvns	r3, r3
 80147ca:	401a      	ands	r2, r3
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	6a1a      	ldr	r2, [r3, #32]
 80147d4:	68bb      	ldr	r3, [r7, #8]
 80147d6:	f003 031f 	and.w	r3, r3, #31
 80147da:	6879      	ldr	r1, [r7, #4]
 80147dc:	fa01 f303 	lsl.w	r3, r1, r3
 80147e0:	431a      	orrs	r2, r3
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	621a      	str	r2, [r3, #32]
}
 80147e6:	bf00      	nop
 80147e8:	371c      	adds	r7, #28
 80147ea:	46bd      	mov	sp, r7
 80147ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147f0:	4770      	bx	lr

080147f2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80147f2:	b580      	push	{r7, lr}
 80147f4:	b082      	sub	sp, #8
 80147f6:	af00      	add	r7, sp, #0
 80147f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d101      	bne.n	8014804 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014800:	2301      	movs	r3, #1
 8014802:	e03f      	b.n	8014884 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801480a:	b2db      	uxtb	r3, r3
 801480c:	2b00      	cmp	r3, #0
 801480e:	d106      	bne.n	801481e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	2200      	movs	r2, #0
 8014814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014818:	6878      	ldr	r0, [r7, #4]
 801481a:	f7fa f853 	bl	800e8c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	2224      	movs	r2, #36	; 0x24
 8014822:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	68da      	ldr	r2, [r3, #12]
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014834:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8014836:	6878      	ldr	r0, [r7, #4]
 8014838:	f000 f9b2 	bl	8014ba0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	691a      	ldr	r2, [r3, #16]
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801484a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	681b      	ldr	r3, [r3, #0]
 8014850:	695a      	ldr	r2, [r3, #20]
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801485a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	681b      	ldr	r3, [r3, #0]
 8014860:	68da      	ldr	r2, [r3, #12]
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801486a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	2200      	movs	r2, #0
 8014870:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	2220      	movs	r2, #32
 8014876:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	2220      	movs	r2, #32
 801487e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8014882:	2300      	movs	r3, #0
}
 8014884:	4618      	mov	r0, r3
 8014886:	3708      	adds	r7, #8
 8014888:	46bd      	mov	sp, r7
 801488a:	bd80      	pop	{r7, pc}

0801488c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801488c:	b580      	push	{r7, lr}
 801488e:	b088      	sub	sp, #32
 8014890:	af02      	add	r7, sp, #8
 8014892:	60f8      	str	r0, [r7, #12]
 8014894:	60b9      	str	r1, [r7, #8]
 8014896:	603b      	str	r3, [r7, #0]
 8014898:	4613      	mov	r3, r2
 801489a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 801489c:	2300      	movs	r3, #0
 801489e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80148a6:	b2db      	uxtb	r3, r3
 80148a8:	2b20      	cmp	r3, #32
 80148aa:	f040 8083 	bne.w	80149b4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d002      	beq.n	80148ba <HAL_UART_Transmit+0x2e>
 80148b4:	88fb      	ldrh	r3, [r7, #6]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d101      	bne.n	80148be <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80148ba:	2301      	movs	r3, #1
 80148bc:	e07b      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80148c4:	2b01      	cmp	r3, #1
 80148c6:	d101      	bne.n	80148cc <HAL_UART_Transmit+0x40>
 80148c8:	2302      	movs	r3, #2
 80148ca:	e074      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	2201      	movs	r2, #1
 80148d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	2200      	movs	r2, #0
 80148d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80148da:	68fb      	ldr	r3, [r7, #12]
 80148dc:	2221      	movs	r2, #33	; 0x21
 80148de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80148e2:	f7fb fd25 	bl	8010330 <HAL_GetTick>
 80148e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80148e8:	68fb      	ldr	r3, [r7, #12]
 80148ea:	88fa      	ldrh	r2, [r7, #6]
 80148ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	88fa      	ldrh	r2, [r7, #6]
 80148f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	2200      	movs	r2, #0
 80148f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80148fc:	e042      	b.n	8014984 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014902:	b29b      	uxth	r3, r3
 8014904:	3b01      	subs	r3, #1
 8014906:	b29a      	uxth	r2, r3
 8014908:	68fb      	ldr	r3, [r7, #12]
 801490a:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801490c:	68fb      	ldr	r3, [r7, #12]
 801490e:	689b      	ldr	r3, [r3, #8]
 8014910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014914:	d122      	bne.n	801495c <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014916:	683b      	ldr	r3, [r7, #0]
 8014918:	9300      	str	r3, [sp, #0]
 801491a:	697b      	ldr	r3, [r7, #20]
 801491c:	2200      	movs	r2, #0
 801491e:	2180      	movs	r1, #128	; 0x80
 8014920:	68f8      	ldr	r0, [r7, #12]
 8014922:	f000 f8f2 	bl	8014b0a <UART_WaitOnFlagUntilTimeout>
 8014926:	4603      	mov	r3, r0
 8014928:	2b00      	cmp	r3, #0
 801492a:	d001      	beq.n	8014930 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 801492c:	2303      	movs	r3, #3
 801492e:	e042      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8014934:	693b      	ldr	r3, [r7, #16]
 8014936:	881b      	ldrh	r3, [r3, #0]
 8014938:	461a      	mov	r2, r3
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014942:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	691b      	ldr	r3, [r3, #16]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d103      	bne.n	8014954 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 801494c:	68bb      	ldr	r3, [r7, #8]
 801494e:	3302      	adds	r3, #2
 8014950:	60bb      	str	r3, [r7, #8]
 8014952:	e017      	b.n	8014984 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8014954:	68bb      	ldr	r3, [r7, #8]
 8014956:	3301      	adds	r3, #1
 8014958:	60bb      	str	r3, [r7, #8]
 801495a:	e013      	b.n	8014984 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801495c:	683b      	ldr	r3, [r7, #0]
 801495e:	9300      	str	r3, [sp, #0]
 8014960:	697b      	ldr	r3, [r7, #20]
 8014962:	2200      	movs	r2, #0
 8014964:	2180      	movs	r1, #128	; 0x80
 8014966:	68f8      	ldr	r0, [r7, #12]
 8014968:	f000 f8cf 	bl	8014b0a <UART_WaitOnFlagUntilTimeout>
 801496c:	4603      	mov	r3, r0
 801496e:	2b00      	cmp	r3, #0
 8014970:	d001      	beq.n	8014976 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8014972:	2303      	movs	r3, #3
 8014974:	e01f      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8014976:	68bb      	ldr	r3, [r7, #8]
 8014978:	1c5a      	adds	r2, r3, #1
 801497a:	60ba      	str	r2, [r7, #8]
 801497c:	781a      	ldrb	r2, [r3, #0]
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014988:	b29b      	uxth	r3, r3
 801498a:	2b00      	cmp	r3, #0
 801498c:	d1b7      	bne.n	80148fe <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801498e:	683b      	ldr	r3, [r7, #0]
 8014990:	9300      	str	r3, [sp, #0]
 8014992:	697b      	ldr	r3, [r7, #20]
 8014994:	2200      	movs	r2, #0
 8014996:	2140      	movs	r1, #64	; 0x40
 8014998:	68f8      	ldr	r0, [r7, #12]
 801499a:	f000 f8b6 	bl	8014b0a <UART_WaitOnFlagUntilTimeout>
 801499e:	4603      	mov	r3, r0
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d001      	beq.n	80149a8 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80149a4:	2303      	movs	r3, #3
 80149a6:	e006      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80149a8:	68fb      	ldr	r3, [r7, #12]
 80149aa:	2220      	movs	r2, #32
 80149ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80149b0:	2300      	movs	r3, #0
 80149b2:	e000      	b.n	80149b6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80149b4:	2302      	movs	r3, #2
  }
}
 80149b6:	4618      	mov	r0, r3
 80149b8:	3718      	adds	r7, #24
 80149ba:	46bd      	mov	sp, r7
 80149bc:	bd80      	pop	{r7, pc}

080149be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80149be:	b580      	push	{r7, lr}
 80149c0:	b088      	sub	sp, #32
 80149c2:	af02      	add	r7, sp, #8
 80149c4:	60f8      	str	r0, [r7, #12]
 80149c6:	60b9      	str	r1, [r7, #8]
 80149c8:	603b      	str	r3, [r7, #0]
 80149ca:	4613      	mov	r3, r2
 80149cc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80149ce:	2300      	movs	r3, #0
 80149d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80149d8:	b2db      	uxtb	r3, r3
 80149da:	2b20      	cmp	r3, #32
 80149dc:	f040 8090 	bne.w	8014b00 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d002      	beq.n	80149ec <HAL_UART_Receive+0x2e>
 80149e6:	88fb      	ldrh	r3, [r7, #6]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d101      	bne.n	80149f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80149ec:	2301      	movs	r3, #1
 80149ee:	e088      	b.n	8014b02 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80149f0:	68fb      	ldr	r3, [r7, #12]
 80149f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80149f6:	2b01      	cmp	r3, #1
 80149f8:	d101      	bne.n	80149fe <HAL_UART_Receive+0x40>
 80149fa:	2302      	movs	r3, #2
 80149fc:	e081      	b.n	8014b02 <HAL_UART_Receive+0x144>
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	2201      	movs	r2, #1
 8014a02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	2200      	movs	r2, #0
 8014a0a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	2222      	movs	r2, #34	; 0x22
 8014a10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8014a14:	f7fb fc8c 	bl	8010330 <HAL_GetTick>
 8014a18:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014a1a:	68fb      	ldr	r3, [r7, #12]
 8014a1c:	88fa      	ldrh	r2, [r7, #6]
 8014a1e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	88fa      	ldrh	r2, [r7, #6]
 8014a24:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	2200      	movs	r2, #0
 8014a2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8014a2e:	e05c      	b.n	8014aea <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014a34:	b29b      	uxth	r3, r3
 8014a36:	3b01      	subs	r3, #1
 8014a38:	b29a      	uxth	r2, r3
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014a3e:	68fb      	ldr	r3, [r7, #12]
 8014a40:	689b      	ldr	r3, [r3, #8]
 8014a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014a46:	d12b      	bne.n	8014aa0 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014a48:	683b      	ldr	r3, [r7, #0]
 8014a4a:	9300      	str	r3, [sp, #0]
 8014a4c:	697b      	ldr	r3, [r7, #20]
 8014a4e:	2200      	movs	r2, #0
 8014a50:	2120      	movs	r1, #32
 8014a52:	68f8      	ldr	r0, [r7, #12]
 8014a54:	f000 f859 	bl	8014b0a <UART_WaitOnFlagUntilTimeout>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d001      	beq.n	8014a62 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8014a5e:	2303      	movs	r3, #3
 8014a60:	e04f      	b.n	8014b02 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8014a62:	68bb      	ldr	r3, [r7, #8]
 8014a64:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	691b      	ldr	r3, [r3, #16]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d10c      	bne.n	8014a88 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	685b      	ldr	r3, [r3, #4]
 8014a74:	b29b      	uxth	r3, r3
 8014a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a7a:	b29a      	uxth	r2, r3
 8014a7c:	693b      	ldr	r3, [r7, #16]
 8014a7e:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8014a80:	68bb      	ldr	r3, [r7, #8]
 8014a82:	3302      	adds	r3, #2
 8014a84:	60bb      	str	r3, [r7, #8]
 8014a86:	e030      	b.n	8014aea <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8014a88:	68fb      	ldr	r3, [r7, #12]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	685b      	ldr	r3, [r3, #4]
 8014a8e:	b29b      	uxth	r3, r3
 8014a90:	b2db      	uxtb	r3, r3
 8014a92:	b29a      	uxth	r2, r3
 8014a94:	693b      	ldr	r3, [r7, #16]
 8014a96:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8014a98:	68bb      	ldr	r3, [r7, #8]
 8014a9a:	3301      	adds	r3, #1
 8014a9c:	60bb      	str	r3, [r7, #8]
 8014a9e:	e024      	b.n	8014aea <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014aa0:	683b      	ldr	r3, [r7, #0]
 8014aa2:	9300      	str	r3, [sp, #0]
 8014aa4:	697b      	ldr	r3, [r7, #20]
 8014aa6:	2200      	movs	r2, #0
 8014aa8:	2120      	movs	r1, #32
 8014aaa:	68f8      	ldr	r0, [r7, #12]
 8014aac:	f000 f82d 	bl	8014b0a <UART_WaitOnFlagUntilTimeout>
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d001      	beq.n	8014aba <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8014ab6:	2303      	movs	r3, #3
 8014ab8:	e023      	b.n	8014b02 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	691b      	ldr	r3, [r3, #16]
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	d108      	bne.n	8014ad4 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	6859      	ldr	r1, [r3, #4]
 8014ac8:	68bb      	ldr	r3, [r7, #8]
 8014aca:	1c5a      	adds	r2, r3, #1
 8014acc:	60ba      	str	r2, [r7, #8]
 8014ace:	b2ca      	uxtb	r2, r1
 8014ad0:	701a      	strb	r2, [r3, #0]
 8014ad2:	e00a      	b.n	8014aea <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014ad4:	68fb      	ldr	r3, [r7, #12]
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	685b      	ldr	r3, [r3, #4]
 8014ada:	b2da      	uxtb	r2, r3
 8014adc:	68bb      	ldr	r3, [r7, #8]
 8014ade:	1c59      	adds	r1, r3, #1
 8014ae0:	60b9      	str	r1, [r7, #8]
 8014ae2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8014ae6:	b2d2      	uxtb	r2, r2
 8014ae8:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014aee:	b29b      	uxth	r3, r3
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d19d      	bne.n	8014a30 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	2220      	movs	r2, #32
 8014af8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8014afc:	2300      	movs	r3, #0
 8014afe:	e000      	b.n	8014b02 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8014b00:	2302      	movs	r3, #2
  }
}
 8014b02:	4618      	mov	r0, r3
 8014b04:	3718      	adds	r7, #24
 8014b06:	46bd      	mov	sp, r7
 8014b08:	bd80      	pop	{r7, pc}

08014b0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014b0a:	b580      	push	{r7, lr}
 8014b0c:	b084      	sub	sp, #16
 8014b0e:	af00      	add	r7, sp, #0
 8014b10:	60f8      	str	r0, [r7, #12]
 8014b12:	60b9      	str	r1, [r7, #8]
 8014b14:	603b      	str	r3, [r7, #0]
 8014b16:	4613      	mov	r3, r2
 8014b18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014b1a:	e02c      	b.n	8014b76 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014b1c:	69bb      	ldr	r3, [r7, #24]
 8014b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b22:	d028      	beq.n	8014b76 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8014b24:	69bb      	ldr	r3, [r7, #24]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d007      	beq.n	8014b3a <UART_WaitOnFlagUntilTimeout+0x30>
 8014b2a:	f7fb fc01 	bl	8010330 <HAL_GetTick>
 8014b2e:	4602      	mov	r2, r0
 8014b30:	683b      	ldr	r3, [r7, #0]
 8014b32:	1ad3      	subs	r3, r2, r3
 8014b34:	69ba      	ldr	r2, [r7, #24]
 8014b36:	429a      	cmp	r2, r3
 8014b38:	d21d      	bcs.n	8014b76 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	681b      	ldr	r3, [r3, #0]
 8014b3e:	68da      	ldr	r2, [r3, #12]
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014b48:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014b4a:	68fb      	ldr	r3, [r7, #12]
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	695a      	ldr	r2, [r3, #20]
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	f022 0201 	bic.w	r2, r2, #1
 8014b58:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8014b5a:	68fb      	ldr	r3, [r7, #12]
 8014b5c:	2220      	movs	r2, #32
 8014b5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	2220      	movs	r2, #32
 8014b66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	2200      	movs	r2, #0
 8014b6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8014b72:	2303      	movs	r3, #3
 8014b74:	e00f      	b.n	8014b96 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	681a      	ldr	r2, [r3, #0]
 8014b7c:	68bb      	ldr	r3, [r7, #8]
 8014b7e:	4013      	ands	r3, r2
 8014b80:	68ba      	ldr	r2, [r7, #8]
 8014b82:	429a      	cmp	r2, r3
 8014b84:	bf0c      	ite	eq
 8014b86:	2301      	moveq	r3, #1
 8014b88:	2300      	movne	r3, #0
 8014b8a:	b2db      	uxtb	r3, r3
 8014b8c:	461a      	mov	r2, r3
 8014b8e:	79fb      	ldrb	r3, [r7, #7]
 8014b90:	429a      	cmp	r2, r3
 8014b92:	d0c3      	beq.n	8014b1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8014b94:	2300      	movs	r3, #0
}
 8014b96:	4618      	mov	r0, r3
 8014b98:	3710      	adds	r7, #16
 8014b9a:	46bd      	mov	sp, r7
 8014b9c:	bd80      	pop	{r7, pc}
	...

08014ba0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ba4:	b085      	sub	sp, #20
 8014ba6:	af00      	add	r7, sp, #0
 8014ba8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	691b      	ldr	r3, [r3, #16]
 8014bb0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	68da      	ldr	r2, [r3, #12]
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	681b      	ldr	r3, [r3, #0]
 8014bbc:	430a      	orrs	r2, r1
 8014bbe:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	689a      	ldr	r2, [r3, #8]
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	691b      	ldr	r3, [r3, #16]
 8014bc8:	431a      	orrs	r2, r3
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	695b      	ldr	r3, [r3, #20]
 8014bce:	431a      	orrs	r2, r3
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	69db      	ldr	r3, [r3, #28]
 8014bd4:	4313      	orrs	r3, r2
 8014bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	68db      	ldr	r3, [r3, #12]
 8014bde:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8014be2:	f023 030c 	bic.w	r3, r3, #12
 8014be6:	687a      	ldr	r2, [r7, #4]
 8014be8:	6812      	ldr	r2, [r2, #0]
 8014bea:	68f9      	ldr	r1, [r7, #12]
 8014bec:	430b      	orrs	r3, r1
 8014bee:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	695b      	ldr	r3, [r3, #20]
 8014bf6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	699a      	ldr	r2, [r3, #24]
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	681b      	ldr	r3, [r3, #0]
 8014c02:	430a      	orrs	r2, r1
 8014c04:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	69db      	ldr	r3, [r3, #28]
 8014c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014c0e:	f040 818b 	bne.w	8014f28 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	4ac1      	ldr	r2, [pc, #772]	; (8014f1c <UART_SetConfig+0x37c>)
 8014c18:	4293      	cmp	r3, r2
 8014c1a:	d005      	beq.n	8014c28 <UART_SetConfig+0x88>
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	4abf      	ldr	r2, [pc, #764]	; (8014f20 <UART_SetConfig+0x380>)
 8014c22:	4293      	cmp	r3, r2
 8014c24:	f040 80bd 	bne.w	8014da2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014c28:	f7fd fce2 	bl	80125f0 <HAL_RCC_GetPCLK2Freq>
 8014c2c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	461d      	mov	r5, r3
 8014c32:	f04f 0600 	mov.w	r6, #0
 8014c36:	46a8      	mov	r8, r5
 8014c38:	46b1      	mov	r9, r6
 8014c3a:	eb18 0308 	adds.w	r3, r8, r8
 8014c3e:	eb49 0409 	adc.w	r4, r9, r9
 8014c42:	4698      	mov	r8, r3
 8014c44:	46a1      	mov	r9, r4
 8014c46:	eb18 0805 	adds.w	r8, r8, r5
 8014c4a:	eb49 0906 	adc.w	r9, r9, r6
 8014c4e:	f04f 0100 	mov.w	r1, #0
 8014c52:	f04f 0200 	mov.w	r2, #0
 8014c56:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014c5a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014c5e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014c62:	4688      	mov	r8, r1
 8014c64:	4691      	mov	r9, r2
 8014c66:	eb18 0005 	adds.w	r0, r8, r5
 8014c6a:	eb49 0106 	adc.w	r1, r9, r6
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	685b      	ldr	r3, [r3, #4]
 8014c72:	461d      	mov	r5, r3
 8014c74:	f04f 0600 	mov.w	r6, #0
 8014c78:	196b      	adds	r3, r5, r5
 8014c7a:	eb46 0406 	adc.w	r4, r6, r6
 8014c7e:	461a      	mov	r2, r3
 8014c80:	4623      	mov	r3, r4
 8014c82:	f7f3 ff39 	bl	8008af8 <__aeabi_uldivmod>
 8014c86:	4603      	mov	r3, r0
 8014c88:	460c      	mov	r4, r1
 8014c8a:	461a      	mov	r2, r3
 8014c8c:	4ba5      	ldr	r3, [pc, #660]	; (8014f24 <UART_SetConfig+0x384>)
 8014c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8014c92:	095b      	lsrs	r3, r3, #5
 8014c94:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	461d      	mov	r5, r3
 8014c9c:	f04f 0600 	mov.w	r6, #0
 8014ca0:	46a9      	mov	r9, r5
 8014ca2:	46b2      	mov	sl, r6
 8014ca4:	eb19 0309 	adds.w	r3, r9, r9
 8014ca8:	eb4a 040a 	adc.w	r4, sl, sl
 8014cac:	4699      	mov	r9, r3
 8014cae:	46a2      	mov	sl, r4
 8014cb0:	eb19 0905 	adds.w	r9, r9, r5
 8014cb4:	eb4a 0a06 	adc.w	sl, sl, r6
 8014cb8:	f04f 0100 	mov.w	r1, #0
 8014cbc:	f04f 0200 	mov.w	r2, #0
 8014cc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014cc4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014cc8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014ccc:	4689      	mov	r9, r1
 8014cce:	4692      	mov	sl, r2
 8014cd0:	eb19 0005 	adds.w	r0, r9, r5
 8014cd4:	eb4a 0106 	adc.w	r1, sl, r6
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	461d      	mov	r5, r3
 8014cde:	f04f 0600 	mov.w	r6, #0
 8014ce2:	196b      	adds	r3, r5, r5
 8014ce4:	eb46 0406 	adc.w	r4, r6, r6
 8014ce8:	461a      	mov	r2, r3
 8014cea:	4623      	mov	r3, r4
 8014cec:	f7f3 ff04 	bl	8008af8 <__aeabi_uldivmod>
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	460c      	mov	r4, r1
 8014cf4:	461a      	mov	r2, r3
 8014cf6:	4b8b      	ldr	r3, [pc, #556]	; (8014f24 <UART_SetConfig+0x384>)
 8014cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8014cfc:	095b      	lsrs	r3, r3, #5
 8014cfe:	2164      	movs	r1, #100	; 0x64
 8014d00:	fb01 f303 	mul.w	r3, r1, r3
 8014d04:	1ad3      	subs	r3, r2, r3
 8014d06:	00db      	lsls	r3, r3, #3
 8014d08:	3332      	adds	r3, #50	; 0x32
 8014d0a:	4a86      	ldr	r2, [pc, #536]	; (8014f24 <UART_SetConfig+0x384>)
 8014d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8014d10:	095b      	lsrs	r3, r3, #5
 8014d12:	005b      	lsls	r3, r3, #1
 8014d14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014d18:	4498      	add	r8, r3
 8014d1a:	68bb      	ldr	r3, [r7, #8]
 8014d1c:	461d      	mov	r5, r3
 8014d1e:	f04f 0600 	mov.w	r6, #0
 8014d22:	46a9      	mov	r9, r5
 8014d24:	46b2      	mov	sl, r6
 8014d26:	eb19 0309 	adds.w	r3, r9, r9
 8014d2a:	eb4a 040a 	adc.w	r4, sl, sl
 8014d2e:	4699      	mov	r9, r3
 8014d30:	46a2      	mov	sl, r4
 8014d32:	eb19 0905 	adds.w	r9, r9, r5
 8014d36:	eb4a 0a06 	adc.w	sl, sl, r6
 8014d3a:	f04f 0100 	mov.w	r1, #0
 8014d3e:	f04f 0200 	mov.w	r2, #0
 8014d42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014d46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014d4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014d4e:	4689      	mov	r9, r1
 8014d50:	4692      	mov	sl, r2
 8014d52:	eb19 0005 	adds.w	r0, r9, r5
 8014d56:	eb4a 0106 	adc.w	r1, sl, r6
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	685b      	ldr	r3, [r3, #4]
 8014d5e:	461d      	mov	r5, r3
 8014d60:	f04f 0600 	mov.w	r6, #0
 8014d64:	196b      	adds	r3, r5, r5
 8014d66:	eb46 0406 	adc.w	r4, r6, r6
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	4623      	mov	r3, r4
 8014d6e:	f7f3 fec3 	bl	8008af8 <__aeabi_uldivmod>
 8014d72:	4603      	mov	r3, r0
 8014d74:	460c      	mov	r4, r1
 8014d76:	461a      	mov	r2, r3
 8014d78:	4b6a      	ldr	r3, [pc, #424]	; (8014f24 <UART_SetConfig+0x384>)
 8014d7a:	fba3 1302 	umull	r1, r3, r3, r2
 8014d7e:	095b      	lsrs	r3, r3, #5
 8014d80:	2164      	movs	r1, #100	; 0x64
 8014d82:	fb01 f303 	mul.w	r3, r1, r3
 8014d86:	1ad3      	subs	r3, r2, r3
 8014d88:	00db      	lsls	r3, r3, #3
 8014d8a:	3332      	adds	r3, #50	; 0x32
 8014d8c:	4a65      	ldr	r2, [pc, #404]	; (8014f24 <UART_SetConfig+0x384>)
 8014d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8014d92:	095b      	lsrs	r3, r3, #5
 8014d94:	f003 0207 	and.w	r2, r3, #7
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	4442      	add	r2, r8
 8014d9e:	609a      	str	r2, [r3, #8]
 8014da0:	e26f      	b.n	8015282 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8014da2:	f7fd fc11 	bl	80125c8 <HAL_RCC_GetPCLK1Freq>
 8014da6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014da8:	68bb      	ldr	r3, [r7, #8]
 8014daa:	461d      	mov	r5, r3
 8014dac:	f04f 0600 	mov.w	r6, #0
 8014db0:	46a8      	mov	r8, r5
 8014db2:	46b1      	mov	r9, r6
 8014db4:	eb18 0308 	adds.w	r3, r8, r8
 8014db8:	eb49 0409 	adc.w	r4, r9, r9
 8014dbc:	4698      	mov	r8, r3
 8014dbe:	46a1      	mov	r9, r4
 8014dc0:	eb18 0805 	adds.w	r8, r8, r5
 8014dc4:	eb49 0906 	adc.w	r9, r9, r6
 8014dc8:	f04f 0100 	mov.w	r1, #0
 8014dcc:	f04f 0200 	mov.w	r2, #0
 8014dd0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014dd4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014dd8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014ddc:	4688      	mov	r8, r1
 8014dde:	4691      	mov	r9, r2
 8014de0:	eb18 0005 	adds.w	r0, r8, r5
 8014de4:	eb49 0106 	adc.w	r1, r9, r6
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	685b      	ldr	r3, [r3, #4]
 8014dec:	461d      	mov	r5, r3
 8014dee:	f04f 0600 	mov.w	r6, #0
 8014df2:	196b      	adds	r3, r5, r5
 8014df4:	eb46 0406 	adc.w	r4, r6, r6
 8014df8:	461a      	mov	r2, r3
 8014dfa:	4623      	mov	r3, r4
 8014dfc:	f7f3 fe7c 	bl	8008af8 <__aeabi_uldivmod>
 8014e00:	4603      	mov	r3, r0
 8014e02:	460c      	mov	r4, r1
 8014e04:	461a      	mov	r2, r3
 8014e06:	4b47      	ldr	r3, [pc, #284]	; (8014f24 <UART_SetConfig+0x384>)
 8014e08:	fba3 2302 	umull	r2, r3, r3, r2
 8014e0c:	095b      	lsrs	r3, r3, #5
 8014e0e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014e12:	68bb      	ldr	r3, [r7, #8]
 8014e14:	461d      	mov	r5, r3
 8014e16:	f04f 0600 	mov.w	r6, #0
 8014e1a:	46a9      	mov	r9, r5
 8014e1c:	46b2      	mov	sl, r6
 8014e1e:	eb19 0309 	adds.w	r3, r9, r9
 8014e22:	eb4a 040a 	adc.w	r4, sl, sl
 8014e26:	4699      	mov	r9, r3
 8014e28:	46a2      	mov	sl, r4
 8014e2a:	eb19 0905 	adds.w	r9, r9, r5
 8014e2e:	eb4a 0a06 	adc.w	sl, sl, r6
 8014e32:	f04f 0100 	mov.w	r1, #0
 8014e36:	f04f 0200 	mov.w	r2, #0
 8014e3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014e3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014e42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014e46:	4689      	mov	r9, r1
 8014e48:	4692      	mov	sl, r2
 8014e4a:	eb19 0005 	adds.w	r0, r9, r5
 8014e4e:	eb4a 0106 	adc.w	r1, sl, r6
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	685b      	ldr	r3, [r3, #4]
 8014e56:	461d      	mov	r5, r3
 8014e58:	f04f 0600 	mov.w	r6, #0
 8014e5c:	196b      	adds	r3, r5, r5
 8014e5e:	eb46 0406 	adc.w	r4, r6, r6
 8014e62:	461a      	mov	r2, r3
 8014e64:	4623      	mov	r3, r4
 8014e66:	f7f3 fe47 	bl	8008af8 <__aeabi_uldivmod>
 8014e6a:	4603      	mov	r3, r0
 8014e6c:	460c      	mov	r4, r1
 8014e6e:	461a      	mov	r2, r3
 8014e70:	4b2c      	ldr	r3, [pc, #176]	; (8014f24 <UART_SetConfig+0x384>)
 8014e72:	fba3 1302 	umull	r1, r3, r3, r2
 8014e76:	095b      	lsrs	r3, r3, #5
 8014e78:	2164      	movs	r1, #100	; 0x64
 8014e7a:	fb01 f303 	mul.w	r3, r1, r3
 8014e7e:	1ad3      	subs	r3, r2, r3
 8014e80:	00db      	lsls	r3, r3, #3
 8014e82:	3332      	adds	r3, #50	; 0x32
 8014e84:	4a27      	ldr	r2, [pc, #156]	; (8014f24 <UART_SetConfig+0x384>)
 8014e86:	fba2 2303 	umull	r2, r3, r2, r3
 8014e8a:	095b      	lsrs	r3, r3, #5
 8014e8c:	005b      	lsls	r3, r3, #1
 8014e8e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014e92:	4498      	add	r8, r3
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	461d      	mov	r5, r3
 8014e98:	f04f 0600 	mov.w	r6, #0
 8014e9c:	46a9      	mov	r9, r5
 8014e9e:	46b2      	mov	sl, r6
 8014ea0:	eb19 0309 	adds.w	r3, r9, r9
 8014ea4:	eb4a 040a 	adc.w	r4, sl, sl
 8014ea8:	4699      	mov	r9, r3
 8014eaa:	46a2      	mov	sl, r4
 8014eac:	eb19 0905 	adds.w	r9, r9, r5
 8014eb0:	eb4a 0a06 	adc.w	sl, sl, r6
 8014eb4:	f04f 0100 	mov.w	r1, #0
 8014eb8:	f04f 0200 	mov.w	r2, #0
 8014ebc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014ec0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014ec4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014ec8:	4689      	mov	r9, r1
 8014eca:	4692      	mov	sl, r2
 8014ecc:	eb19 0005 	adds.w	r0, r9, r5
 8014ed0:	eb4a 0106 	adc.w	r1, sl, r6
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	685b      	ldr	r3, [r3, #4]
 8014ed8:	461d      	mov	r5, r3
 8014eda:	f04f 0600 	mov.w	r6, #0
 8014ede:	196b      	adds	r3, r5, r5
 8014ee0:	eb46 0406 	adc.w	r4, r6, r6
 8014ee4:	461a      	mov	r2, r3
 8014ee6:	4623      	mov	r3, r4
 8014ee8:	f7f3 fe06 	bl	8008af8 <__aeabi_uldivmod>
 8014eec:	4603      	mov	r3, r0
 8014eee:	460c      	mov	r4, r1
 8014ef0:	461a      	mov	r2, r3
 8014ef2:	4b0c      	ldr	r3, [pc, #48]	; (8014f24 <UART_SetConfig+0x384>)
 8014ef4:	fba3 1302 	umull	r1, r3, r3, r2
 8014ef8:	095b      	lsrs	r3, r3, #5
 8014efa:	2164      	movs	r1, #100	; 0x64
 8014efc:	fb01 f303 	mul.w	r3, r1, r3
 8014f00:	1ad3      	subs	r3, r2, r3
 8014f02:	00db      	lsls	r3, r3, #3
 8014f04:	3332      	adds	r3, #50	; 0x32
 8014f06:	4a07      	ldr	r2, [pc, #28]	; (8014f24 <UART_SetConfig+0x384>)
 8014f08:	fba2 2303 	umull	r2, r3, r2, r3
 8014f0c:	095b      	lsrs	r3, r3, #5
 8014f0e:	f003 0207 	and.w	r2, r3, #7
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	4442      	add	r2, r8
 8014f18:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8014f1a:	e1b2      	b.n	8015282 <UART_SetConfig+0x6e2>
 8014f1c:	40011000 	.word	0x40011000
 8014f20:	40011400 	.word	0x40011400
 8014f24:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	4ad7      	ldr	r2, [pc, #860]	; (801528c <UART_SetConfig+0x6ec>)
 8014f2e:	4293      	cmp	r3, r2
 8014f30:	d005      	beq.n	8014f3e <UART_SetConfig+0x39e>
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	681b      	ldr	r3, [r3, #0]
 8014f36:	4ad6      	ldr	r2, [pc, #856]	; (8015290 <UART_SetConfig+0x6f0>)
 8014f38:	4293      	cmp	r3, r2
 8014f3a:	f040 80d1 	bne.w	80150e0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8014f3e:	f7fd fb57 	bl	80125f0 <HAL_RCC_GetPCLK2Freq>
 8014f42:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014f44:	68bb      	ldr	r3, [r7, #8]
 8014f46:	469a      	mov	sl, r3
 8014f48:	f04f 0b00 	mov.w	fp, #0
 8014f4c:	46d0      	mov	r8, sl
 8014f4e:	46d9      	mov	r9, fp
 8014f50:	eb18 0308 	adds.w	r3, r8, r8
 8014f54:	eb49 0409 	adc.w	r4, r9, r9
 8014f58:	4698      	mov	r8, r3
 8014f5a:	46a1      	mov	r9, r4
 8014f5c:	eb18 080a 	adds.w	r8, r8, sl
 8014f60:	eb49 090b 	adc.w	r9, r9, fp
 8014f64:	f04f 0100 	mov.w	r1, #0
 8014f68:	f04f 0200 	mov.w	r2, #0
 8014f6c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014f70:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014f74:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014f78:	4688      	mov	r8, r1
 8014f7a:	4691      	mov	r9, r2
 8014f7c:	eb1a 0508 	adds.w	r5, sl, r8
 8014f80:	eb4b 0609 	adc.w	r6, fp, r9
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	685b      	ldr	r3, [r3, #4]
 8014f88:	4619      	mov	r1, r3
 8014f8a:	f04f 0200 	mov.w	r2, #0
 8014f8e:	f04f 0300 	mov.w	r3, #0
 8014f92:	f04f 0400 	mov.w	r4, #0
 8014f96:	0094      	lsls	r4, r2, #2
 8014f98:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014f9c:	008b      	lsls	r3, r1, #2
 8014f9e:	461a      	mov	r2, r3
 8014fa0:	4623      	mov	r3, r4
 8014fa2:	4628      	mov	r0, r5
 8014fa4:	4631      	mov	r1, r6
 8014fa6:	f7f3 fda7 	bl	8008af8 <__aeabi_uldivmod>
 8014faa:	4603      	mov	r3, r0
 8014fac:	460c      	mov	r4, r1
 8014fae:	461a      	mov	r2, r3
 8014fb0:	4bb8      	ldr	r3, [pc, #736]	; (8015294 <UART_SetConfig+0x6f4>)
 8014fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8014fb6:	095b      	lsrs	r3, r3, #5
 8014fb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014fbc:	68bb      	ldr	r3, [r7, #8]
 8014fbe:	469b      	mov	fp, r3
 8014fc0:	f04f 0c00 	mov.w	ip, #0
 8014fc4:	46d9      	mov	r9, fp
 8014fc6:	46e2      	mov	sl, ip
 8014fc8:	eb19 0309 	adds.w	r3, r9, r9
 8014fcc:	eb4a 040a 	adc.w	r4, sl, sl
 8014fd0:	4699      	mov	r9, r3
 8014fd2:	46a2      	mov	sl, r4
 8014fd4:	eb19 090b 	adds.w	r9, r9, fp
 8014fd8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014fdc:	f04f 0100 	mov.w	r1, #0
 8014fe0:	f04f 0200 	mov.w	r2, #0
 8014fe4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014fe8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014fec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014ff0:	4689      	mov	r9, r1
 8014ff2:	4692      	mov	sl, r2
 8014ff4:	eb1b 0509 	adds.w	r5, fp, r9
 8014ff8:	eb4c 060a 	adc.w	r6, ip, sl
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	685b      	ldr	r3, [r3, #4]
 8015000:	4619      	mov	r1, r3
 8015002:	f04f 0200 	mov.w	r2, #0
 8015006:	f04f 0300 	mov.w	r3, #0
 801500a:	f04f 0400 	mov.w	r4, #0
 801500e:	0094      	lsls	r4, r2, #2
 8015010:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8015014:	008b      	lsls	r3, r1, #2
 8015016:	461a      	mov	r2, r3
 8015018:	4623      	mov	r3, r4
 801501a:	4628      	mov	r0, r5
 801501c:	4631      	mov	r1, r6
 801501e:	f7f3 fd6b 	bl	8008af8 <__aeabi_uldivmod>
 8015022:	4603      	mov	r3, r0
 8015024:	460c      	mov	r4, r1
 8015026:	461a      	mov	r2, r3
 8015028:	4b9a      	ldr	r3, [pc, #616]	; (8015294 <UART_SetConfig+0x6f4>)
 801502a:	fba3 1302 	umull	r1, r3, r3, r2
 801502e:	095b      	lsrs	r3, r3, #5
 8015030:	2164      	movs	r1, #100	; 0x64
 8015032:	fb01 f303 	mul.w	r3, r1, r3
 8015036:	1ad3      	subs	r3, r2, r3
 8015038:	011b      	lsls	r3, r3, #4
 801503a:	3332      	adds	r3, #50	; 0x32
 801503c:	4a95      	ldr	r2, [pc, #596]	; (8015294 <UART_SetConfig+0x6f4>)
 801503e:	fba2 2303 	umull	r2, r3, r2, r3
 8015042:	095b      	lsrs	r3, r3, #5
 8015044:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015048:	4498      	add	r8, r3
 801504a:	68bb      	ldr	r3, [r7, #8]
 801504c:	469b      	mov	fp, r3
 801504e:	f04f 0c00 	mov.w	ip, #0
 8015052:	46d9      	mov	r9, fp
 8015054:	46e2      	mov	sl, ip
 8015056:	eb19 0309 	adds.w	r3, r9, r9
 801505a:	eb4a 040a 	adc.w	r4, sl, sl
 801505e:	4699      	mov	r9, r3
 8015060:	46a2      	mov	sl, r4
 8015062:	eb19 090b 	adds.w	r9, r9, fp
 8015066:	eb4a 0a0c 	adc.w	sl, sl, ip
 801506a:	f04f 0100 	mov.w	r1, #0
 801506e:	f04f 0200 	mov.w	r2, #0
 8015072:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015076:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801507a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801507e:	4689      	mov	r9, r1
 8015080:	4692      	mov	sl, r2
 8015082:	eb1b 0509 	adds.w	r5, fp, r9
 8015086:	eb4c 060a 	adc.w	r6, ip, sl
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	685b      	ldr	r3, [r3, #4]
 801508e:	4619      	mov	r1, r3
 8015090:	f04f 0200 	mov.w	r2, #0
 8015094:	f04f 0300 	mov.w	r3, #0
 8015098:	f04f 0400 	mov.w	r4, #0
 801509c:	0094      	lsls	r4, r2, #2
 801509e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80150a2:	008b      	lsls	r3, r1, #2
 80150a4:	461a      	mov	r2, r3
 80150a6:	4623      	mov	r3, r4
 80150a8:	4628      	mov	r0, r5
 80150aa:	4631      	mov	r1, r6
 80150ac:	f7f3 fd24 	bl	8008af8 <__aeabi_uldivmod>
 80150b0:	4603      	mov	r3, r0
 80150b2:	460c      	mov	r4, r1
 80150b4:	461a      	mov	r2, r3
 80150b6:	4b77      	ldr	r3, [pc, #476]	; (8015294 <UART_SetConfig+0x6f4>)
 80150b8:	fba3 1302 	umull	r1, r3, r3, r2
 80150bc:	095b      	lsrs	r3, r3, #5
 80150be:	2164      	movs	r1, #100	; 0x64
 80150c0:	fb01 f303 	mul.w	r3, r1, r3
 80150c4:	1ad3      	subs	r3, r2, r3
 80150c6:	011b      	lsls	r3, r3, #4
 80150c8:	3332      	adds	r3, #50	; 0x32
 80150ca:	4a72      	ldr	r2, [pc, #456]	; (8015294 <UART_SetConfig+0x6f4>)
 80150cc:	fba2 2303 	umull	r2, r3, r2, r3
 80150d0:	095b      	lsrs	r3, r3, #5
 80150d2:	f003 020f 	and.w	r2, r3, #15
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	4442      	add	r2, r8
 80150dc:	609a      	str	r2, [r3, #8]
 80150de:	e0d0      	b.n	8015282 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80150e0:	f7fd fa72 	bl	80125c8 <HAL_RCC_GetPCLK1Freq>
 80150e4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	469a      	mov	sl, r3
 80150ea:	f04f 0b00 	mov.w	fp, #0
 80150ee:	46d0      	mov	r8, sl
 80150f0:	46d9      	mov	r9, fp
 80150f2:	eb18 0308 	adds.w	r3, r8, r8
 80150f6:	eb49 0409 	adc.w	r4, r9, r9
 80150fa:	4698      	mov	r8, r3
 80150fc:	46a1      	mov	r9, r4
 80150fe:	eb18 080a 	adds.w	r8, r8, sl
 8015102:	eb49 090b 	adc.w	r9, r9, fp
 8015106:	f04f 0100 	mov.w	r1, #0
 801510a:	f04f 0200 	mov.w	r2, #0
 801510e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8015112:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8015116:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801511a:	4688      	mov	r8, r1
 801511c:	4691      	mov	r9, r2
 801511e:	eb1a 0508 	adds.w	r5, sl, r8
 8015122:	eb4b 0609 	adc.w	r6, fp, r9
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	685b      	ldr	r3, [r3, #4]
 801512a:	4619      	mov	r1, r3
 801512c:	f04f 0200 	mov.w	r2, #0
 8015130:	f04f 0300 	mov.w	r3, #0
 8015134:	f04f 0400 	mov.w	r4, #0
 8015138:	0094      	lsls	r4, r2, #2
 801513a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801513e:	008b      	lsls	r3, r1, #2
 8015140:	461a      	mov	r2, r3
 8015142:	4623      	mov	r3, r4
 8015144:	4628      	mov	r0, r5
 8015146:	4631      	mov	r1, r6
 8015148:	f7f3 fcd6 	bl	8008af8 <__aeabi_uldivmod>
 801514c:	4603      	mov	r3, r0
 801514e:	460c      	mov	r4, r1
 8015150:	461a      	mov	r2, r3
 8015152:	4b50      	ldr	r3, [pc, #320]	; (8015294 <UART_SetConfig+0x6f4>)
 8015154:	fba3 2302 	umull	r2, r3, r3, r2
 8015158:	095b      	lsrs	r3, r3, #5
 801515a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801515e:	68bb      	ldr	r3, [r7, #8]
 8015160:	469b      	mov	fp, r3
 8015162:	f04f 0c00 	mov.w	ip, #0
 8015166:	46d9      	mov	r9, fp
 8015168:	46e2      	mov	sl, ip
 801516a:	eb19 0309 	adds.w	r3, r9, r9
 801516e:	eb4a 040a 	adc.w	r4, sl, sl
 8015172:	4699      	mov	r9, r3
 8015174:	46a2      	mov	sl, r4
 8015176:	eb19 090b 	adds.w	r9, r9, fp
 801517a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801517e:	f04f 0100 	mov.w	r1, #0
 8015182:	f04f 0200 	mov.w	r2, #0
 8015186:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801518a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801518e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015192:	4689      	mov	r9, r1
 8015194:	4692      	mov	sl, r2
 8015196:	eb1b 0509 	adds.w	r5, fp, r9
 801519a:	eb4c 060a 	adc.w	r6, ip, sl
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	685b      	ldr	r3, [r3, #4]
 80151a2:	4619      	mov	r1, r3
 80151a4:	f04f 0200 	mov.w	r2, #0
 80151a8:	f04f 0300 	mov.w	r3, #0
 80151ac:	f04f 0400 	mov.w	r4, #0
 80151b0:	0094      	lsls	r4, r2, #2
 80151b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80151b6:	008b      	lsls	r3, r1, #2
 80151b8:	461a      	mov	r2, r3
 80151ba:	4623      	mov	r3, r4
 80151bc:	4628      	mov	r0, r5
 80151be:	4631      	mov	r1, r6
 80151c0:	f7f3 fc9a 	bl	8008af8 <__aeabi_uldivmod>
 80151c4:	4603      	mov	r3, r0
 80151c6:	460c      	mov	r4, r1
 80151c8:	461a      	mov	r2, r3
 80151ca:	4b32      	ldr	r3, [pc, #200]	; (8015294 <UART_SetConfig+0x6f4>)
 80151cc:	fba3 1302 	umull	r1, r3, r3, r2
 80151d0:	095b      	lsrs	r3, r3, #5
 80151d2:	2164      	movs	r1, #100	; 0x64
 80151d4:	fb01 f303 	mul.w	r3, r1, r3
 80151d8:	1ad3      	subs	r3, r2, r3
 80151da:	011b      	lsls	r3, r3, #4
 80151dc:	3332      	adds	r3, #50	; 0x32
 80151de:	4a2d      	ldr	r2, [pc, #180]	; (8015294 <UART_SetConfig+0x6f4>)
 80151e0:	fba2 2303 	umull	r2, r3, r2, r3
 80151e4:	095b      	lsrs	r3, r3, #5
 80151e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80151ea:	4498      	add	r8, r3
 80151ec:	68bb      	ldr	r3, [r7, #8]
 80151ee:	469b      	mov	fp, r3
 80151f0:	f04f 0c00 	mov.w	ip, #0
 80151f4:	46d9      	mov	r9, fp
 80151f6:	46e2      	mov	sl, ip
 80151f8:	eb19 0309 	adds.w	r3, r9, r9
 80151fc:	eb4a 040a 	adc.w	r4, sl, sl
 8015200:	4699      	mov	r9, r3
 8015202:	46a2      	mov	sl, r4
 8015204:	eb19 090b 	adds.w	r9, r9, fp
 8015208:	eb4a 0a0c 	adc.w	sl, sl, ip
 801520c:	f04f 0100 	mov.w	r1, #0
 8015210:	f04f 0200 	mov.w	r2, #0
 8015214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015218:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801521c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015220:	4689      	mov	r9, r1
 8015222:	4692      	mov	sl, r2
 8015224:	eb1b 0509 	adds.w	r5, fp, r9
 8015228:	eb4c 060a 	adc.w	r6, ip, sl
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	685b      	ldr	r3, [r3, #4]
 8015230:	4619      	mov	r1, r3
 8015232:	f04f 0200 	mov.w	r2, #0
 8015236:	f04f 0300 	mov.w	r3, #0
 801523a:	f04f 0400 	mov.w	r4, #0
 801523e:	0094      	lsls	r4, r2, #2
 8015240:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8015244:	008b      	lsls	r3, r1, #2
 8015246:	461a      	mov	r2, r3
 8015248:	4623      	mov	r3, r4
 801524a:	4628      	mov	r0, r5
 801524c:	4631      	mov	r1, r6
 801524e:	f7f3 fc53 	bl	8008af8 <__aeabi_uldivmod>
 8015252:	4603      	mov	r3, r0
 8015254:	460c      	mov	r4, r1
 8015256:	461a      	mov	r2, r3
 8015258:	4b0e      	ldr	r3, [pc, #56]	; (8015294 <UART_SetConfig+0x6f4>)
 801525a:	fba3 1302 	umull	r1, r3, r3, r2
 801525e:	095b      	lsrs	r3, r3, #5
 8015260:	2164      	movs	r1, #100	; 0x64
 8015262:	fb01 f303 	mul.w	r3, r1, r3
 8015266:	1ad3      	subs	r3, r2, r3
 8015268:	011b      	lsls	r3, r3, #4
 801526a:	3332      	adds	r3, #50	; 0x32
 801526c:	4a09      	ldr	r2, [pc, #36]	; (8015294 <UART_SetConfig+0x6f4>)
 801526e:	fba2 2303 	umull	r2, r3, r2, r3
 8015272:	095b      	lsrs	r3, r3, #5
 8015274:	f003 020f 	and.w	r2, r3, #15
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	681b      	ldr	r3, [r3, #0]
 801527c:	4442      	add	r2, r8
 801527e:	609a      	str	r2, [r3, #8]
}
 8015280:	e7ff      	b.n	8015282 <UART_SetConfig+0x6e2>
 8015282:	bf00      	nop
 8015284:	3714      	adds	r7, #20
 8015286:	46bd      	mov	sp, r7
 8015288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801528c:	40011000 	.word	0x40011000
 8015290:	40011400 	.word	0x40011400
 8015294:	51eb851f 	.word	0x51eb851f

08015298 <round>:
 8015298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801529a:	ec57 6b10 	vmov	r6, r7, d0
 801529e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80152a2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80152a6:	2c13      	cmp	r4, #19
 80152a8:	463b      	mov	r3, r7
 80152aa:	463d      	mov	r5, r7
 80152ac:	dc17      	bgt.n	80152de <round+0x46>
 80152ae:	2c00      	cmp	r4, #0
 80152b0:	da09      	bge.n	80152c6 <round+0x2e>
 80152b2:	3401      	adds	r4, #1
 80152b4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80152b8:	d103      	bne.n	80152c2 <round+0x2a>
 80152ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80152be:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80152c2:	2100      	movs	r1, #0
 80152c4:	e02c      	b.n	8015320 <round+0x88>
 80152c6:	4a18      	ldr	r2, [pc, #96]	; (8015328 <round+0x90>)
 80152c8:	4122      	asrs	r2, r4
 80152ca:	4217      	tst	r7, r2
 80152cc:	d100      	bne.n	80152d0 <round+0x38>
 80152ce:	b19e      	cbz	r6, 80152f8 <round+0x60>
 80152d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80152d4:	4123      	asrs	r3, r4
 80152d6:	442b      	add	r3, r5
 80152d8:	ea23 0302 	bic.w	r3, r3, r2
 80152dc:	e7f1      	b.n	80152c2 <round+0x2a>
 80152de:	2c33      	cmp	r4, #51	; 0x33
 80152e0:	dd0d      	ble.n	80152fe <round+0x66>
 80152e2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80152e6:	d107      	bne.n	80152f8 <round+0x60>
 80152e8:	4630      	mov	r0, r6
 80152ea:	4639      	mov	r1, r7
 80152ec:	ee10 2a10 	vmov	r2, s0
 80152f0:	f7f2 ff04 	bl	80080fc <__adddf3>
 80152f4:	4606      	mov	r6, r0
 80152f6:	460f      	mov	r7, r1
 80152f8:	ec47 6b10 	vmov	d0, r6, r7
 80152fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80152fe:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8015302:	f04f 30ff 	mov.w	r0, #4294967295
 8015306:	40d0      	lsrs	r0, r2
 8015308:	4206      	tst	r6, r0
 801530a:	d0f5      	beq.n	80152f8 <round+0x60>
 801530c:	2201      	movs	r2, #1
 801530e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8015312:	fa02 f404 	lsl.w	r4, r2, r4
 8015316:	1931      	adds	r1, r6, r4
 8015318:	bf28      	it	cs
 801531a:	189b      	addcs	r3, r3, r2
 801531c:	ea21 0100 	bic.w	r1, r1, r0
 8015320:	461f      	mov	r7, r3
 8015322:	460e      	mov	r6, r1
 8015324:	e7e8      	b.n	80152f8 <round+0x60>
 8015326:	bf00      	nop
 8015328:	000fffff 	.word	0x000fffff

0801532c <__errno>:
 801532c:	4b01      	ldr	r3, [pc, #4]	; (8015334 <__errno+0x8>)
 801532e:	6818      	ldr	r0, [r3, #0]
 8015330:	4770      	bx	lr
 8015332:	bf00      	nop
 8015334:	2000002c 	.word	0x2000002c

08015338 <__libc_init_array>:
 8015338:	b570      	push	{r4, r5, r6, lr}
 801533a:	4e0d      	ldr	r6, [pc, #52]	; (8015370 <__libc_init_array+0x38>)
 801533c:	4c0d      	ldr	r4, [pc, #52]	; (8015374 <__libc_init_array+0x3c>)
 801533e:	1ba4      	subs	r4, r4, r6
 8015340:	10a4      	asrs	r4, r4, #2
 8015342:	2500      	movs	r5, #0
 8015344:	42a5      	cmp	r5, r4
 8015346:	d109      	bne.n	801535c <__libc_init_array+0x24>
 8015348:	4e0b      	ldr	r6, [pc, #44]	; (8015378 <__libc_init_array+0x40>)
 801534a:	4c0c      	ldr	r4, [pc, #48]	; (801537c <__libc_init_array+0x44>)
 801534c:	f005 f83c 	bl	801a3c8 <_init>
 8015350:	1ba4      	subs	r4, r4, r6
 8015352:	10a4      	asrs	r4, r4, #2
 8015354:	2500      	movs	r5, #0
 8015356:	42a5      	cmp	r5, r4
 8015358:	d105      	bne.n	8015366 <__libc_init_array+0x2e>
 801535a:	bd70      	pop	{r4, r5, r6, pc}
 801535c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015360:	4798      	blx	r3
 8015362:	3501      	adds	r5, #1
 8015364:	e7ee      	b.n	8015344 <__libc_init_array+0xc>
 8015366:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801536a:	4798      	blx	r3
 801536c:	3501      	adds	r5, #1
 801536e:	e7f2      	b.n	8015356 <__libc_init_array+0x1e>
 8015370:	0801a9d4 	.word	0x0801a9d4
 8015374:	0801a9d4 	.word	0x0801a9d4
 8015378:	0801a9d4 	.word	0x0801a9d4
 801537c:	0801a9d8 	.word	0x0801a9d8

08015380 <memcpy>:
 8015380:	b510      	push	{r4, lr}
 8015382:	1e43      	subs	r3, r0, #1
 8015384:	440a      	add	r2, r1
 8015386:	4291      	cmp	r1, r2
 8015388:	d100      	bne.n	801538c <memcpy+0xc>
 801538a:	bd10      	pop	{r4, pc}
 801538c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015394:	e7f7      	b.n	8015386 <memcpy+0x6>

08015396 <memset>:
 8015396:	4402      	add	r2, r0
 8015398:	4603      	mov	r3, r0
 801539a:	4293      	cmp	r3, r2
 801539c:	d100      	bne.n	80153a0 <memset+0xa>
 801539e:	4770      	bx	lr
 80153a0:	f803 1b01 	strb.w	r1, [r3], #1
 80153a4:	e7f9      	b.n	801539a <memset+0x4>

080153a6 <__cvt>:
 80153a6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80153aa:	ec55 4b10 	vmov	r4, r5, d0
 80153ae:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80153b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80153b4:	2d00      	cmp	r5, #0
 80153b6:	460e      	mov	r6, r1
 80153b8:	4691      	mov	r9, r2
 80153ba:	4619      	mov	r1, r3
 80153bc:	bfb8      	it	lt
 80153be:	4622      	movlt	r2, r4
 80153c0:	462b      	mov	r3, r5
 80153c2:	f027 0720 	bic.w	r7, r7, #32
 80153c6:	bfbb      	ittet	lt
 80153c8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80153cc:	461d      	movlt	r5, r3
 80153ce:	2300      	movge	r3, #0
 80153d0:	232d      	movlt	r3, #45	; 0x2d
 80153d2:	bfb8      	it	lt
 80153d4:	4614      	movlt	r4, r2
 80153d6:	2f46      	cmp	r7, #70	; 0x46
 80153d8:	700b      	strb	r3, [r1, #0]
 80153da:	d004      	beq.n	80153e6 <__cvt+0x40>
 80153dc:	2f45      	cmp	r7, #69	; 0x45
 80153de:	d100      	bne.n	80153e2 <__cvt+0x3c>
 80153e0:	3601      	adds	r6, #1
 80153e2:	2102      	movs	r1, #2
 80153e4:	e000      	b.n	80153e8 <__cvt+0x42>
 80153e6:	2103      	movs	r1, #3
 80153e8:	ab03      	add	r3, sp, #12
 80153ea:	9301      	str	r3, [sp, #4]
 80153ec:	ab02      	add	r3, sp, #8
 80153ee:	9300      	str	r3, [sp, #0]
 80153f0:	4632      	mov	r2, r6
 80153f2:	4653      	mov	r3, sl
 80153f4:	ec45 4b10 	vmov	d0, r4, r5
 80153f8:	f001 ff82 	bl	8017300 <_dtoa_r>
 80153fc:	2f47      	cmp	r7, #71	; 0x47
 80153fe:	4680      	mov	r8, r0
 8015400:	d102      	bne.n	8015408 <__cvt+0x62>
 8015402:	f019 0f01 	tst.w	r9, #1
 8015406:	d026      	beq.n	8015456 <__cvt+0xb0>
 8015408:	2f46      	cmp	r7, #70	; 0x46
 801540a:	eb08 0906 	add.w	r9, r8, r6
 801540e:	d111      	bne.n	8015434 <__cvt+0x8e>
 8015410:	f898 3000 	ldrb.w	r3, [r8]
 8015414:	2b30      	cmp	r3, #48	; 0x30
 8015416:	d10a      	bne.n	801542e <__cvt+0x88>
 8015418:	2200      	movs	r2, #0
 801541a:	2300      	movs	r3, #0
 801541c:	4620      	mov	r0, r4
 801541e:	4629      	mov	r1, r5
 8015420:	f7f3 fa8a 	bl	8008938 <__aeabi_dcmpeq>
 8015424:	b918      	cbnz	r0, 801542e <__cvt+0x88>
 8015426:	f1c6 0601 	rsb	r6, r6, #1
 801542a:	f8ca 6000 	str.w	r6, [sl]
 801542e:	f8da 3000 	ldr.w	r3, [sl]
 8015432:	4499      	add	r9, r3
 8015434:	2200      	movs	r2, #0
 8015436:	2300      	movs	r3, #0
 8015438:	4620      	mov	r0, r4
 801543a:	4629      	mov	r1, r5
 801543c:	f7f3 fa7c 	bl	8008938 <__aeabi_dcmpeq>
 8015440:	b938      	cbnz	r0, 8015452 <__cvt+0xac>
 8015442:	2230      	movs	r2, #48	; 0x30
 8015444:	9b03      	ldr	r3, [sp, #12]
 8015446:	454b      	cmp	r3, r9
 8015448:	d205      	bcs.n	8015456 <__cvt+0xb0>
 801544a:	1c59      	adds	r1, r3, #1
 801544c:	9103      	str	r1, [sp, #12]
 801544e:	701a      	strb	r2, [r3, #0]
 8015450:	e7f8      	b.n	8015444 <__cvt+0x9e>
 8015452:	f8cd 900c 	str.w	r9, [sp, #12]
 8015456:	9b03      	ldr	r3, [sp, #12]
 8015458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801545a:	eba3 0308 	sub.w	r3, r3, r8
 801545e:	4640      	mov	r0, r8
 8015460:	6013      	str	r3, [r2, #0]
 8015462:	b004      	add	sp, #16
 8015464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015468 <__exponent>:
 8015468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801546a:	2900      	cmp	r1, #0
 801546c:	4604      	mov	r4, r0
 801546e:	bfba      	itte	lt
 8015470:	4249      	neglt	r1, r1
 8015472:	232d      	movlt	r3, #45	; 0x2d
 8015474:	232b      	movge	r3, #43	; 0x2b
 8015476:	2909      	cmp	r1, #9
 8015478:	f804 2b02 	strb.w	r2, [r4], #2
 801547c:	7043      	strb	r3, [r0, #1]
 801547e:	dd20      	ble.n	80154c2 <__exponent+0x5a>
 8015480:	f10d 0307 	add.w	r3, sp, #7
 8015484:	461f      	mov	r7, r3
 8015486:	260a      	movs	r6, #10
 8015488:	fb91 f5f6 	sdiv	r5, r1, r6
 801548c:	fb06 1115 	mls	r1, r6, r5, r1
 8015490:	3130      	adds	r1, #48	; 0x30
 8015492:	2d09      	cmp	r5, #9
 8015494:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015498:	f103 32ff 	add.w	r2, r3, #4294967295
 801549c:	4629      	mov	r1, r5
 801549e:	dc09      	bgt.n	80154b4 <__exponent+0x4c>
 80154a0:	3130      	adds	r1, #48	; 0x30
 80154a2:	3b02      	subs	r3, #2
 80154a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80154a8:	42bb      	cmp	r3, r7
 80154aa:	4622      	mov	r2, r4
 80154ac:	d304      	bcc.n	80154b8 <__exponent+0x50>
 80154ae:	1a10      	subs	r0, r2, r0
 80154b0:	b003      	add	sp, #12
 80154b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80154b4:	4613      	mov	r3, r2
 80154b6:	e7e7      	b.n	8015488 <__exponent+0x20>
 80154b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154bc:	f804 2b01 	strb.w	r2, [r4], #1
 80154c0:	e7f2      	b.n	80154a8 <__exponent+0x40>
 80154c2:	2330      	movs	r3, #48	; 0x30
 80154c4:	4419      	add	r1, r3
 80154c6:	7083      	strb	r3, [r0, #2]
 80154c8:	1d02      	adds	r2, r0, #4
 80154ca:	70c1      	strb	r1, [r0, #3]
 80154cc:	e7ef      	b.n	80154ae <__exponent+0x46>
	...

080154d0 <_printf_float>:
 80154d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154d4:	b08d      	sub	sp, #52	; 0x34
 80154d6:	460c      	mov	r4, r1
 80154d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80154dc:	4616      	mov	r6, r2
 80154de:	461f      	mov	r7, r3
 80154e0:	4605      	mov	r5, r0
 80154e2:	f003 f9a7 	bl	8018834 <_localeconv_r>
 80154e6:	6803      	ldr	r3, [r0, #0]
 80154e8:	9304      	str	r3, [sp, #16]
 80154ea:	4618      	mov	r0, r3
 80154ec:	f7f2 fda8 	bl	8008040 <strlen>
 80154f0:	2300      	movs	r3, #0
 80154f2:	930a      	str	r3, [sp, #40]	; 0x28
 80154f4:	f8d8 3000 	ldr.w	r3, [r8]
 80154f8:	9005      	str	r0, [sp, #20]
 80154fa:	3307      	adds	r3, #7
 80154fc:	f023 0307 	bic.w	r3, r3, #7
 8015500:	f103 0208 	add.w	r2, r3, #8
 8015504:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015508:	f8d4 b000 	ldr.w	fp, [r4]
 801550c:	f8c8 2000 	str.w	r2, [r8]
 8015510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015514:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015518:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801551c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015520:	9307      	str	r3, [sp, #28]
 8015522:	f8cd 8018 	str.w	r8, [sp, #24]
 8015526:	f04f 32ff 	mov.w	r2, #4294967295
 801552a:	4ba7      	ldr	r3, [pc, #668]	; (80157c8 <_printf_float+0x2f8>)
 801552c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015530:	f7f3 fa34 	bl	800899c <__aeabi_dcmpun>
 8015534:	bb70      	cbnz	r0, 8015594 <_printf_float+0xc4>
 8015536:	f04f 32ff 	mov.w	r2, #4294967295
 801553a:	4ba3      	ldr	r3, [pc, #652]	; (80157c8 <_printf_float+0x2f8>)
 801553c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015540:	f7f3 fa0e 	bl	8008960 <__aeabi_dcmple>
 8015544:	bb30      	cbnz	r0, 8015594 <_printf_float+0xc4>
 8015546:	2200      	movs	r2, #0
 8015548:	2300      	movs	r3, #0
 801554a:	4640      	mov	r0, r8
 801554c:	4649      	mov	r1, r9
 801554e:	f7f3 f9fd 	bl	800894c <__aeabi_dcmplt>
 8015552:	b110      	cbz	r0, 801555a <_printf_float+0x8a>
 8015554:	232d      	movs	r3, #45	; 0x2d
 8015556:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801555a:	4a9c      	ldr	r2, [pc, #624]	; (80157cc <_printf_float+0x2fc>)
 801555c:	4b9c      	ldr	r3, [pc, #624]	; (80157d0 <_printf_float+0x300>)
 801555e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015562:	bf8c      	ite	hi
 8015564:	4690      	movhi	r8, r2
 8015566:	4698      	movls	r8, r3
 8015568:	2303      	movs	r3, #3
 801556a:	f02b 0204 	bic.w	r2, fp, #4
 801556e:	6123      	str	r3, [r4, #16]
 8015570:	6022      	str	r2, [r4, #0]
 8015572:	f04f 0900 	mov.w	r9, #0
 8015576:	9700      	str	r7, [sp, #0]
 8015578:	4633      	mov	r3, r6
 801557a:	aa0b      	add	r2, sp, #44	; 0x2c
 801557c:	4621      	mov	r1, r4
 801557e:	4628      	mov	r0, r5
 8015580:	f000 f9e6 	bl	8015950 <_printf_common>
 8015584:	3001      	adds	r0, #1
 8015586:	f040 808d 	bne.w	80156a4 <_printf_float+0x1d4>
 801558a:	f04f 30ff 	mov.w	r0, #4294967295
 801558e:	b00d      	add	sp, #52	; 0x34
 8015590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015594:	4642      	mov	r2, r8
 8015596:	464b      	mov	r3, r9
 8015598:	4640      	mov	r0, r8
 801559a:	4649      	mov	r1, r9
 801559c:	f7f3 f9fe 	bl	800899c <__aeabi_dcmpun>
 80155a0:	b110      	cbz	r0, 80155a8 <_printf_float+0xd8>
 80155a2:	4a8c      	ldr	r2, [pc, #560]	; (80157d4 <_printf_float+0x304>)
 80155a4:	4b8c      	ldr	r3, [pc, #560]	; (80157d8 <_printf_float+0x308>)
 80155a6:	e7da      	b.n	801555e <_printf_float+0x8e>
 80155a8:	6861      	ldr	r1, [r4, #4]
 80155aa:	1c4b      	adds	r3, r1, #1
 80155ac:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80155b0:	a80a      	add	r0, sp, #40	; 0x28
 80155b2:	d13e      	bne.n	8015632 <_printf_float+0x162>
 80155b4:	2306      	movs	r3, #6
 80155b6:	6063      	str	r3, [r4, #4]
 80155b8:	2300      	movs	r3, #0
 80155ba:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80155be:	ab09      	add	r3, sp, #36	; 0x24
 80155c0:	9300      	str	r3, [sp, #0]
 80155c2:	ec49 8b10 	vmov	d0, r8, r9
 80155c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80155ca:	6022      	str	r2, [r4, #0]
 80155cc:	f8cd a004 	str.w	sl, [sp, #4]
 80155d0:	6861      	ldr	r1, [r4, #4]
 80155d2:	4628      	mov	r0, r5
 80155d4:	f7ff fee7 	bl	80153a6 <__cvt>
 80155d8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80155dc:	2b47      	cmp	r3, #71	; 0x47
 80155de:	4680      	mov	r8, r0
 80155e0:	d109      	bne.n	80155f6 <_printf_float+0x126>
 80155e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155e4:	1cd8      	adds	r0, r3, #3
 80155e6:	db02      	blt.n	80155ee <_printf_float+0x11e>
 80155e8:	6862      	ldr	r2, [r4, #4]
 80155ea:	4293      	cmp	r3, r2
 80155ec:	dd47      	ble.n	801567e <_printf_float+0x1ae>
 80155ee:	f1aa 0a02 	sub.w	sl, sl, #2
 80155f2:	fa5f fa8a 	uxtb.w	sl, sl
 80155f6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80155fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80155fc:	d824      	bhi.n	8015648 <_printf_float+0x178>
 80155fe:	3901      	subs	r1, #1
 8015600:	4652      	mov	r2, sl
 8015602:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015606:	9109      	str	r1, [sp, #36]	; 0x24
 8015608:	f7ff ff2e 	bl	8015468 <__exponent>
 801560c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801560e:	1813      	adds	r3, r2, r0
 8015610:	2a01      	cmp	r2, #1
 8015612:	4681      	mov	r9, r0
 8015614:	6123      	str	r3, [r4, #16]
 8015616:	dc02      	bgt.n	801561e <_printf_float+0x14e>
 8015618:	6822      	ldr	r2, [r4, #0]
 801561a:	07d1      	lsls	r1, r2, #31
 801561c:	d501      	bpl.n	8015622 <_printf_float+0x152>
 801561e:	3301      	adds	r3, #1
 8015620:	6123      	str	r3, [r4, #16]
 8015622:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015626:	2b00      	cmp	r3, #0
 8015628:	d0a5      	beq.n	8015576 <_printf_float+0xa6>
 801562a:	232d      	movs	r3, #45	; 0x2d
 801562c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015630:	e7a1      	b.n	8015576 <_printf_float+0xa6>
 8015632:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8015636:	f000 8177 	beq.w	8015928 <_printf_float+0x458>
 801563a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801563e:	d1bb      	bne.n	80155b8 <_printf_float+0xe8>
 8015640:	2900      	cmp	r1, #0
 8015642:	d1b9      	bne.n	80155b8 <_printf_float+0xe8>
 8015644:	2301      	movs	r3, #1
 8015646:	e7b6      	b.n	80155b6 <_printf_float+0xe6>
 8015648:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801564c:	d119      	bne.n	8015682 <_printf_float+0x1b2>
 801564e:	2900      	cmp	r1, #0
 8015650:	6863      	ldr	r3, [r4, #4]
 8015652:	dd0c      	ble.n	801566e <_printf_float+0x19e>
 8015654:	6121      	str	r1, [r4, #16]
 8015656:	b913      	cbnz	r3, 801565e <_printf_float+0x18e>
 8015658:	6822      	ldr	r2, [r4, #0]
 801565a:	07d2      	lsls	r2, r2, #31
 801565c:	d502      	bpl.n	8015664 <_printf_float+0x194>
 801565e:	3301      	adds	r3, #1
 8015660:	440b      	add	r3, r1
 8015662:	6123      	str	r3, [r4, #16]
 8015664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015666:	65a3      	str	r3, [r4, #88]	; 0x58
 8015668:	f04f 0900 	mov.w	r9, #0
 801566c:	e7d9      	b.n	8015622 <_printf_float+0x152>
 801566e:	b913      	cbnz	r3, 8015676 <_printf_float+0x1a6>
 8015670:	6822      	ldr	r2, [r4, #0]
 8015672:	07d0      	lsls	r0, r2, #31
 8015674:	d501      	bpl.n	801567a <_printf_float+0x1aa>
 8015676:	3302      	adds	r3, #2
 8015678:	e7f3      	b.n	8015662 <_printf_float+0x192>
 801567a:	2301      	movs	r3, #1
 801567c:	e7f1      	b.n	8015662 <_printf_float+0x192>
 801567e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8015682:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015686:	4293      	cmp	r3, r2
 8015688:	db05      	blt.n	8015696 <_printf_float+0x1c6>
 801568a:	6822      	ldr	r2, [r4, #0]
 801568c:	6123      	str	r3, [r4, #16]
 801568e:	07d1      	lsls	r1, r2, #31
 8015690:	d5e8      	bpl.n	8015664 <_printf_float+0x194>
 8015692:	3301      	adds	r3, #1
 8015694:	e7e5      	b.n	8015662 <_printf_float+0x192>
 8015696:	2b00      	cmp	r3, #0
 8015698:	bfd4      	ite	le
 801569a:	f1c3 0302 	rsble	r3, r3, #2
 801569e:	2301      	movgt	r3, #1
 80156a0:	4413      	add	r3, r2
 80156a2:	e7de      	b.n	8015662 <_printf_float+0x192>
 80156a4:	6823      	ldr	r3, [r4, #0]
 80156a6:	055a      	lsls	r2, r3, #21
 80156a8:	d407      	bmi.n	80156ba <_printf_float+0x1ea>
 80156aa:	6923      	ldr	r3, [r4, #16]
 80156ac:	4642      	mov	r2, r8
 80156ae:	4631      	mov	r1, r6
 80156b0:	4628      	mov	r0, r5
 80156b2:	47b8      	blx	r7
 80156b4:	3001      	adds	r0, #1
 80156b6:	d12b      	bne.n	8015710 <_printf_float+0x240>
 80156b8:	e767      	b.n	801558a <_printf_float+0xba>
 80156ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80156be:	f240 80dc 	bls.w	801587a <_printf_float+0x3aa>
 80156c2:	2200      	movs	r2, #0
 80156c4:	2300      	movs	r3, #0
 80156c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80156ca:	f7f3 f935 	bl	8008938 <__aeabi_dcmpeq>
 80156ce:	2800      	cmp	r0, #0
 80156d0:	d033      	beq.n	801573a <_printf_float+0x26a>
 80156d2:	2301      	movs	r3, #1
 80156d4:	4a41      	ldr	r2, [pc, #260]	; (80157dc <_printf_float+0x30c>)
 80156d6:	4631      	mov	r1, r6
 80156d8:	4628      	mov	r0, r5
 80156da:	47b8      	blx	r7
 80156dc:	3001      	adds	r0, #1
 80156de:	f43f af54 	beq.w	801558a <_printf_float+0xba>
 80156e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80156e6:	429a      	cmp	r2, r3
 80156e8:	db02      	blt.n	80156f0 <_printf_float+0x220>
 80156ea:	6823      	ldr	r3, [r4, #0]
 80156ec:	07d8      	lsls	r0, r3, #31
 80156ee:	d50f      	bpl.n	8015710 <_printf_float+0x240>
 80156f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80156f4:	4631      	mov	r1, r6
 80156f6:	4628      	mov	r0, r5
 80156f8:	47b8      	blx	r7
 80156fa:	3001      	adds	r0, #1
 80156fc:	f43f af45 	beq.w	801558a <_printf_float+0xba>
 8015700:	f04f 0800 	mov.w	r8, #0
 8015704:	f104 091a 	add.w	r9, r4, #26
 8015708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801570a:	3b01      	subs	r3, #1
 801570c:	4543      	cmp	r3, r8
 801570e:	dc09      	bgt.n	8015724 <_printf_float+0x254>
 8015710:	6823      	ldr	r3, [r4, #0]
 8015712:	079b      	lsls	r3, r3, #30
 8015714:	f100 8103 	bmi.w	801591e <_printf_float+0x44e>
 8015718:	68e0      	ldr	r0, [r4, #12]
 801571a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801571c:	4298      	cmp	r0, r3
 801571e:	bfb8      	it	lt
 8015720:	4618      	movlt	r0, r3
 8015722:	e734      	b.n	801558e <_printf_float+0xbe>
 8015724:	2301      	movs	r3, #1
 8015726:	464a      	mov	r2, r9
 8015728:	4631      	mov	r1, r6
 801572a:	4628      	mov	r0, r5
 801572c:	47b8      	blx	r7
 801572e:	3001      	adds	r0, #1
 8015730:	f43f af2b 	beq.w	801558a <_printf_float+0xba>
 8015734:	f108 0801 	add.w	r8, r8, #1
 8015738:	e7e6      	b.n	8015708 <_printf_float+0x238>
 801573a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801573c:	2b00      	cmp	r3, #0
 801573e:	dc2b      	bgt.n	8015798 <_printf_float+0x2c8>
 8015740:	2301      	movs	r3, #1
 8015742:	4a26      	ldr	r2, [pc, #152]	; (80157dc <_printf_float+0x30c>)
 8015744:	4631      	mov	r1, r6
 8015746:	4628      	mov	r0, r5
 8015748:	47b8      	blx	r7
 801574a:	3001      	adds	r0, #1
 801574c:	f43f af1d 	beq.w	801558a <_printf_float+0xba>
 8015750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015752:	b923      	cbnz	r3, 801575e <_printf_float+0x28e>
 8015754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015756:	b913      	cbnz	r3, 801575e <_printf_float+0x28e>
 8015758:	6823      	ldr	r3, [r4, #0]
 801575a:	07d9      	lsls	r1, r3, #31
 801575c:	d5d8      	bpl.n	8015710 <_printf_float+0x240>
 801575e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015762:	4631      	mov	r1, r6
 8015764:	4628      	mov	r0, r5
 8015766:	47b8      	blx	r7
 8015768:	3001      	adds	r0, #1
 801576a:	f43f af0e 	beq.w	801558a <_printf_float+0xba>
 801576e:	f04f 0900 	mov.w	r9, #0
 8015772:	f104 0a1a 	add.w	sl, r4, #26
 8015776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015778:	425b      	negs	r3, r3
 801577a:	454b      	cmp	r3, r9
 801577c:	dc01      	bgt.n	8015782 <_printf_float+0x2b2>
 801577e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015780:	e794      	b.n	80156ac <_printf_float+0x1dc>
 8015782:	2301      	movs	r3, #1
 8015784:	4652      	mov	r2, sl
 8015786:	4631      	mov	r1, r6
 8015788:	4628      	mov	r0, r5
 801578a:	47b8      	blx	r7
 801578c:	3001      	adds	r0, #1
 801578e:	f43f aefc 	beq.w	801558a <_printf_float+0xba>
 8015792:	f109 0901 	add.w	r9, r9, #1
 8015796:	e7ee      	b.n	8015776 <_printf_float+0x2a6>
 8015798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801579a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801579c:	429a      	cmp	r2, r3
 801579e:	bfa8      	it	ge
 80157a0:	461a      	movge	r2, r3
 80157a2:	2a00      	cmp	r2, #0
 80157a4:	4691      	mov	r9, r2
 80157a6:	dd07      	ble.n	80157b8 <_printf_float+0x2e8>
 80157a8:	4613      	mov	r3, r2
 80157aa:	4631      	mov	r1, r6
 80157ac:	4642      	mov	r2, r8
 80157ae:	4628      	mov	r0, r5
 80157b0:	47b8      	blx	r7
 80157b2:	3001      	adds	r0, #1
 80157b4:	f43f aee9 	beq.w	801558a <_printf_float+0xba>
 80157b8:	f104 031a 	add.w	r3, r4, #26
 80157bc:	f04f 0b00 	mov.w	fp, #0
 80157c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80157c4:	9306      	str	r3, [sp, #24]
 80157c6:	e015      	b.n	80157f4 <_printf_float+0x324>
 80157c8:	7fefffff 	.word	0x7fefffff
 80157cc:	0801a69c 	.word	0x0801a69c
 80157d0:	0801a698 	.word	0x0801a698
 80157d4:	0801a6a4 	.word	0x0801a6a4
 80157d8:	0801a6a0 	.word	0x0801a6a0
 80157dc:	0801a8c3 	.word	0x0801a8c3
 80157e0:	2301      	movs	r3, #1
 80157e2:	9a06      	ldr	r2, [sp, #24]
 80157e4:	4631      	mov	r1, r6
 80157e6:	4628      	mov	r0, r5
 80157e8:	47b8      	blx	r7
 80157ea:	3001      	adds	r0, #1
 80157ec:	f43f aecd 	beq.w	801558a <_printf_float+0xba>
 80157f0:	f10b 0b01 	add.w	fp, fp, #1
 80157f4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80157f8:	ebaa 0309 	sub.w	r3, sl, r9
 80157fc:	455b      	cmp	r3, fp
 80157fe:	dcef      	bgt.n	80157e0 <_printf_float+0x310>
 8015800:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015804:	429a      	cmp	r2, r3
 8015806:	44d0      	add	r8, sl
 8015808:	db15      	blt.n	8015836 <_printf_float+0x366>
 801580a:	6823      	ldr	r3, [r4, #0]
 801580c:	07da      	lsls	r2, r3, #31
 801580e:	d412      	bmi.n	8015836 <_printf_float+0x366>
 8015810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015812:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015814:	eba3 020a 	sub.w	r2, r3, sl
 8015818:	eba3 0a01 	sub.w	sl, r3, r1
 801581c:	4592      	cmp	sl, r2
 801581e:	bfa8      	it	ge
 8015820:	4692      	movge	sl, r2
 8015822:	f1ba 0f00 	cmp.w	sl, #0
 8015826:	dc0e      	bgt.n	8015846 <_printf_float+0x376>
 8015828:	f04f 0800 	mov.w	r8, #0
 801582c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015830:	f104 091a 	add.w	r9, r4, #26
 8015834:	e019      	b.n	801586a <_printf_float+0x39a>
 8015836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801583a:	4631      	mov	r1, r6
 801583c:	4628      	mov	r0, r5
 801583e:	47b8      	blx	r7
 8015840:	3001      	adds	r0, #1
 8015842:	d1e5      	bne.n	8015810 <_printf_float+0x340>
 8015844:	e6a1      	b.n	801558a <_printf_float+0xba>
 8015846:	4653      	mov	r3, sl
 8015848:	4642      	mov	r2, r8
 801584a:	4631      	mov	r1, r6
 801584c:	4628      	mov	r0, r5
 801584e:	47b8      	blx	r7
 8015850:	3001      	adds	r0, #1
 8015852:	d1e9      	bne.n	8015828 <_printf_float+0x358>
 8015854:	e699      	b.n	801558a <_printf_float+0xba>
 8015856:	2301      	movs	r3, #1
 8015858:	464a      	mov	r2, r9
 801585a:	4631      	mov	r1, r6
 801585c:	4628      	mov	r0, r5
 801585e:	47b8      	blx	r7
 8015860:	3001      	adds	r0, #1
 8015862:	f43f ae92 	beq.w	801558a <_printf_float+0xba>
 8015866:	f108 0801 	add.w	r8, r8, #1
 801586a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801586e:	1a9b      	subs	r3, r3, r2
 8015870:	eba3 030a 	sub.w	r3, r3, sl
 8015874:	4543      	cmp	r3, r8
 8015876:	dcee      	bgt.n	8015856 <_printf_float+0x386>
 8015878:	e74a      	b.n	8015710 <_printf_float+0x240>
 801587a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801587c:	2a01      	cmp	r2, #1
 801587e:	dc01      	bgt.n	8015884 <_printf_float+0x3b4>
 8015880:	07db      	lsls	r3, r3, #31
 8015882:	d53a      	bpl.n	80158fa <_printf_float+0x42a>
 8015884:	2301      	movs	r3, #1
 8015886:	4642      	mov	r2, r8
 8015888:	4631      	mov	r1, r6
 801588a:	4628      	mov	r0, r5
 801588c:	47b8      	blx	r7
 801588e:	3001      	adds	r0, #1
 8015890:	f43f ae7b 	beq.w	801558a <_printf_float+0xba>
 8015894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015898:	4631      	mov	r1, r6
 801589a:	4628      	mov	r0, r5
 801589c:	47b8      	blx	r7
 801589e:	3001      	adds	r0, #1
 80158a0:	f108 0801 	add.w	r8, r8, #1
 80158a4:	f43f ae71 	beq.w	801558a <_printf_float+0xba>
 80158a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158aa:	2200      	movs	r2, #0
 80158ac:	f103 3aff 	add.w	sl, r3, #4294967295
 80158b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80158b4:	2300      	movs	r3, #0
 80158b6:	f7f3 f83f 	bl	8008938 <__aeabi_dcmpeq>
 80158ba:	b9c8      	cbnz	r0, 80158f0 <_printf_float+0x420>
 80158bc:	4653      	mov	r3, sl
 80158be:	4642      	mov	r2, r8
 80158c0:	4631      	mov	r1, r6
 80158c2:	4628      	mov	r0, r5
 80158c4:	47b8      	blx	r7
 80158c6:	3001      	adds	r0, #1
 80158c8:	d10e      	bne.n	80158e8 <_printf_float+0x418>
 80158ca:	e65e      	b.n	801558a <_printf_float+0xba>
 80158cc:	2301      	movs	r3, #1
 80158ce:	4652      	mov	r2, sl
 80158d0:	4631      	mov	r1, r6
 80158d2:	4628      	mov	r0, r5
 80158d4:	47b8      	blx	r7
 80158d6:	3001      	adds	r0, #1
 80158d8:	f43f ae57 	beq.w	801558a <_printf_float+0xba>
 80158dc:	f108 0801 	add.w	r8, r8, #1
 80158e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158e2:	3b01      	subs	r3, #1
 80158e4:	4543      	cmp	r3, r8
 80158e6:	dcf1      	bgt.n	80158cc <_printf_float+0x3fc>
 80158e8:	464b      	mov	r3, r9
 80158ea:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80158ee:	e6de      	b.n	80156ae <_printf_float+0x1de>
 80158f0:	f04f 0800 	mov.w	r8, #0
 80158f4:	f104 0a1a 	add.w	sl, r4, #26
 80158f8:	e7f2      	b.n	80158e0 <_printf_float+0x410>
 80158fa:	2301      	movs	r3, #1
 80158fc:	e7df      	b.n	80158be <_printf_float+0x3ee>
 80158fe:	2301      	movs	r3, #1
 8015900:	464a      	mov	r2, r9
 8015902:	4631      	mov	r1, r6
 8015904:	4628      	mov	r0, r5
 8015906:	47b8      	blx	r7
 8015908:	3001      	adds	r0, #1
 801590a:	f43f ae3e 	beq.w	801558a <_printf_float+0xba>
 801590e:	f108 0801 	add.w	r8, r8, #1
 8015912:	68e3      	ldr	r3, [r4, #12]
 8015914:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015916:	1a9b      	subs	r3, r3, r2
 8015918:	4543      	cmp	r3, r8
 801591a:	dcf0      	bgt.n	80158fe <_printf_float+0x42e>
 801591c:	e6fc      	b.n	8015718 <_printf_float+0x248>
 801591e:	f04f 0800 	mov.w	r8, #0
 8015922:	f104 0919 	add.w	r9, r4, #25
 8015926:	e7f4      	b.n	8015912 <_printf_float+0x442>
 8015928:	2900      	cmp	r1, #0
 801592a:	f43f ae8b 	beq.w	8015644 <_printf_float+0x174>
 801592e:	2300      	movs	r3, #0
 8015930:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015934:	ab09      	add	r3, sp, #36	; 0x24
 8015936:	9300      	str	r3, [sp, #0]
 8015938:	ec49 8b10 	vmov	d0, r8, r9
 801593c:	6022      	str	r2, [r4, #0]
 801593e:	f8cd a004 	str.w	sl, [sp, #4]
 8015942:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015946:	4628      	mov	r0, r5
 8015948:	f7ff fd2d 	bl	80153a6 <__cvt>
 801594c:	4680      	mov	r8, r0
 801594e:	e648      	b.n	80155e2 <_printf_float+0x112>

08015950 <_printf_common>:
 8015950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015954:	4691      	mov	r9, r2
 8015956:	461f      	mov	r7, r3
 8015958:	688a      	ldr	r2, [r1, #8]
 801595a:	690b      	ldr	r3, [r1, #16]
 801595c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015960:	4293      	cmp	r3, r2
 8015962:	bfb8      	it	lt
 8015964:	4613      	movlt	r3, r2
 8015966:	f8c9 3000 	str.w	r3, [r9]
 801596a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801596e:	4606      	mov	r6, r0
 8015970:	460c      	mov	r4, r1
 8015972:	b112      	cbz	r2, 801597a <_printf_common+0x2a>
 8015974:	3301      	adds	r3, #1
 8015976:	f8c9 3000 	str.w	r3, [r9]
 801597a:	6823      	ldr	r3, [r4, #0]
 801597c:	0699      	lsls	r1, r3, #26
 801597e:	bf42      	ittt	mi
 8015980:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015984:	3302      	addmi	r3, #2
 8015986:	f8c9 3000 	strmi.w	r3, [r9]
 801598a:	6825      	ldr	r5, [r4, #0]
 801598c:	f015 0506 	ands.w	r5, r5, #6
 8015990:	d107      	bne.n	80159a2 <_printf_common+0x52>
 8015992:	f104 0a19 	add.w	sl, r4, #25
 8015996:	68e3      	ldr	r3, [r4, #12]
 8015998:	f8d9 2000 	ldr.w	r2, [r9]
 801599c:	1a9b      	subs	r3, r3, r2
 801599e:	42ab      	cmp	r3, r5
 80159a0:	dc28      	bgt.n	80159f4 <_printf_common+0xa4>
 80159a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80159a6:	6822      	ldr	r2, [r4, #0]
 80159a8:	3300      	adds	r3, #0
 80159aa:	bf18      	it	ne
 80159ac:	2301      	movne	r3, #1
 80159ae:	0692      	lsls	r2, r2, #26
 80159b0:	d42d      	bmi.n	8015a0e <_printf_common+0xbe>
 80159b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80159b6:	4639      	mov	r1, r7
 80159b8:	4630      	mov	r0, r6
 80159ba:	47c0      	blx	r8
 80159bc:	3001      	adds	r0, #1
 80159be:	d020      	beq.n	8015a02 <_printf_common+0xb2>
 80159c0:	6823      	ldr	r3, [r4, #0]
 80159c2:	68e5      	ldr	r5, [r4, #12]
 80159c4:	f8d9 2000 	ldr.w	r2, [r9]
 80159c8:	f003 0306 	and.w	r3, r3, #6
 80159cc:	2b04      	cmp	r3, #4
 80159ce:	bf08      	it	eq
 80159d0:	1aad      	subeq	r5, r5, r2
 80159d2:	68a3      	ldr	r3, [r4, #8]
 80159d4:	6922      	ldr	r2, [r4, #16]
 80159d6:	bf0c      	ite	eq
 80159d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80159dc:	2500      	movne	r5, #0
 80159de:	4293      	cmp	r3, r2
 80159e0:	bfc4      	itt	gt
 80159e2:	1a9b      	subgt	r3, r3, r2
 80159e4:	18ed      	addgt	r5, r5, r3
 80159e6:	f04f 0900 	mov.w	r9, #0
 80159ea:	341a      	adds	r4, #26
 80159ec:	454d      	cmp	r5, r9
 80159ee:	d11a      	bne.n	8015a26 <_printf_common+0xd6>
 80159f0:	2000      	movs	r0, #0
 80159f2:	e008      	b.n	8015a06 <_printf_common+0xb6>
 80159f4:	2301      	movs	r3, #1
 80159f6:	4652      	mov	r2, sl
 80159f8:	4639      	mov	r1, r7
 80159fa:	4630      	mov	r0, r6
 80159fc:	47c0      	blx	r8
 80159fe:	3001      	adds	r0, #1
 8015a00:	d103      	bne.n	8015a0a <_printf_common+0xba>
 8015a02:	f04f 30ff 	mov.w	r0, #4294967295
 8015a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a0a:	3501      	adds	r5, #1
 8015a0c:	e7c3      	b.n	8015996 <_printf_common+0x46>
 8015a0e:	18e1      	adds	r1, r4, r3
 8015a10:	1c5a      	adds	r2, r3, #1
 8015a12:	2030      	movs	r0, #48	; 0x30
 8015a14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015a18:	4422      	add	r2, r4
 8015a1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015a1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015a22:	3302      	adds	r3, #2
 8015a24:	e7c5      	b.n	80159b2 <_printf_common+0x62>
 8015a26:	2301      	movs	r3, #1
 8015a28:	4622      	mov	r2, r4
 8015a2a:	4639      	mov	r1, r7
 8015a2c:	4630      	mov	r0, r6
 8015a2e:	47c0      	blx	r8
 8015a30:	3001      	adds	r0, #1
 8015a32:	d0e6      	beq.n	8015a02 <_printf_common+0xb2>
 8015a34:	f109 0901 	add.w	r9, r9, #1
 8015a38:	e7d8      	b.n	80159ec <_printf_common+0x9c>
	...

08015a3c <_printf_i>:
 8015a3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015a40:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015a44:	460c      	mov	r4, r1
 8015a46:	7e09      	ldrb	r1, [r1, #24]
 8015a48:	b085      	sub	sp, #20
 8015a4a:	296e      	cmp	r1, #110	; 0x6e
 8015a4c:	4617      	mov	r7, r2
 8015a4e:	4606      	mov	r6, r0
 8015a50:	4698      	mov	r8, r3
 8015a52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015a54:	f000 80b3 	beq.w	8015bbe <_printf_i+0x182>
 8015a58:	d822      	bhi.n	8015aa0 <_printf_i+0x64>
 8015a5a:	2963      	cmp	r1, #99	; 0x63
 8015a5c:	d036      	beq.n	8015acc <_printf_i+0x90>
 8015a5e:	d80a      	bhi.n	8015a76 <_printf_i+0x3a>
 8015a60:	2900      	cmp	r1, #0
 8015a62:	f000 80b9 	beq.w	8015bd8 <_printf_i+0x19c>
 8015a66:	2958      	cmp	r1, #88	; 0x58
 8015a68:	f000 8083 	beq.w	8015b72 <_printf_i+0x136>
 8015a6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015a70:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015a74:	e032      	b.n	8015adc <_printf_i+0xa0>
 8015a76:	2964      	cmp	r1, #100	; 0x64
 8015a78:	d001      	beq.n	8015a7e <_printf_i+0x42>
 8015a7a:	2969      	cmp	r1, #105	; 0x69
 8015a7c:	d1f6      	bne.n	8015a6c <_printf_i+0x30>
 8015a7e:	6820      	ldr	r0, [r4, #0]
 8015a80:	6813      	ldr	r3, [r2, #0]
 8015a82:	0605      	lsls	r5, r0, #24
 8015a84:	f103 0104 	add.w	r1, r3, #4
 8015a88:	d52a      	bpl.n	8015ae0 <_printf_i+0xa4>
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	6011      	str	r1, [r2, #0]
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	da03      	bge.n	8015a9a <_printf_i+0x5e>
 8015a92:	222d      	movs	r2, #45	; 0x2d
 8015a94:	425b      	negs	r3, r3
 8015a96:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015a9a:	486f      	ldr	r0, [pc, #444]	; (8015c58 <_printf_i+0x21c>)
 8015a9c:	220a      	movs	r2, #10
 8015a9e:	e039      	b.n	8015b14 <_printf_i+0xd8>
 8015aa0:	2973      	cmp	r1, #115	; 0x73
 8015aa2:	f000 809d 	beq.w	8015be0 <_printf_i+0x1a4>
 8015aa6:	d808      	bhi.n	8015aba <_printf_i+0x7e>
 8015aa8:	296f      	cmp	r1, #111	; 0x6f
 8015aaa:	d020      	beq.n	8015aee <_printf_i+0xb2>
 8015aac:	2970      	cmp	r1, #112	; 0x70
 8015aae:	d1dd      	bne.n	8015a6c <_printf_i+0x30>
 8015ab0:	6823      	ldr	r3, [r4, #0]
 8015ab2:	f043 0320 	orr.w	r3, r3, #32
 8015ab6:	6023      	str	r3, [r4, #0]
 8015ab8:	e003      	b.n	8015ac2 <_printf_i+0x86>
 8015aba:	2975      	cmp	r1, #117	; 0x75
 8015abc:	d017      	beq.n	8015aee <_printf_i+0xb2>
 8015abe:	2978      	cmp	r1, #120	; 0x78
 8015ac0:	d1d4      	bne.n	8015a6c <_printf_i+0x30>
 8015ac2:	2378      	movs	r3, #120	; 0x78
 8015ac4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015ac8:	4864      	ldr	r0, [pc, #400]	; (8015c5c <_printf_i+0x220>)
 8015aca:	e055      	b.n	8015b78 <_printf_i+0x13c>
 8015acc:	6813      	ldr	r3, [r2, #0]
 8015ace:	1d19      	adds	r1, r3, #4
 8015ad0:	681b      	ldr	r3, [r3, #0]
 8015ad2:	6011      	str	r1, [r2, #0]
 8015ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015ad8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015adc:	2301      	movs	r3, #1
 8015ade:	e08c      	b.n	8015bfa <_printf_i+0x1be>
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	6011      	str	r1, [r2, #0]
 8015ae4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015ae8:	bf18      	it	ne
 8015aea:	b21b      	sxthne	r3, r3
 8015aec:	e7cf      	b.n	8015a8e <_printf_i+0x52>
 8015aee:	6813      	ldr	r3, [r2, #0]
 8015af0:	6825      	ldr	r5, [r4, #0]
 8015af2:	1d18      	adds	r0, r3, #4
 8015af4:	6010      	str	r0, [r2, #0]
 8015af6:	0628      	lsls	r0, r5, #24
 8015af8:	d501      	bpl.n	8015afe <_printf_i+0xc2>
 8015afa:	681b      	ldr	r3, [r3, #0]
 8015afc:	e002      	b.n	8015b04 <_printf_i+0xc8>
 8015afe:	0668      	lsls	r0, r5, #25
 8015b00:	d5fb      	bpl.n	8015afa <_printf_i+0xbe>
 8015b02:	881b      	ldrh	r3, [r3, #0]
 8015b04:	4854      	ldr	r0, [pc, #336]	; (8015c58 <_printf_i+0x21c>)
 8015b06:	296f      	cmp	r1, #111	; 0x6f
 8015b08:	bf14      	ite	ne
 8015b0a:	220a      	movne	r2, #10
 8015b0c:	2208      	moveq	r2, #8
 8015b0e:	2100      	movs	r1, #0
 8015b10:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015b14:	6865      	ldr	r5, [r4, #4]
 8015b16:	60a5      	str	r5, [r4, #8]
 8015b18:	2d00      	cmp	r5, #0
 8015b1a:	f2c0 8095 	blt.w	8015c48 <_printf_i+0x20c>
 8015b1e:	6821      	ldr	r1, [r4, #0]
 8015b20:	f021 0104 	bic.w	r1, r1, #4
 8015b24:	6021      	str	r1, [r4, #0]
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d13d      	bne.n	8015ba6 <_printf_i+0x16a>
 8015b2a:	2d00      	cmp	r5, #0
 8015b2c:	f040 808e 	bne.w	8015c4c <_printf_i+0x210>
 8015b30:	4665      	mov	r5, ip
 8015b32:	2a08      	cmp	r2, #8
 8015b34:	d10b      	bne.n	8015b4e <_printf_i+0x112>
 8015b36:	6823      	ldr	r3, [r4, #0]
 8015b38:	07db      	lsls	r3, r3, #31
 8015b3a:	d508      	bpl.n	8015b4e <_printf_i+0x112>
 8015b3c:	6923      	ldr	r3, [r4, #16]
 8015b3e:	6862      	ldr	r2, [r4, #4]
 8015b40:	429a      	cmp	r2, r3
 8015b42:	bfde      	ittt	le
 8015b44:	2330      	movle	r3, #48	; 0x30
 8015b46:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015b4a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015b4e:	ebac 0305 	sub.w	r3, ip, r5
 8015b52:	6123      	str	r3, [r4, #16]
 8015b54:	f8cd 8000 	str.w	r8, [sp]
 8015b58:	463b      	mov	r3, r7
 8015b5a:	aa03      	add	r2, sp, #12
 8015b5c:	4621      	mov	r1, r4
 8015b5e:	4630      	mov	r0, r6
 8015b60:	f7ff fef6 	bl	8015950 <_printf_common>
 8015b64:	3001      	adds	r0, #1
 8015b66:	d14d      	bne.n	8015c04 <_printf_i+0x1c8>
 8015b68:	f04f 30ff 	mov.w	r0, #4294967295
 8015b6c:	b005      	add	sp, #20
 8015b6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b72:	4839      	ldr	r0, [pc, #228]	; (8015c58 <_printf_i+0x21c>)
 8015b74:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015b78:	6813      	ldr	r3, [r2, #0]
 8015b7a:	6821      	ldr	r1, [r4, #0]
 8015b7c:	1d1d      	adds	r5, r3, #4
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	6015      	str	r5, [r2, #0]
 8015b82:	060a      	lsls	r2, r1, #24
 8015b84:	d50b      	bpl.n	8015b9e <_printf_i+0x162>
 8015b86:	07ca      	lsls	r2, r1, #31
 8015b88:	bf44      	itt	mi
 8015b8a:	f041 0120 	orrmi.w	r1, r1, #32
 8015b8e:	6021      	strmi	r1, [r4, #0]
 8015b90:	b91b      	cbnz	r3, 8015b9a <_printf_i+0x15e>
 8015b92:	6822      	ldr	r2, [r4, #0]
 8015b94:	f022 0220 	bic.w	r2, r2, #32
 8015b98:	6022      	str	r2, [r4, #0]
 8015b9a:	2210      	movs	r2, #16
 8015b9c:	e7b7      	b.n	8015b0e <_printf_i+0xd2>
 8015b9e:	064d      	lsls	r5, r1, #25
 8015ba0:	bf48      	it	mi
 8015ba2:	b29b      	uxthmi	r3, r3
 8015ba4:	e7ef      	b.n	8015b86 <_printf_i+0x14a>
 8015ba6:	4665      	mov	r5, ip
 8015ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8015bac:	fb02 3311 	mls	r3, r2, r1, r3
 8015bb0:	5cc3      	ldrb	r3, [r0, r3]
 8015bb2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015bb6:	460b      	mov	r3, r1
 8015bb8:	2900      	cmp	r1, #0
 8015bba:	d1f5      	bne.n	8015ba8 <_printf_i+0x16c>
 8015bbc:	e7b9      	b.n	8015b32 <_printf_i+0xf6>
 8015bbe:	6813      	ldr	r3, [r2, #0]
 8015bc0:	6825      	ldr	r5, [r4, #0]
 8015bc2:	6961      	ldr	r1, [r4, #20]
 8015bc4:	1d18      	adds	r0, r3, #4
 8015bc6:	6010      	str	r0, [r2, #0]
 8015bc8:	0628      	lsls	r0, r5, #24
 8015bca:	681b      	ldr	r3, [r3, #0]
 8015bcc:	d501      	bpl.n	8015bd2 <_printf_i+0x196>
 8015bce:	6019      	str	r1, [r3, #0]
 8015bd0:	e002      	b.n	8015bd8 <_printf_i+0x19c>
 8015bd2:	066a      	lsls	r2, r5, #25
 8015bd4:	d5fb      	bpl.n	8015bce <_printf_i+0x192>
 8015bd6:	8019      	strh	r1, [r3, #0]
 8015bd8:	2300      	movs	r3, #0
 8015bda:	6123      	str	r3, [r4, #16]
 8015bdc:	4665      	mov	r5, ip
 8015bde:	e7b9      	b.n	8015b54 <_printf_i+0x118>
 8015be0:	6813      	ldr	r3, [r2, #0]
 8015be2:	1d19      	adds	r1, r3, #4
 8015be4:	6011      	str	r1, [r2, #0]
 8015be6:	681d      	ldr	r5, [r3, #0]
 8015be8:	6862      	ldr	r2, [r4, #4]
 8015bea:	2100      	movs	r1, #0
 8015bec:	4628      	mov	r0, r5
 8015bee:	f7f2 fa2f 	bl	8008050 <memchr>
 8015bf2:	b108      	cbz	r0, 8015bf8 <_printf_i+0x1bc>
 8015bf4:	1b40      	subs	r0, r0, r5
 8015bf6:	6060      	str	r0, [r4, #4]
 8015bf8:	6863      	ldr	r3, [r4, #4]
 8015bfa:	6123      	str	r3, [r4, #16]
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015c02:	e7a7      	b.n	8015b54 <_printf_i+0x118>
 8015c04:	6923      	ldr	r3, [r4, #16]
 8015c06:	462a      	mov	r2, r5
 8015c08:	4639      	mov	r1, r7
 8015c0a:	4630      	mov	r0, r6
 8015c0c:	47c0      	blx	r8
 8015c0e:	3001      	adds	r0, #1
 8015c10:	d0aa      	beq.n	8015b68 <_printf_i+0x12c>
 8015c12:	6823      	ldr	r3, [r4, #0]
 8015c14:	079b      	lsls	r3, r3, #30
 8015c16:	d413      	bmi.n	8015c40 <_printf_i+0x204>
 8015c18:	68e0      	ldr	r0, [r4, #12]
 8015c1a:	9b03      	ldr	r3, [sp, #12]
 8015c1c:	4298      	cmp	r0, r3
 8015c1e:	bfb8      	it	lt
 8015c20:	4618      	movlt	r0, r3
 8015c22:	e7a3      	b.n	8015b6c <_printf_i+0x130>
 8015c24:	2301      	movs	r3, #1
 8015c26:	464a      	mov	r2, r9
 8015c28:	4639      	mov	r1, r7
 8015c2a:	4630      	mov	r0, r6
 8015c2c:	47c0      	blx	r8
 8015c2e:	3001      	adds	r0, #1
 8015c30:	d09a      	beq.n	8015b68 <_printf_i+0x12c>
 8015c32:	3501      	adds	r5, #1
 8015c34:	68e3      	ldr	r3, [r4, #12]
 8015c36:	9a03      	ldr	r2, [sp, #12]
 8015c38:	1a9b      	subs	r3, r3, r2
 8015c3a:	42ab      	cmp	r3, r5
 8015c3c:	dcf2      	bgt.n	8015c24 <_printf_i+0x1e8>
 8015c3e:	e7eb      	b.n	8015c18 <_printf_i+0x1dc>
 8015c40:	2500      	movs	r5, #0
 8015c42:	f104 0919 	add.w	r9, r4, #25
 8015c46:	e7f5      	b.n	8015c34 <_printf_i+0x1f8>
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d1ac      	bne.n	8015ba6 <_printf_i+0x16a>
 8015c4c:	7803      	ldrb	r3, [r0, #0]
 8015c4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015c52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015c56:	e76c      	b.n	8015b32 <_printf_i+0xf6>
 8015c58:	0801a6a8 	.word	0x0801a6a8
 8015c5c:	0801a6b9 	.word	0x0801a6b9

08015c60 <_scanf_float>:
 8015c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c64:	469a      	mov	sl, r3
 8015c66:	688b      	ldr	r3, [r1, #8]
 8015c68:	4616      	mov	r6, r2
 8015c6a:	1e5a      	subs	r2, r3, #1
 8015c6c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015c70:	b087      	sub	sp, #28
 8015c72:	bf83      	ittte	hi
 8015c74:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8015c78:	189b      	addhi	r3, r3, r2
 8015c7a:	9301      	strhi	r3, [sp, #4]
 8015c7c:	2300      	movls	r3, #0
 8015c7e:	bf86      	itte	hi
 8015c80:	f240 135d 	movwhi	r3, #349	; 0x15d
 8015c84:	608b      	strhi	r3, [r1, #8]
 8015c86:	9301      	strls	r3, [sp, #4]
 8015c88:	680b      	ldr	r3, [r1, #0]
 8015c8a:	4688      	mov	r8, r1
 8015c8c:	f04f 0b00 	mov.w	fp, #0
 8015c90:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8015c94:	f848 3b1c 	str.w	r3, [r8], #28
 8015c98:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8015c9c:	4607      	mov	r7, r0
 8015c9e:	460c      	mov	r4, r1
 8015ca0:	4645      	mov	r5, r8
 8015ca2:	465a      	mov	r2, fp
 8015ca4:	46d9      	mov	r9, fp
 8015ca6:	f8cd b008 	str.w	fp, [sp, #8]
 8015caa:	68a1      	ldr	r1, [r4, #8]
 8015cac:	b181      	cbz	r1, 8015cd0 <_scanf_float+0x70>
 8015cae:	6833      	ldr	r3, [r6, #0]
 8015cb0:	781b      	ldrb	r3, [r3, #0]
 8015cb2:	2b49      	cmp	r3, #73	; 0x49
 8015cb4:	d071      	beq.n	8015d9a <_scanf_float+0x13a>
 8015cb6:	d84d      	bhi.n	8015d54 <_scanf_float+0xf4>
 8015cb8:	2b39      	cmp	r3, #57	; 0x39
 8015cba:	d840      	bhi.n	8015d3e <_scanf_float+0xde>
 8015cbc:	2b31      	cmp	r3, #49	; 0x31
 8015cbe:	f080 8088 	bcs.w	8015dd2 <_scanf_float+0x172>
 8015cc2:	2b2d      	cmp	r3, #45	; 0x2d
 8015cc4:	f000 8090 	beq.w	8015de8 <_scanf_float+0x188>
 8015cc8:	d815      	bhi.n	8015cf6 <_scanf_float+0x96>
 8015cca:	2b2b      	cmp	r3, #43	; 0x2b
 8015ccc:	f000 808c 	beq.w	8015de8 <_scanf_float+0x188>
 8015cd0:	f1b9 0f00 	cmp.w	r9, #0
 8015cd4:	d003      	beq.n	8015cde <_scanf_float+0x7e>
 8015cd6:	6823      	ldr	r3, [r4, #0]
 8015cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015cdc:	6023      	str	r3, [r4, #0]
 8015cde:	3a01      	subs	r2, #1
 8015ce0:	2a01      	cmp	r2, #1
 8015ce2:	f200 80ea 	bhi.w	8015eba <_scanf_float+0x25a>
 8015ce6:	4545      	cmp	r5, r8
 8015ce8:	f200 80dc 	bhi.w	8015ea4 <_scanf_float+0x244>
 8015cec:	2601      	movs	r6, #1
 8015cee:	4630      	mov	r0, r6
 8015cf0:	b007      	add	sp, #28
 8015cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cf6:	2b2e      	cmp	r3, #46	; 0x2e
 8015cf8:	f000 809f 	beq.w	8015e3a <_scanf_float+0x1da>
 8015cfc:	2b30      	cmp	r3, #48	; 0x30
 8015cfe:	d1e7      	bne.n	8015cd0 <_scanf_float+0x70>
 8015d00:	6820      	ldr	r0, [r4, #0]
 8015d02:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015d06:	d064      	beq.n	8015dd2 <_scanf_float+0x172>
 8015d08:	9b01      	ldr	r3, [sp, #4]
 8015d0a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8015d0e:	6020      	str	r0, [r4, #0]
 8015d10:	f109 0901 	add.w	r9, r9, #1
 8015d14:	b11b      	cbz	r3, 8015d1e <_scanf_float+0xbe>
 8015d16:	3b01      	subs	r3, #1
 8015d18:	3101      	adds	r1, #1
 8015d1a:	9301      	str	r3, [sp, #4]
 8015d1c:	60a1      	str	r1, [r4, #8]
 8015d1e:	68a3      	ldr	r3, [r4, #8]
 8015d20:	3b01      	subs	r3, #1
 8015d22:	60a3      	str	r3, [r4, #8]
 8015d24:	6923      	ldr	r3, [r4, #16]
 8015d26:	3301      	adds	r3, #1
 8015d28:	6123      	str	r3, [r4, #16]
 8015d2a:	6873      	ldr	r3, [r6, #4]
 8015d2c:	3b01      	subs	r3, #1
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	6073      	str	r3, [r6, #4]
 8015d32:	f340 80ac 	ble.w	8015e8e <_scanf_float+0x22e>
 8015d36:	6833      	ldr	r3, [r6, #0]
 8015d38:	3301      	adds	r3, #1
 8015d3a:	6033      	str	r3, [r6, #0]
 8015d3c:	e7b5      	b.n	8015caa <_scanf_float+0x4a>
 8015d3e:	2b45      	cmp	r3, #69	; 0x45
 8015d40:	f000 8085 	beq.w	8015e4e <_scanf_float+0x1ee>
 8015d44:	2b46      	cmp	r3, #70	; 0x46
 8015d46:	d06a      	beq.n	8015e1e <_scanf_float+0x1be>
 8015d48:	2b41      	cmp	r3, #65	; 0x41
 8015d4a:	d1c1      	bne.n	8015cd0 <_scanf_float+0x70>
 8015d4c:	2a01      	cmp	r2, #1
 8015d4e:	d1bf      	bne.n	8015cd0 <_scanf_float+0x70>
 8015d50:	2202      	movs	r2, #2
 8015d52:	e046      	b.n	8015de2 <_scanf_float+0x182>
 8015d54:	2b65      	cmp	r3, #101	; 0x65
 8015d56:	d07a      	beq.n	8015e4e <_scanf_float+0x1ee>
 8015d58:	d818      	bhi.n	8015d8c <_scanf_float+0x12c>
 8015d5a:	2b54      	cmp	r3, #84	; 0x54
 8015d5c:	d066      	beq.n	8015e2c <_scanf_float+0x1cc>
 8015d5e:	d811      	bhi.n	8015d84 <_scanf_float+0x124>
 8015d60:	2b4e      	cmp	r3, #78	; 0x4e
 8015d62:	d1b5      	bne.n	8015cd0 <_scanf_float+0x70>
 8015d64:	2a00      	cmp	r2, #0
 8015d66:	d146      	bne.n	8015df6 <_scanf_float+0x196>
 8015d68:	f1b9 0f00 	cmp.w	r9, #0
 8015d6c:	d145      	bne.n	8015dfa <_scanf_float+0x19a>
 8015d6e:	6821      	ldr	r1, [r4, #0]
 8015d70:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015d74:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015d78:	d13f      	bne.n	8015dfa <_scanf_float+0x19a>
 8015d7a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015d7e:	6021      	str	r1, [r4, #0]
 8015d80:	2201      	movs	r2, #1
 8015d82:	e02e      	b.n	8015de2 <_scanf_float+0x182>
 8015d84:	2b59      	cmp	r3, #89	; 0x59
 8015d86:	d01e      	beq.n	8015dc6 <_scanf_float+0x166>
 8015d88:	2b61      	cmp	r3, #97	; 0x61
 8015d8a:	e7de      	b.n	8015d4a <_scanf_float+0xea>
 8015d8c:	2b6e      	cmp	r3, #110	; 0x6e
 8015d8e:	d0e9      	beq.n	8015d64 <_scanf_float+0x104>
 8015d90:	d815      	bhi.n	8015dbe <_scanf_float+0x15e>
 8015d92:	2b66      	cmp	r3, #102	; 0x66
 8015d94:	d043      	beq.n	8015e1e <_scanf_float+0x1be>
 8015d96:	2b69      	cmp	r3, #105	; 0x69
 8015d98:	d19a      	bne.n	8015cd0 <_scanf_float+0x70>
 8015d9a:	f1bb 0f00 	cmp.w	fp, #0
 8015d9e:	d138      	bne.n	8015e12 <_scanf_float+0x1b2>
 8015da0:	f1b9 0f00 	cmp.w	r9, #0
 8015da4:	d197      	bne.n	8015cd6 <_scanf_float+0x76>
 8015da6:	6821      	ldr	r1, [r4, #0]
 8015da8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015dac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015db0:	d195      	bne.n	8015cde <_scanf_float+0x7e>
 8015db2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015db6:	6021      	str	r1, [r4, #0]
 8015db8:	f04f 0b01 	mov.w	fp, #1
 8015dbc:	e011      	b.n	8015de2 <_scanf_float+0x182>
 8015dbe:	2b74      	cmp	r3, #116	; 0x74
 8015dc0:	d034      	beq.n	8015e2c <_scanf_float+0x1cc>
 8015dc2:	2b79      	cmp	r3, #121	; 0x79
 8015dc4:	d184      	bne.n	8015cd0 <_scanf_float+0x70>
 8015dc6:	f1bb 0f07 	cmp.w	fp, #7
 8015dca:	d181      	bne.n	8015cd0 <_scanf_float+0x70>
 8015dcc:	f04f 0b08 	mov.w	fp, #8
 8015dd0:	e007      	b.n	8015de2 <_scanf_float+0x182>
 8015dd2:	eb12 0f0b 	cmn.w	r2, fp
 8015dd6:	f47f af7b 	bne.w	8015cd0 <_scanf_float+0x70>
 8015dda:	6821      	ldr	r1, [r4, #0]
 8015ddc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8015de0:	6021      	str	r1, [r4, #0]
 8015de2:	702b      	strb	r3, [r5, #0]
 8015de4:	3501      	adds	r5, #1
 8015de6:	e79a      	b.n	8015d1e <_scanf_float+0xbe>
 8015de8:	6821      	ldr	r1, [r4, #0]
 8015dea:	0608      	lsls	r0, r1, #24
 8015dec:	f57f af70 	bpl.w	8015cd0 <_scanf_float+0x70>
 8015df0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015df4:	e7f4      	b.n	8015de0 <_scanf_float+0x180>
 8015df6:	2a02      	cmp	r2, #2
 8015df8:	d047      	beq.n	8015e8a <_scanf_float+0x22a>
 8015dfa:	f1bb 0f01 	cmp.w	fp, #1
 8015dfe:	d003      	beq.n	8015e08 <_scanf_float+0x1a8>
 8015e00:	f1bb 0f04 	cmp.w	fp, #4
 8015e04:	f47f af64 	bne.w	8015cd0 <_scanf_float+0x70>
 8015e08:	f10b 0b01 	add.w	fp, fp, #1
 8015e0c:	fa5f fb8b 	uxtb.w	fp, fp
 8015e10:	e7e7      	b.n	8015de2 <_scanf_float+0x182>
 8015e12:	f1bb 0f03 	cmp.w	fp, #3
 8015e16:	d0f7      	beq.n	8015e08 <_scanf_float+0x1a8>
 8015e18:	f1bb 0f05 	cmp.w	fp, #5
 8015e1c:	e7f2      	b.n	8015e04 <_scanf_float+0x1a4>
 8015e1e:	f1bb 0f02 	cmp.w	fp, #2
 8015e22:	f47f af55 	bne.w	8015cd0 <_scanf_float+0x70>
 8015e26:	f04f 0b03 	mov.w	fp, #3
 8015e2a:	e7da      	b.n	8015de2 <_scanf_float+0x182>
 8015e2c:	f1bb 0f06 	cmp.w	fp, #6
 8015e30:	f47f af4e 	bne.w	8015cd0 <_scanf_float+0x70>
 8015e34:	f04f 0b07 	mov.w	fp, #7
 8015e38:	e7d3      	b.n	8015de2 <_scanf_float+0x182>
 8015e3a:	6821      	ldr	r1, [r4, #0]
 8015e3c:	0588      	lsls	r0, r1, #22
 8015e3e:	f57f af47 	bpl.w	8015cd0 <_scanf_float+0x70>
 8015e42:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8015e46:	6021      	str	r1, [r4, #0]
 8015e48:	f8cd 9008 	str.w	r9, [sp, #8]
 8015e4c:	e7c9      	b.n	8015de2 <_scanf_float+0x182>
 8015e4e:	6821      	ldr	r1, [r4, #0]
 8015e50:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8015e54:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015e58:	d006      	beq.n	8015e68 <_scanf_float+0x208>
 8015e5a:	0548      	lsls	r0, r1, #21
 8015e5c:	f57f af38 	bpl.w	8015cd0 <_scanf_float+0x70>
 8015e60:	f1b9 0f00 	cmp.w	r9, #0
 8015e64:	f43f af3b 	beq.w	8015cde <_scanf_float+0x7e>
 8015e68:	0588      	lsls	r0, r1, #22
 8015e6a:	bf58      	it	pl
 8015e6c:	9802      	ldrpl	r0, [sp, #8]
 8015e6e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015e72:	bf58      	it	pl
 8015e74:	eba9 0000 	subpl.w	r0, r9, r0
 8015e78:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015e7c:	bf58      	it	pl
 8015e7e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8015e82:	6021      	str	r1, [r4, #0]
 8015e84:	f04f 0900 	mov.w	r9, #0
 8015e88:	e7ab      	b.n	8015de2 <_scanf_float+0x182>
 8015e8a:	2203      	movs	r2, #3
 8015e8c:	e7a9      	b.n	8015de2 <_scanf_float+0x182>
 8015e8e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015e92:	9205      	str	r2, [sp, #20]
 8015e94:	4631      	mov	r1, r6
 8015e96:	4638      	mov	r0, r7
 8015e98:	4798      	blx	r3
 8015e9a:	9a05      	ldr	r2, [sp, #20]
 8015e9c:	2800      	cmp	r0, #0
 8015e9e:	f43f af04 	beq.w	8015caa <_scanf_float+0x4a>
 8015ea2:	e715      	b.n	8015cd0 <_scanf_float+0x70>
 8015ea4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015ea8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015eac:	4632      	mov	r2, r6
 8015eae:	4638      	mov	r0, r7
 8015eb0:	4798      	blx	r3
 8015eb2:	6923      	ldr	r3, [r4, #16]
 8015eb4:	3b01      	subs	r3, #1
 8015eb6:	6123      	str	r3, [r4, #16]
 8015eb8:	e715      	b.n	8015ce6 <_scanf_float+0x86>
 8015eba:	f10b 33ff 	add.w	r3, fp, #4294967295
 8015ebe:	2b06      	cmp	r3, #6
 8015ec0:	d80a      	bhi.n	8015ed8 <_scanf_float+0x278>
 8015ec2:	f1bb 0f02 	cmp.w	fp, #2
 8015ec6:	d968      	bls.n	8015f9a <_scanf_float+0x33a>
 8015ec8:	f1ab 0b03 	sub.w	fp, fp, #3
 8015ecc:	fa5f fb8b 	uxtb.w	fp, fp
 8015ed0:	eba5 0b0b 	sub.w	fp, r5, fp
 8015ed4:	455d      	cmp	r5, fp
 8015ed6:	d14b      	bne.n	8015f70 <_scanf_float+0x310>
 8015ed8:	6823      	ldr	r3, [r4, #0]
 8015eda:	05da      	lsls	r2, r3, #23
 8015edc:	d51f      	bpl.n	8015f1e <_scanf_float+0x2be>
 8015ede:	055b      	lsls	r3, r3, #21
 8015ee0:	d468      	bmi.n	8015fb4 <_scanf_float+0x354>
 8015ee2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015ee6:	6923      	ldr	r3, [r4, #16]
 8015ee8:	2965      	cmp	r1, #101	; 0x65
 8015eea:	f103 33ff 	add.w	r3, r3, #4294967295
 8015eee:	f105 3bff 	add.w	fp, r5, #4294967295
 8015ef2:	6123      	str	r3, [r4, #16]
 8015ef4:	d00d      	beq.n	8015f12 <_scanf_float+0x2b2>
 8015ef6:	2945      	cmp	r1, #69	; 0x45
 8015ef8:	d00b      	beq.n	8015f12 <_scanf_float+0x2b2>
 8015efa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015efe:	4632      	mov	r2, r6
 8015f00:	4638      	mov	r0, r7
 8015f02:	4798      	blx	r3
 8015f04:	6923      	ldr	r3, [r4, #16]
 8015f06:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015f0a:	3b01      	subs	r3, #1
 8015f0c:	f1a5 0b02 	sub.w	fp, r5, #2
 8015f10:	6123      	str	r3, [r4, #16]
 8015f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f16:	4632      	mov	r2, r6
 8015f18:	4638      	mov	r0, r7
 8015f1a:	4798      	blx	r3
 8015f1c:	465d      	mov	r5, fp
 8015f1e:	6826      	ldr	r6, [r4, #0]
 8015f20:	f016 0610 	ands.w	r6, r6, #16
 8015f24:	d17a      	bne.n	801601c <_scanf_float+0x3bc>
 8015f26:	702e      	strb	r6, [r5, #0]
 8015f28:	6823      	ldr	r3, [r4, #0]
 8015f2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015f32:	d142      	bne.n	8015fba <_scanf_float+0x35a>
 8015f34:	9b02      	ldr	r3, [sp, #8]
 8015f36:	eba9 0303 	sub.w	r3, r9, r3
 8015f3a:	425a      	negs	r2, r3
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d149      	bne.n	8015fd4 <_scanf_float+0x374>
 8015f40:	2200      	movs	r2, #0
 8015f42:	4641      	mov	r1, r8
 8015f44:	4638      	mov	r0, r7
 8015f46:	f000 ffef 	bl	8016f28 <_strtod_r>
 8015f4a:	6825      	ldr	r5, [r4, #0]
 8015f4c:	f8da 3000 	ldr.w	r3, [sl]
 8015f50:	f015 0f02 	tst.w	r5, #2
 8015f54:	f103 0204 	add.w	r2, r3, #4
 8015f58:	ec59 8b10 	vmov	r8, r9, d0
 8015f5c:	f8ca 2000 	str.w	r2, [sl]
 8015f60:	d043      	beq.n	8015fea <_scanf_float+0x38a>
 8015f62:	681b      	ldr	r3, [r3, #0]
 8015f64:	e9c3 8900 	strd	r8, r9, [r3]
 8015f68:	68e3      	ldr	r3, [r4, #12]
 8015f6a:	3301      	adds	r3, #1
 8015f6c:	60e3      	str	r3, [r4, #12]
 8015f6e:	e6be      	b.n	8015cee <_scanf_float+0x8e>
 8015f70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f74:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015f78:	4632      	mov	r2, r6
 8015f7a:	4638      	mov	r0, r7
 8015f7c:	4798      	blx	r3
 8015f7e:	6923      	ldr	r3, [r4, #16]
 8015f80:	3b01      	subs	r3, #1
 8015f82:	6123      	str	r3, [r4, #16]
 8015f84:	e7a6      	b.n	8015ed4 <_scanf_float+0x274>
 8015f86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f8a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015f8e:	4632      	mov	r2, r6
 8015f90:	4638      	mov	r0, r7
 8015f92:	4798      	blx	r3
 8015f94:	6923      	ldr	r3, [r4, #16]
 8015f96:	3b01      	subs	r3, #1
 8015f98:	6123      	str	r3, [r4, #16]
 8015f9a:	4545      	cmp	r5, r8
 8015f9c:	d8f3      	bhi.n	8015f86 <_scanf_float+0x326>
 8015f9e:	e6a5      	b.n	8015cec <_scanf_float+0x8c>
 8015fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015fa4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015fa8:	4632      	mov	r2, r6
 8015faa:	4638      	mov	r0, r7
 8015fac:	4798      	blx	r3
 8015fae:	6923      	ldr	r3, [r4, #16]
 8015fb0:	3b01      	subs	r3, #1
 8015fb2:	6123      	str	r3, [r4, #16]
 8015fb4:	4545      	cmp	r5, r8
 8015fb6:	d8f3      	bhi.n	8015fa0 <_scanf_float+0x340>
 8015fb8:	e698      	b.n	8015cec <_scanf_float+0x8c>
 8015fba:	9b03      	ldr	r3, [sp, #12]
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d0bf      	beq.n	8015f40 <_scanf_float+0x2e0>
 8015fc0:	9904      	ldr	r1, [sp, #16]
 8015fc2:	230a      	movs	r3, #10
 8015fc4:	4632      	mov	r2, r6
 8015fc6:	3101      	adds	r1, #1
 8015fc8:	4638      	mov	r0, r7
 8015fca:	f001 f839 	bl	8017040 <_strtol_r>
 8015fce:	9b03      	ldr	r3, [sp, #12]
 8015fd0:	9d04      	ldr	r5, [sp, #16]
 8015fd2:	1ac2      	subs	r2, r0, r3
 8015fd4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015fd8:	429d      	cmp	r5, r3
 8015fda:	bf28      	it	cs
 8015fdc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8015fe0:	490f      	ldr	r1, [pc, #60]	; (8016020 <_scanf_float+0x3c0>)
 8015fe2:	4628      	mov	r0, r5
 8015fe4:	f000 f96e 	bl	80162c4 <siprintf>
 8015fe8:	e7aa      	b.n	8015f40 <_scanf_float+0x2e0>
 8015fea:	f015 0504 	ands.w	r5, r5, #4
 8015fee:	d1b8      	bne.n	8015f62 <_scanf_float+0x302>
 8015ff0:	681f      	ldr	r7, [r3, #0]
 8015ff2:	ee10 2a10 	vmov	r2, s0
 8015ff6:	464b      	mov	r3, r9
 8015ff8:	ee10 0a10 	vmov	r0, s0
 8015ffc:	4649      	mov	r1, r9
 8015ffe:	f7f2 fccd 	bl	800899c <__aeabi_dcmpun>
 8016002:	b128      	cbz	r0, 8016010 <_scanf_float+0x3b0>
 8016004:	4628      	mov	r0, r5
 8016006:	f000 f957 	bl	80162b8 <nanf>
 801600a:	ed87 0a00 	vstr	s0, [r7]
 801600e:	e7ab      	b.n	8015f68 <_scanf_float+0x308>
 8016010:	4640      	mov	r0, r8
 8016012:	4649      	mov	r1, r9
 8016014:	f7f2 fd20 	bl	8008a58 <__aeabi_d2f>
 8016018:	6038      	str	r0, [r7, #0]
 801601a:	e7a5      	b.n	8015f68 <_scanf_float+0x308>
 801601c:	2600      	movs	r6, #0
 801601e:	e666      	b.n	8015cee <_scanf_float+0x8e>
 8016020:	0801a6ca 	.word	0x0801a6ca

08016024 <iprintf>:
 8016024:	b40f      	push	{r0, r1, r2, r3}
 8016026:	4b0a      	ldr	r3, [pc, #40]	; (8016050 <iprintf+0x2c>)
 8016028:	b513      	push	{r0, r1, r4, lr}
 801602a:	681c      	ldr	r4, [r3, #0]
 801602c:	b124      	cbz	r4, 8016038 <iprintf+0x14>
 801602e:	69a3      	ldr	r3, [r4, #24]
 8016030:	b913      	cbnz	r3, 8016038 <iprintf+0x14>
 8016032:	4620      	mov	r0, r4
 8016034:	f002 f81e 	bl	8018074 <__sinit>
 8016038:	ab05      	add	r3, sp, #20
 801603a:	9a04      	ldr	r2, [sp, #16]
 801603c:	68a1      	ldr	r1, [r4, #8]
 801603e:	9301      	str	r3, [sp, #4]
 8016040:	4620      	mov	r0, r4
 8016042:	f003 fab5 	bl	80195b0 <_vfiprintf_r>
 8016046:	b002      	add	sp, #8
 8016048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801604c:	b004      	add	sp, #16
 801604e:	4770      	bx	lr
 8016050:	2000002c 	.word	0x2000002c

08016054 <_puts_r>:
 8016054:	b570      	push	{r4, r5, r6, lr}
 8016056:	460e      	mov	r6, r1
 8016058:	4605      	mov	r5, r0
 801605a:	b118      	cbz	r0, 8016064 <_puts_r+0x10>
 801605c:	6983      	ldr	r3, [r0, #24]
 801605e:	b90b      	cbnz	r3, 8016064 <_puts_r+0x10>
 8016060:	f002 f808 	bl	8018074 <__sinit>
 8016064:	69ab      	ldr	r3, [r5, #24]
 8016066:	68ac      	ldr	r4, [r5, #8]
 8016068:	b913      	cbnz	r3, 8016070 <_puts_r+0x1c>
 801606a:	4628      	mov	r0, r5
 801606c:	f002 f802 	bl	8018074 <__sinit>
 8016070:	4b23      	ldr	r3, [pc, #140]	; (8016100 <_puts_r+0xac>)
 8016072:	429c      	cmp	r4, r3
 8016074:	d117      	bne.n	80160a6 <_puts_r+0x52>
 8016076:	686c      	ldr	r4, [r5, #4]
 8016078:	89a3      	ldrh	r3, [r4, #12]
 801607a:	071b      	lsls	r3, r3, #28
 801607c:	d51d      	bpl.n	80160ba <_puts_r+0x66>
 801607e:	6923      	ldr	r3, [r4, #16]
 8016080:	b1db      	cbz	r3, 80160ba <_puts_r+0x66>
 8016082:	3e01      	subs	r6, #1
 8016084:	68a3      	ldr	r3, [r4, #8]
 8016086:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801608a:	3b01      	subs	r3, #1
 801608c:	60a3      	str	r3, [r4, #8]
 801608e:	b9e9      	cbnz	r1, 80160cc <_puts_r+0x78>
 8016090:	2b00      	cmp	r3, #0
 8016092:	da2e      	bge.n	80160f2 <_puts_r+0x9e>
 8016094:	4622      	mov	r2, r4
 8016096:	210a      	movs	r1, #10
 8016098:	4628      	mov	r0, r5
 801609a:	f000 ffe3 	bl	8017064 <__swbuf_r>
 801609e:	3001      	adds	r0, #1
 80160a0:	d011      	beq.n	80160c6 <_puts_r+0x72>
 80160a2:	200a      	movs	r0, #10
 80160a4:	e011      	b.n	80160ca <_puts_r+0x76>
 80160a6:	4b17      	ldr	r3, [pc, #92]	; (8016104 <_puts_r+0xb0>)
 80160a8:	429c      	cmp	r4, r3
 80160aa:	d101      	bne.n	80160b0 <_puts_r+0x5c>
 80160ac:	68ac      	ldr	r4, [r5, #8]
 80160ae:	e7e3      	b.n	8016078 <_puts_r+0x24>
 80160b0:	4b15      	ldr	r3, [pc, #84]	; (8016108 <_puts_r+0xb4>)
 80160b2:	429c      	cmp	r4, r3
 80160b4:	bf08      	it	eq
 80160b6:	68ec      	ldreq	r4, [r5, #12]
 80160b8:	e7de      	b.n	8016078 <_puts_r+0x24>
 80160ba:	4621      	mov	r1, r4
 80160bc:	4628      	mov	r0, r5
 80160be:	f001 f823 	bl	8017108 <__swsetup_r>
 80160c2:	2800      	cmp	r0, #0
 80160c4:	d0dd      	beq.n	8016082 <_puts_r+0x2e>
 80160c6:	f04f 30ff 	mov.w	r0, #4294967295
 80160ca:	bd70      	pop	{r4, r5, r6, pc}
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	da04      	bge.n	80160da <_puts_r+0x86>
 80160d0:	69a2      	ldr	r2, [r4, #24]
 80160d2:	429a      	cmp	r2, r3
 80160d4:	dc06      	bgt.n	80160e4 <_puts_r+0x90>
 80160d6:	290a      	cmp	r1, #10
 80160d8:	d004      	beq.n	80160e4 <_puts_r+0x90>
 80160da:	6823      	ldr	r3, [r4, #0]
 80160dc:	1c5a      	adds	r2, r3, #1
 80160de:	6022      	str	r2, [r4, #0]
 80160e0:	7019      	strb	r1, [r3, #0]
 80160e2:	e7cf      	b.n	8016084 <_puts_r+0x30>
 80160e4:	4622      	mov	r2, r4
 80160e6:	4628      	mov	r0, r5
 80160e8:	f000 ffbc 	bl	8017064 <__swbuf_r>
 80160ec:	3001      	adds	r0, #1
 80160ee:	d1c9      	bne.n	8016084 <_puts_r+0x30>
 80160f0:	e7e9      	b.n	80160c6 <_puts_r+0x72>
 80160f2:	6823      	ldr	r3, [r4, #0]
 80160f4:	200a      	movs	r0, #10
 80160f6:	1c5a      	adds	r2, r3, #1
 80160f8:	6022      	str	r2, [r4, #0]
 80160fa:	7018      	strb	r0, [r3, #0]
 80160fc:	e7e5      	b.n	80160ca <_puts_r+0x76>
 80160fe:	bf00      	nop
 8016100:	0801a750 	.word	0x0801a750
 8016104:	0801a770 	.word	0x0801a770
 8016108:	0801a730 	.word	0x0801a730

0801610c <puts>:
 801610c:	4b02      	ldr	r3, [pc, #8]	; (8016118 <puts+0xc>)
 801610e:	4601      	mov	r1, r0
 8016110:	6818      	ldr	r0, [r3, #0]
 8016112:	f7ff bf9f 	b.w	8016054 <_puts_r>
 8016116:	bf00      	nop
 8016118:	2000002c 	.word	0x2000002c

0801611c <iscanf>:
 801611c:	b40f      	push	{r0, r1, r2, r3}
 801611e:	4b0a      	ldr	r3, [pc, #40]	; (8016148 <iscanf+0x2c>)
 8016120:	b513      	push	{r0, r1, r4, lr}
 8016122:	681c      	ldr	r4, [r3, #0]
 8016124:	b124      	cbz	r4, 8016130 <iscanf+0x14>
 8016126:	69a3      	ldr	r3, [r4, #24]
 8016128:	b913      	cbnz	r3, 8016130 <iscanf+0x14>
 801612a:	4620      	mov	r0, r4
 801612c:	f001 ffa2 	bl	8018074 <__sinit>
 8016130:	ab05      	add	r3, sp, #20
 8016132:	9a04      	ldr	r2, [sp, #16]
 8016134:	6861      	ldr	r1, [r4, #4]
 8016136:	9301      	str	r3, [sp, #4]
 8016138:	4620      	mov	r0, r4
 801613a:	f003 fc9f 	bl	8019a7c <_vfiscanf_r>
 801613e:	b002      	add	sp, #8
 8016140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016144:	b004      	add	sp, #16
 8016146:	4770      	bx	lr
 8016148:	2000002c 	.word	0x2000002c

0801614c <setbuf>:
 801614c:	2900      	cmp	r1, #0
 801614e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016152:	bf0c      	ite	eq
 8016154:	2202      	moveq	r2, #2
 8016156:	2200      	movne	r2, #0
 8016158:	f000 b800 	b.w	801615c <setvbuf>

0801615c <setvbuf>:
 801615c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016160:	461d      	mov	r5, r3
 8016162:	4b51      	ldr	r3, [pc, #324]	; (80162a8 <setvbuf+0x14c>)
 8016164:	681e      	ldr	r6, [r3, #0]
 8016166:	4604      	mov	r4, r0
 8016168:	460f      	mov	r7, r1
 801616a:	4690      	mov	r8, r2
 801616c:	b126      	cbz	r6, 8016178 <setvbuf+0x1c>
 801616e:	69b3      	ldr	r3, [r6, #24]
 8016170:	b913      	cbnz	r3, 8016178 <setvbuf+0x1c>
 8016172:	4630      	mov	r0, r6
 8016174:	f001 ff7e 	bl	8018074 <__sinit>
 8016178:	4b4c      	ldr	r3, [pc, #304]	; (80162ac <setvbuf+0x150>)
 801617a:	429c      	cmp	r4, r3
 801617c:	d152      	bne.n	8016224 <setvbuf+0xc8>
 801617e:	6874      	ldr	r4, [r6, #4]
 8016180:	f1b8 0f02 	cmp.w	r8, #2
 8016184:	d006      	beq.n	8016194 <setvbuf+0x38>
 8016186:	f1b8 0f01 	cmp.w	r8, #1
 801618a:	f200 8089 	bhi.w	80162a0 <setvbuf+0x144>
 801618e:	2d00      	cmp	r5, #0
 8016190:	f2c0 8086 	blt.w	80162a0 <setvbuf+0x144>
 8016194:	4621      	mov	r1, r4
 8016196:	4630      	mov	r0, r6
 8016198:	f001 fef0 	bl	8017f7c <_fflush_r>
 801619c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801619e:	b141      	cbz	r1, 80161b2 <setvbuf+0x56>
 80161a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80161a4:	4299      	cmp	r1, r3
 80161a6:	d002      	beq.n	80161ae <setvbuf+0x52>
 80161a8:	4630      	mov	r0, r6
 80161aa:	f002 ffdd 	bl	8019168 <_free_r>
 80161ae:	2300      	movs	r3, #0
 80161b0:	6363      	str	r3, [r4, #52]	; 0x34
 80161b2:	2300      	movs	r3, #0
 80161b4:	61a3      	str	r3, [r4, #24]
 80161b6:	6063      	str	r3, [r4, #4]
 80161b8:	89a3      	ldrh	r3, [r4, #12]
 80161ba:	061b      	lsls	r3, r3, #24
 80161bc:	d503      	bpl.n	80161c6 <setvbuf+0x6a>
 80161be:	6921      	ldr	r1, [r4, #16]
 80161c0:	4630      	mov	r0, r6
 80161c2:	f002 ffd1 	bl	8019168 <_free_r>
 80161c6:	89a3      	ldrh	r3, [r4, #12]
 80161c8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80161cc:	f023 0303 	bic.w	r3, r3, #3
 80161d0:	f1b8 0f02 	cmp.w	r8, #2
 80161d4:	81a3      	strh	r3, [r4, #12]
 80161d6:	d05d      	beq.n	8016294 <setvbuf+0x138>
 80161d8:	ab01      	add	r3, sp, #4
 80161da:	466a      	mov	r2, sp
 80161dc:	4621      	mov	r1, r4
 80161de:	4630      	mov	r0, r6
 80161e0:	f002 fb36 	bl	8018850 <__swhatbuf_r>
 80161e4:	89a3      	ldrh	r3, [r4, #12]
 80161e6:	4318      	orrs	r0, r3
 80161e8:	81a0      	strh	r0, [r4, #12]
 80161ea:	bb2d      	cbnz	r5, 8016238 <setvbuf+0xdc>
 80161ec:	9d00      	ldr	r5, [sp, #0]
 80161ee:	4628      	mov	r0, r5
 80161f0:	f002 fb92 	bl	8018918 <malloc>
 80161f4:	4607      	mov	r7, r0
 80161f6:	2800      	cmp	r0, #0
 80161f8:	d14e      	bne.n	8016298 <setvbuf+0x13c>
 80161fa:	f8dd 9000 	ldr.w	r9, [sp]
 80161fe:	45a9      	cmp	r9, r5
 8016200:	d13c      	bne.n	801627c <setvbuf+0x120>
 8016202:	f04f 30ff 	mov.w	r0, #4294967295
 8016206:	89a3      	ldrh	r3, [r4, #12]
 8016208:	f043 0302 	orr.w	r3, r3, #2
 801620c:	81a3      	strh	r3, [r4, #12]
 801620e:	2300      	movs	r3, #0
 8016210:	60a3      	str	r3, [r4, #8]
 8016212:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016216:	6023      	str	r3, [r4, #0]
 8016218:	6123      	str	r3, [r4, #16]
 801621a:	2301      	movs	r3, #1
 801621c:	6163      	str	r3, [r4, #20]
 801621e:	b003      	add	sp, #12
 8016220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016224:	4b22      	ldr	r3, [pc, #136]	; (80162b0 <setvbuf+0x154>)
 8016226:	429c      	cmp	r4, r3
 8016228:	d101      	bne.n	801622e <setvbuf+0xd2>
 801622a:	68b4      	ldr	r4, [r6, #8]
 801622c:	e7a8      	b.n	8016180 <setvbuf+0x24>
 801622e:	4b21      	ldr	r3, [pc, #132]	; (80162b4 <setvbuf+0x158>)
 8016230:	429c      	cmp	r4, r3
 8016232:	bf08      	it	eq
 8016234:	68f4      	ldreq	r4, [r6, #12]
 8016236:	e7a3      	b.n	8016180 <setvbuf+0x24>
 8016238:	2f00      	cmp	r7, #0
 801623a:	d0d8      	beq.n	80161ee <setvbuf+0x92>
 801623c:	69b3      	ldr	r3, [r6, #24]
 801623e:	b913      	cbnz	r3, 8016246 <setvbuf+0xea>
 8016240:	4630      	mov	r0, r6
 8016242:	f001 ff17 	bl	8018074 <__sinit>
 8016246:	f1b8 0f01 	cmp.w	r8, #1
 801624a:	bf08      	it	eq
 801624c:	89a3      	ldrheq	r3, [r4, #12]
 801624e:	6027      	str	r7, [r4, #0]
 8016250:	bf04      	itt	eq
 8016252:	f043 0301 	orreq.w	r3, r3, #1
 8016256:	81a3      	strheq	r3, [r4, #12]
 8016258:	89a3      	ldrh	r3, [r4, #12]
 801625a:	f013 0008 	ands.w	r0, r3, #8
 801625e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8016262:	d01b      	beq.n	801629c <setvbuf+0x140>
 8016264:	f013 0001 	ands.w	r0, r3, #1
 8016268:	bf18      	it	ne
 801626a:	426d      	negne	r5, r5
 801626c:	f04f 0300 	mov.w	r3, #0
 8016270:	bf1d      	ittte	ne
 8016272:	60a3      	strne	r3, [r4, #8]
 8016274:	61a5      	strne	r5, [r4, #24]
 8016276:	4618      	movne	r0, r3
 8016278:	60a5      	streq	r5, [r4, #8]
 801627a:	e7d0      	b.n	801621e <setvbuf+0xc2>
 801627c:	4648      	mov	r0, r9
 801627e:	f002 fb4b 	bl	8018918 <malloc>
 8016282:	4607      	mov	r7, r0
 8016284:	2800      	cmp	r0, #0
 8016286:	d0bc      	beq.n	8016202 <setvbuf+0xa6>
 8016288:	89a3      	ldrh	r3, [r4, #12]
 801628a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801628e:	81a3      	strh	r3, [r4, #12]
 8016290:	464d      	mov	r5, r9
 8016292:	e7d3      	b.n	801623c <setvbuf+0xe0>
 8016294:	2000      	movs	r0, #0
 8016296:	e7b6      	b.n	8016206 <setvbuf+0xaa>
 8016298:	46a9      	mov	r9, r5
 801629a:	e7f5      	b.n	8016288 <setvbuf+0x12c>
 801629c:	60a0      	str	r0, [r4, #8]
 801629e:	e7be      	b.n	801621e <setvbuf+0xc2>
 80162a0:	f04f 30ff 	mov.w	r0, #4294967295
 80162a4:	e7bb      	b.n	801621e <setvbuf+0xc2>
 80162a6:	bf00      	nop
 80162a8:	2000002c 	.word	0x2000002c
 80162ac:	0801a750 	.word	0x0801a750
 80162b0:	0801a770 	.word	0x0801a770
 80162b4:	0801a730 	.word	0x0801a730

080162b8 <nanf>:
 80162b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80162c0 <nanf+0x8>
 80162bc:	4770      	bx	lr
 80162be:	bf00      	nop
 80162c0:	7fc00000 	.word	0x7fc00000

080162c4 <siprintf>:
 80162c4:	b40e      	push	{r1, r2, r3}
 80162c6:	b500      	push	{lr}
 80162c8:	b09c      	sub	sp, #112	; 0x70
 80162ca:	ab1d      	add	r3, sp, #116	; 0x74
 80162cc:	9002      	str	r0, [sp, #8]
 80162ce:	9006      	str	r0, [sp, #24]
 80162d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80162d4:	4809      	ldr	r0, [pc, #36]	; (80162fc <siprintf+0x38>)
 80162d6:	9107      	str	r1, [sp, #28]
 80162d8:	9104      	str	r1, [sp, #16]
 80162da:	4909      	ldr	r1, [pc, #36]	; (8016300 <siprintf+0x3c>)
 80162dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80162e0:	9105      	str	r1, [sp, #20]
 80162e2:	6800      	ldr	r0, [r0, #0]
 80162e4:	9301      	str	r3, [sp, #4]
 80162e6:	a902      	add	r1, sp, #8
 80162e8:	f003 f840 	bl	801936c <_svfiprintf_r>
 80162ec:	9b02      	ldr	r3, [sp, #8]
 80162ee:	2200      	movs	r2, #0
 80162f0:	701a      	strb	r2, [r3, #0]
 80162f2:	b01c      	add	sp, #112	; 0x70
 80162f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80162f8:	b003      	add	sp, #12
 80162fa:	4770      	bx	lr
 80162fc:	2000002c 	.word	0x2000002c
 8016300:	ffff0208 	.word	0xffff0208

08016304 <sulp>:
 8016304:	b570      	push	{r4, r5, r6, lr}
 8016306:	4604      	mov	r4, r0
 8016308:	460d      	mov	r5, r1
 801630a:	ec45 4b10 	vmov	d0, r4, r5
 801630e:	4616      	mov	r6, r2
 8016310:	f002 fde8 	bl	8018ee4 <__ulp>
 8016314:	ec51 0b10 	vmov	r0, r1, d0
 8016318:	b17e      	cbz	r6, 801633a <sulp+0x36>
 801631a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801631e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016322:	2b00      	cmp	r3, #0
 8016324:	dd09      	ble.n	801633a <sulp+0x36>
 8016326:	051b      	lsls	r3, r3, #20
 8016328:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801632c:	2400      	movs	r4, #0
 801632e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016332:	4622      	mov	r2, r4
 8016334:	462b      	mov	r3, r5
 8016336:	f7f2 f897 	bl	8008468 <__aeabi_dmul>
 801633a:	bd70      	pop	{r4, r5, r6, pc}
 801633c:	0000      	movs	r0, r0
	...

08016340 <_strtod_l>:
 8016340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016344:	461f      	mov	r7, r3
 8016346:	b0a1      	sub	sp, #132	; 0x84
 8016348:	2300      	movs	r3, #0
 801634a:	4681      	mov	r9, r0
 801634c:	4638      	mov	r0, r7
 801634e:	460e      	mov	r6, r1
 8016350:	9217      	str	r2, [sp, #92]	; 0x5c
 8016352:	931c      	str	r3, [sp, #112]	; 0x70
 8016354:	f002 fa6c 	bl	8018830 <__localeconv_l>
 8016358:	4680      	mov	r8, r0
 801635a:	6800      	ldr	r0, [r0, #0]
 801635c:	f7f1 fe70 	bl	8008040 <strlen>
 8016360:	f04f 0a00 	mov.w	sl, #0
 8016364:	4604      	mov	r4, r0
 8016366:	f04f 0b00 	mov.w	fp, #0
 801636a:	961b      	str	r6, [sp, #108]	; 0x6c
 801636c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801636e:	781a      	ldrb	r2, [r3, #0]
 8016370:	2a0d      	cmp	r2, #13
 8016372:	d832      	bhi.n	80163da <_strtod_l+0x9a>
 8016374:	2a09      	cmp	r2, #9
 8016376:	d236      	bcs.n	80163e6 <_strtod_l+0xa6>
 8016378:	2a00      	cmp	r2, #0
 801637a:	d03e      	beq.n	80163fa <_strtod_l+0xba>
 801637c:	2300      	movs	r3, #0
 801637e:	930d      	str	r3, [sp, #52]	; 0x34
 8016380:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8016382:	782b      	ldrb	r3, [r5, #0]
 8016384:	2b30      	cmp	r3, #48	; 0x30
 8016386:	f040 80ac 	bne.w	80164e2 <_strtod_l+0x1a2>
 801638a:	786b      	ldrb	r3, [r5, #1]
 801638c:	2b58      	cmp	r3, #88	; 0x58
 801638e:	d001      	beq.n	8016394 <_strtod_l+0x54>
 8016390:	2b78      	cmp	r3, #120	; 0x78
 8016392:	d167      	bne.n	8016464 <_strtod_l+0x124>
 8016394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016396:	9301      	str	r3, [sp, #4]
 8016398:	ab1c      	add	r3, sp, #112	; 0x70
 801639a:	9300      	str	r3, [sp, #0]
 801639c:	9702      	str	r7, [sp, #8]
 801639e:	ab1d      	add	r3, sp, #116	; 0x74
 80163a0:	4a88      	ldr	r2, [pc, #544]	; (80165c4 <_strtod_l+0x284>)
 80163a2:	a91b      	add	r1, sp, #108	; 0x6c
 80163a4:	4648      	mov	r0, r9
 80163a6:	f001 ff5a 	bl	801825e <__gethex>
 80163aa:	f010 0407 	ands.w	r4, r0, #7
 80163ae:	4606      	mov	r6, r0
 80163b0:	d005      	beq.n	80163be <_strtod_l+0x7e>
 80163b2:	2c06      	cmp	r4, #6
 80163b4:	d12b      	bne.n	801640e <_strtod_l+0xce>
 80163b6:	3501      	adds	r5, #1
 80163b8:	2300      	movs	r3, #0
 80163ba:	951b      	str	r5, [sp, #108]	; 0x6c
 80163bc:	930d      	str	r3, [sp, #52]	; 0x34
 80163be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	f040 859a 	bne.w	8016efa <_strtod_l+0xbba>
 80163c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80163c8:	b1e3      	cbz	r3, 8016404 <_strtod_l+0xc4>
 80163ca:	4652      	mov	r2, sl
 80163cc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80163d0:	ec43 2b10 	vmov	d0, r2, r3
 80163d4:	b021      	add	sp, #132	; 0x84
 80163d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163da:	2a2b      	cmp	r2, #43	; 0x2b
 80163dc:	d015      	beq.n	801640a <_strtod_l+0xca>
 80163de:	2a2d      	cmp	r2, #45	; 0x2d
 80163e0:	d004      	beq.n	80163ec <_strtod_l+0xac>
 80163e2:	2a20      	cmp	r2, #32
 80163e4:	d1ca      	bne.n	801637c <_strtod_l+0x3c>
 80163e6:	3301      	adds	r3, #1
 80163e8:	931b      	str	r3, [sp, #108]	; 0x6c
 80163ea:	e7bf      	b.n	801636c <_strtod_l+0x2c>
 80163ec:	2201      	movs	r2, #1
 80163ee:	920d      	str	r2, [sp, #52]	; 0x34
 80163f0:	1c5a      	adds	r2, r3, #1
 80163f2:	921b      	str	r2, [sp, #108]	; 0x6c
 80163f4:	785b      	ldrb	r3, [r3, #1]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d1c2      	bne.n	8016380 <_strtod_l+0x40>
 80163fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80163fc:	961b      	str	r6, [sp, #108]	; 0x6c
 80163fe:	2b00      	cmp	r3, #0
 8016400:	f040 8579 	bne.w	8016ef6 <_strtod_l+0xbb6>
 8016404:	4652      	mov	r2, sl
 8016406:	465b      	mov	r3, fp
 8016408:	e7e2      	b.n	80163d0 <_strtod_l+0x90>
 801640a:	2200      	movs	r2, #0
 801640c:	e7ef      	b.n	80163ee <_strtod_l+0xae>
 801640e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016410:	b13a      	cbz	r2, 8016422 <_strtod_l+0xe2>
 8016412:	2135      	movs	r1, #53	; 0x35
 8016414:	a81e      	add	r0, sp, #120	; 0x78
 8016416:	f002 fe5d 	bl	80190d4 <__copybits>
 801641a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801641c:	4648      	mov	r0, r9
 801641e:	f002 fac9 	bl	80189b4 <_Bfree>
 8016422:	3c01      	subs	r4, #1
 8016424:	2c04      	cmp	r4, #4
 8016426:	d806      	bhi.n	8016436 <_strtod_l+0xf6>
 8016428:	e8df f004 	tbb	[pc, r4]
 801642c:	1714030a 	.word	0x1714030a
 8016430:	0a          	.byte	0x0a
 8016431:	00          	.byte	0x00
 8016432:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8016436:	0730      	lsls	r0, r6, #28
 8016438:	d5c1      	bpl.n	80163be <_strtod_l+0x7e>
 801643a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801643e:	e7be      	b.n	80163be <_strtod_l+0x7e>
 8016440:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8016444:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016446:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801644a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801644e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016452:	e7f0      	b.n	8016436 <_strtod_l+0xf6>
 8016454:	f8df b170 	ldr.w	fp, [pc, #368]	; 80165c8 <_strtod_l+0x288>
 8016458:	e7ed      	b.n	8016436 <_strtod_l+0xf6>
 801645a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801645e:	f04f 3aff 	mov.w	sl, #4294967295
 8016462:	e7e8      	b.n	8016436 <_strtod_l+0xf6>
 8016464:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016466:	1c5a      	adds	r2, r3, #1
 8016468:	921b      	str	r2, [sp, #108]	; 0x6c
 801646a:	785b      	ldrb	r3, [r3, #1]
 801646c:	2b30      	cmp	r3, #48	; 0x30
 801646e:	d0f9      	beq.n	8016464 <_strtod_l+0x124>
 8016470:	2b00      	cmp	r3, #0
 8016472:	d0a4      	beq.n	80163be <_strtod_l+0x7e>
 8016474:	2301      	movs	r3, #1
 8016476:	2500      	movs	r5, #0
 8016478:	9306      	str	r3, [sp, #24]
 801647a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801647c:	9308      	str	r3, [sp, #32]
 801647e:	9507      	str	r5, [sp, #28]
 8016480:	9505      	str	r5, [sp, #20]
 8016482:	220a      	movs	r2, #10
 8016484:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8016486:	7807      	ldrb	r7, [r0, #0]
 8016488:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801648c:	b2d9      	uxtb	r1, r3
 801648e:	2909      	cmp	r1, #9
 8016490:	d929      	bls.n	80164e6 <_strtod_l+0x1a6>
 8016492:	4622      	mov	r2, r4
 8016494:	f8d8 1000 	ldr.w	r1, [r8]
 8016498:	f003 fd8b 	bl	8019fb2 <strncmp>
 801649c:	2800      	cmp	r0, #0
 801649e:	d031      	beq.n	8016504 <_strtod_l+0x1c4>
 80164a0:	2000      	movs	r0, #0
 80164a2:	9c05      	ldr	r4, [sp, #20]
 80164a4:	9004      	str	r0, [sp, #16]
 80164a6:	463b      	mov	r3, r7
 80164a8:	4602      	mov	r2, r0
 80164aa:	2b65      	cmp	r3, #101	; 0x65
 80164ac:	d001      	beq.n	80164b2 <_strtod_l+0x172>
 80164ae:	2b45      	cmp	r3, #69	; 0x45
 80164b0:	d114      	bne.n	80164dc <_strtod_l+0x19c>
 80164b2:	b924      	cbnz	r4, 80164be <_strtod_l+0x17e>
 80164b4:	b910      	cbnz	r0, 80164bc <_strtod_l+0x17c>
 80164b6:	9b06      	ldr	r3, [sp, #24]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d09e      	beq.n	80163fa <_strtod_l+0xba>
 80164bc:	2400      	movs	r4, #0
 80164be:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80164c0:	1c73      	adds	r3, r6, #1
 80164c2:	931b      	str	r3, [sp, #108]	; 0x6c
 80164c4:	7873      	ldrb	r3, [r6, #1]
 80164c6:	2b2b      	cmp	r3, #43	; 0x2b
 80164c8:	d078      	beq.n	80165bc <_strtod_l+0x27c>
 80164ca:	2b2d      	cmp	r3, #45	; 0x2d
 80164cc:	d070      	beq.n	80165b0 <_strtod_l+0x270>
 80164ce:	f04f 0c00 	mov.w	ip, #0
 80164d2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80164d6:	2f09      	cmp	r7, #9
 80164d8:	d97c      	bls.n	80165d4 <_strtod_l+0x294>
 80164da:	961b      	str	r6, [sp, #108]	; 0x6c
 80164dc:	f04f 0e00 	mov.w	lr, #0
 80164e0:	e09a      	b.n	8016618 <_strtod_l+0x2d8>
 80164e2:	2300      	movs	r3, #0
 80164e4:	e7c7      	b.n	8016476 <_strtod_l+0x136>
 80164e6:	9905      	ldr	r1, [sp, #20]
 80164e8:	2908      	cmp	r1, #8
 80164ea:	bfdd      	ittte	le
 80164ec:	9907      	ldrle	r1, [sp, #28]
 80164ee:	fb02 3301 	mlale	r3, r2, r1, r3
 80164f2:	9307      	strle	r3, [sp, #28]
 80164f4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80164f8:	9b05      	ldr	r3, [sp, #20]
 80164fa:	3001      	adds	r0, #1
 80164fc:	3301      	adds	r3, #1
 80164fe:	9305      	str	r3, [sp, #20]
 8016500:	901b      	str	r0, [sp, #108]	; 0x6c
 8016502:	e7bf      	b.n	8016484 <_strtod_l+0x144>
 8016504:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016506:	191a      	adds	r2, r3, r4
 8016508:	921b      	str	r2, [sp, #108]	; 0x6c
 801650a:	9a05      	ldr	r2, [sp, #20]
 801650c:	5d1b      	ldrb	r3, [r3, r4]
 801650e:	2a00      	cmp	r2, #0
 8016510:	d037      	beq.n	8016582 <_strtod_l+0x242>
 8016512:	9c05      	ldr	r4, [sp, #20]
 8016514:	4602      	mov	r2, r0
 8016516:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801651a:	2909      	cmp	r1, #9
 801651c:	d913      	bls.n	8016546 <_strtod_l+0x206>
 801651e:	2101      	movs	r1, #1
 8016520:	9104      	str	r1, [sp, #16]
 8016522:	e7c2      	b.n	80164aa <_strtod_l+0x16a>
 8016524:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016526:	1c5a      	adds	r2, r3, #1
 8016528:	921b      	str	r2, [sp, #108]	; 0x6c
 801652a:	785b      	ldrb	r3, [r3, #1]
 801652c:	3001      	adds	r0, #1
 801652e:	2b30      	cmp	r3, #48	; 0x30
 8016530:	d0f8      	beq.n	8016524 <_strtod_l+0x1e4>
 8016532:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8016536:	2a08      	cmp	r2, #8
 8016538:	f200 84e4 	bhi.w	8016f04 <_strtod_l+0xbc4>
 801653c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801653e:	9208      	str	r2, [sp, #32]
 8016540:	4602      	mov	r2, r0
 8016542:	2000      	movs	r0, #0
 8016544:	4604      	mov	r4, r0
 8016546:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801654a:	f100 0101 	add.w	r1, r0, #1
 801654e:	d012      	beq.n	8016576 <_strtod_l+0x236>
 8016550:	440a      	add	r2, r1
 8016552:	eb00 0c04 	add.w	ip, r0, r4
 8016556:	4621      	mov	r1, r4
 8016558:	270a      	movs	r7, #10
 801655a:	458c      	cmp	ip, r1
 801655c:	d113      	bne.n	8016586 <_strtod_l+0x246>
 801655e:	1821      	adds	r1, r4, r0
 8016560:	2908      	cmp	r1, #8
 8016562:	f104 0401 	add.w	r4, r4, #1
 8016566:	4404      	add	r4, r0
 8016568:	dc19      	bgt.n	801659e <_strtod_l+0x25e>
 801656a:	9b07      	ldr	r3, [sp, #28]
 801656c:	210a      	movs	r1, #10
 801656e:	fb01 e303 	mla	r3, r1, r3, lr
 8016572:	9307      	str	r3, [sp, #28]
 8016574:	2100      	movs	r1, #0
 8016576:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016578:	1c58      	adds	r0, r3, #1
 801657a:	901b      	str	r0, [sp, #108]	; 0x6c
 801657c:	785b      	ldrb	r3, [r3, #1]
 801657e:	4608      	mov	r0, r1
 8016580:	e7c9      	b.n	8016516 <_strtod_l+0x1d6>
 8016582:	9805      	ldr	r0, [sp, #20]
 8016584:	e7d3      	b.n	801652e <_strtod_l+0x1ee>
 8016586:	2908      	cmp	r1, #8
 8016588:	f101 0101 	add.w	r1, r1, #1
 801658c:	dc03      	bgt.n	8016596 <_strtod_l+0x256>
 801658e:	9b07      	ldr	r3, [sp, #28]
 8016590:	437b      	muls	r3, r7
 8016592:	9307      	str	r3, [sp, #28]
 8016594:	e7e1      	b.n	801655a <_strtod_l+0x21a>
 8016596:	2910      	cmp	r1, #16
 8016598:	bfd8      	it	le
 801659a:	437d      	mulle	r5, r7
 801659c:	e7dd      	b.n	801655a <_strtod_l+0x21a>
 801659e:	2c10      	cmp	r4, #16
 80165a0:	bfdc      	itt	le
 80165a2:	210a      	movle	r1, #10
 80165a4:	fb01 e505 	mlale	r5, r1, r5, lr
 80165a8:	e7e4      	b.n	8016574 <_strtod_l+0x234>
 80165aa:	2301      	movs	r3, #1
 80165ac:	9304      	str	r3, [sp, #16]
 80165ae:	e781      	b.n	80164b4 <_strtod_l+0x174>
 80165b0:	f04f 0c01 	mov.w	ip, #1
 80165b4:	1cb3      	adds	r3, r6, #2
 80165b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80165b8:	78b3      	ldrb	r3, [r6, #2]
 80165ba:	e78a      	b.n	80164d2 <_strtod_l+0x192>
 80165bc:	f04f 0c00 	mov.w	ip, #0
 80165c0:	e7f8      	b.n	80165b4 <_strtod_l+0x274>
 80165c2:	bf00      	nop
 80165c4:	0801a6d0 	.word	0x0801a6d0
 80165c8:	7ff00000 	.word	0x7ff00000
 80165cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80165ce:	1c5f      	adds	r7, r3, #1
 80165d0:	971b      	str	r7, [sp, #108]	; 0x6c
 80165d2:	785b      	ldrb	r3, [r3, #1]
 80165d4:	2b30      	cmp	r3, #48	; 0x30
 80165d6:	d0f9      	beq.n	80165cc <_strtod_l+0x28c>
 80165d8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80165dc:	2f08      	cmp	r7, #8
 80165de:	f63f af7d 	bhi.w	80164dc <_strtod_l+0x19c>
 80165e2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80165e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80165e8:	930a      	str	r3, [sp, #40]	; 0x28
 80165ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80165ec:	1c5f      	adds	r7, r3, #1
 80165ee:	971b      	str	r7, [sp, #108]	; 0x6c
 80165f0:	785b      	ldrb	r3, [r3, #1]
 80165f2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80165f6:	f1b8 0f09 	cmp.w	r8, #9
 80165fa:	d937      	bls.n	801666c <_strtod_l+0x32c>
 80165fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80165fe:	1a7f      	subs	r7, r7, r1
 8016600:	2f08      	cmp	r7, #8
 8016602:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8016606:	dc37      	bgt.n	8016678 <_strtod_l+0x338>
 8016608:	45be      	cmp	lr, r7
 801660a:	bfa8      	it	ge
 801660c:	46be      	movge	lr, r7
 801660e:	f1bc 0f00 	cmp.w	ip, #0
 8016612:	d001      	beq.n	8016618 <_strtod_l+0x2d8>
 8016614:	f1ce 0e00 	rsb	lr, lr, #0
 8016618:	2c00      	cmp	r4, #0
 801661a:	d151      	bne.n	80166c0 <_strtod_l+0x380>
 801661c:	2800      	cmp	r0, #0
 801661e:	f47f aece 	bne.w	80163be <_strtod_l+0x7e>
 8016622:	9a06      	ldr	r2, [sp, #24]
 8016624:	2a00      	cmp	r2, #0
 8016626:	f47f aeca 	bne.w	80163be <_strtod_l+0x7e>
 801662a:	9a04      	ldr	r2, [sp, #16]
 801662c:	2a00      	cmp	r2, #0
 801662e:	f47f aee4 	bne.w	80163fa <_strtod_l+0xba>
 8016632:	2b4e      	cmp	r3, #78	; 0x4e
 8016634:	d027      	beq.n	8016686 <_strtod_l+0x346>
 8016636:	dc21      	bgt.n	801667c <_strtod_l+0x33c>
 8016638:	2b49      	cmp	r3, #73	; 0x49
 801663a:	f47f aede 	bne.w	80163fa <_strtod_l+0xba>
 801663e:	49a0      	ldr	r1, [pc, #640]	; (80168c0 <_strtod_l+0x580>)
 8016640:	a81b      	add	r0, sp, #108	; 0x6c
 8016642:	f002 f83f 	bl	80186c4 <__match>
 8016646:	2800      	cmp	r0, #0
 8016648:	f43f aed7 	beq.w	80163fa <_strtod_l+0xba>
 801664c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801664e:	499d      	ldr	r1, [pc, #628]	; (80168c4 <_strtod_l+0x584>)
 8016650:	3b01      	subs	r3, #1
 8016652:	a81b      	add	r0, sp, #108	; 0x6c
 8016654:	931b      	str	r3, [sp, #108]	; 0x6c
 8016656:	f002 f835 	bl	80186c4 <__match>
 801665a:	b910      	cbnz	r0, 8016662 <_strtod_l+0x322>
 801665c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801665e:	3301      	adds	r3, #1
 8016660:	931b      	str	r3, [sp, #108]	; 0x6c
 8016662:	f8df b274 	ldr.w	fp, [pc, #628]	; 80168d8 <_strtod_l+0x598>
 8016666:	f04f 0a00 	mov.w	sl, #0
 801666a:	e6a8      	b.n	80163be <_strtod_l+0x7e>
 801666c:	210a      	movs	r1, #10
 801666e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016672:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016676:	e7b8      	b.n	80165ea <_strtod_l+0x2aa>
 8016678:	46be      	mov	lr, r7
 801667a:	e7c8      	b.n	801660e <_strtod_l+0x2ce>
 801667c:	2b69      	cmp	r3, #105	; 0x69
 801667e:	d0de      	beq.n	801663e <_strtod_l+0x2fe>
 8016680:	2b6e      	cmp	r3, #110	; 0x6e
 8016682:	f47f aeba 	bne.w	80163fa <_strtod_l+0xba>
 8016686:	4990      	ldr	r1, [pc, #576]	; (80168c8 <_strtod_l+0x588>)
 8016688:	a81b      	add	r0, sp, #108	; 0x6c
 801668a:	f002 f81b 	bl	80186c4 <__match>
 801668e:	2800      	cmp	r0, #0
 8016690:	f43f aeb3 	beq.w	80163fa <_strtod_l+0xba>
 8016694:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016696:	781b      	ldrb	r3, [r3, #0]
 8016698:	2b28      	cmp	r3, #40	; 0x28
 801669a:	d10e      	bne.n	80166ba <_strtod_l+0x37a>
 801669c:	aa1e      	add	r2, sp, #120	; 0x78
 801669e:	498b      	ldr	r1, [pc, #556]	; (80168cc <_strtod_l+0x58c>)
 80166a0:	a81b      	add	r0, sp, #108	; 0x6c
 80166a2:	f002 f823 	bl	80186ec <__hexnan>
 80166a6:	2805      	cmp	r0, #5
 80166a8:	d107      	bne.n	80166ba <_strtod_l+0x37a>
 80166aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80166ac:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80166b0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80166b4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80166b8:	e681      	b.n	80163be <_strtod_l+0x7e>
 80166ba:	f8df b224 	ldr.w	fp, [pc, #548]	; 80168e0 <_strtod_l+0x5a0>
 80166be:	e7d2      	b.n	8016666 <_strtod_l+0x326>
 80166c0:	ebae 0302 	sub.w	r3, lr, r2
 80166c4:	9306      	str	r3, [sp, #24]
 80166c6:	9b05      	ldr	r3, [sp, #20]
 80166c8:	9807      	ldr	r0, [sp, #28]
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	bf08      	it	eq
 80166ce:	4623      	moveq	r3, r4
 80166d0:	2c10      	cmp	r4, #16
 80166d2:	9305      	str	r3, [sp, #20]
 80166d4:	46a0      	mov	r8, r4
 80166d6:	bfa8      	it	ge
 80166d8:	f04f 0810 	movge.w	r8, #16
 80166dc:	f7f1 fe4a 	bl	8008374 <__aeabi_ui2d>
 80166e0:	2c09      	cmp	r4, #9
 80166e2:	4682      	mov	sl, r0
 80166e4:	468b      	mov	fp, r1
 80166e6:	dc13      	bgt.n	8016710 <_strtod_l+0x3d0>
 80166e8:	9b06      	ldr	r3, [sp, #24]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	f43f ae67 	beq.w	80163be <_strtod_l+0x7e>
 80166f0:	9b06      	ldr	r3, [sp, #24]
 80166f2:	dd7a      	ble.n	80167ea <_strtod_l+0x4aa>
 80166f4:	2b16      	cmp	r3, #22
 80166f6:	dc61      	bgt.n	80167bc <_strtod_l+0x47c>
 80166f8:	4a75      	ldr	r2, [pc, #468]	; (80168d0 <_strtod_l+0x590>)
 80166fa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80166fe:	e9de 0100 	ldrd	r0, r1, [lr]
 8016702:	4652      	mov	r2, sl
 8016704:	465b      	mov	r3, fp
 8016706:	f7f1 feaf 	bl	8008468 <__aeabi_dmul>
 801670a:	4682      	mov	sl, r0
 801670c:	468b      	mov	fp, r1
 801670e:	e656      	b.n	80163be <_strtod_l+0x7e>
 8016710:	4b6f      	ldr	r3, [pc, #444]	; (80168d0 <_strtod_l+0x590>)
 8016712:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016716:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801671a:	f7f1 fea5 	bl	8008468 <__aeabi_dmul>
 801671e:	4606      	mov	r6, r0
 8016720:	4628      	mov	r0, r5
 8016722:	460f      	mov	r7, r1
 8016724:	f7f1 fe26 	bl	8008374 <__aeabi_ui2d>
 8016728:	4602      	mov	r2, r0
 801672a:	460b      	mov	r3, r1
 801672c:	4630      	mov	r0, r6
 801672e:	4639      	mov	r1, r7
 8016730:	f7f1 fce4 	bl	80080fc <__adddf3>
 8016734:	2c0f      	cmp	r4, #15
 8016736:	4682      	mov	sl, r0
 8016738:	468b      	mov	fp, r1
 801673a:	ddd5      	ble.n	80166e8 <_strtod_l+0x3a8>
 801673c:	9b06      	ldr	r3, [sp, #24]
 801673e:	eba4 0808 	sub.w	r8, r4, r8
 8016742:	4498      	add	r8, r3
 8016744:	f1b8 0f00 	cmp.w	r8, #0
 8016748:	f340 8096 	ble.w	8016878 <_strtod_l+0x538>
 801674c:	f018 030f 	ands.w	r3, r8, #15
 8016750:	d00a      	beq.n	8016768 <_strtod_l+0x428>
 8016752:	495f      	ldr	r1, [pc, #380]	; (80168d0 <_strtod_l+0x590>)
 8016754:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016758:	4652      	mov	r2, sl
 801675a:	465b      	mov	r3, fp
 801675c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016760:	f7f1 fe82 	bl	8008468 <__aeabi_dmul>
 8016764:	4682      	mov	sl, r0
 8016766:	468b      	mov	fp, r1
 8016768:	f038 080f 	bics.w	r8, r8, #15
 801676c:	d073      	beq.n	8016856 <_strtod_l+0x516>
 801676e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8016772:	dd47      	ble.n	8016804 <_strtod_l+0x4c4>
 8016774:	2400      	movs	r4, #0
 8016776:	46a0      	mov	r8, r4
 8016778:	9407      	str	r4, [sp, #28]
 801677a:	9405      	str	r4, [sp, #20]
 801677c:	2322      	movs	r3, #34	; 0x22
 801677e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80168d8 <_strtod_l+0x598>
 8016782:	f8c9 3000 	str.w	r3, [r9]
 8016786:	f04f 0a00 	mov.w	sl, #0
 801678a:	9b07      	ldr	r3, [sp, #28]
 801678c:	2b00      	cmp	r3, #0
 801678e:	f43f ae16 	beq.w	80163be <_strtod_l+0x7e>
 8016792:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016794:	4648      	mov	r0, r9
 8016796:	f002 f90d 	bl	80189b4 <_Bfree>
 801679a:	9905      	ldr	r1, [sp, #20]
 801679c:	4648      	mov	r0, r9
 801679e:	f002 f909 	bl	80189b4 <_Bfree>
 80167a2:	4641      	mov	r1, r8
 80167a4:	4648      	mov	r0, r9
 80167a6:	f002 f905 	bl	80189b4 <_Bfree>
 80167aa:	9907      	ldr	r1, [sp, #28]
 80167ac:	4648      	mov	r0, r9
 80167ae:	f002 f901 	bl	80189b4 <_Bfree>
 80167b2:	4621      	mov	r1, r4
 80167b4:	4648      	mov	r0, r9
 80167b6:	f002 f8fd 	bl	80189b4 <_Bfree>
 80167ba:	e600      	b.n	80163be <_strtod_l+0x7e>
 80167bc:	9a06      	ldr	r2, [sp, #24]
 80167be:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80167c2:	4293      	cmp	r3, r2
 80167c4:	dbba      	blt.n	801673c <_strtod_l+0x3fc>
 80167c6:	4d42      	ldr	r5, [pc, #264]	; (80168d0 <_strtod_l+0x590>)
 80167c8:	f1c4 040f 	rsb	r4, r4, #15
 80167cc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80167d0:	4652      	mov	r2, sl
 80167d2:	465b      	mov	r3, fp
 80167d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167d8:	f7f1 fe46 	bl	8008468 <__aeabi_dmul>
 80167dc:	9b06      	ldr	r3, [sp, #24]
 80167de:	1b1c      	subs	r4, r3, r4
 80167e0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80167e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80167e8:	e78d      	b.n	8016706 <_strtod_l+0x3c6>
 80167ea:	f113 0f16 	cmn.w	r3, #22
 80167ee:	dba5      	blt.n	801673c <_strtod_l+0x3fc>
 80167f0:	4a37      	ldr	r2, [pc, #220]	; (80168d0 <_strtod_l+0x590>)
 80167f2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80167f6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80167fa:	4650      	mov	r0, sl
 80167fc:	4659      	mov	r1, fp
 80167fe:	f7f1 ff5d 	bl	80086bc <__aeabi_ddiv>
 8016802:	e782      	b.n	801670a <_strtod_l+0x3ca>
 8016804:	2300      	movs	r3, #0
 8016806:	4e33      	ldr	r6, [pc, #204]	; (80168d4 <_strtod_l+0x594>)
 8016808:	ea4f 1828 	mov.w	r8, r8, asr #4
 801680c:	4650      	mov	r0, sl
 801680e:	4659      	mov	r1, fp
 8016810:	461d      	mov	r5, r3
 8016812:	f1b8 0f01 	cmp.w	r8, #1
 8016816:	dc21      	bgt.n	801685c <_strtod_l+0x51c>
 8016818:	b10b      	cbz	r3, 801681e <_strtod_l+0x4de>
 801681a:	4682      	mov	sl, r0
 801681c:	468b      	mov	fp, r1
 801681e:	4b2d      	ldr	r3, [pc, #180]	; (80168d4 <_strtod_l+0x594>)
 8016820:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8016824:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016828:	4652      	mov	r2, sl
 801682a:	465b      	mov	r3, fp
 801682c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016830:	f7f1 fe1a 	bl	8008468 <__aeabi_dmul>
 8016834:	4b28      	ldr	r3, [pc, #160]	; (80168d8 <_strtod_l+0x598>)
 8016836:	460a      	mov	r2, r1
 8016838:	400b      	ands	r3, r1
 801683a:	4928      	ldr	r1, [pc, #160]	; (80168dc <_strtod_l+0x59c>)
 801683c:	428b      	cmp	r3, r1
 801683e:	4682      	mov	sl, r0
 8016840:	d898      	bhi.n	8016774 <_strtod_l+0x434>
 8016842:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016846:	428b      	cmp	r3, r1
 8016848:	bf86      	itte	hi
 801684a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80168e4 <_strtod_l+0x5a4>
 801684e:	f04f 3aff 	movhi.w	sl, #4294967295
 8016852:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8016856:	2300      	movs	r3, #0
 8016858:	9304      	str	r3, [sp, #16]
 801685a:	e077      	b.n	801694c <_strtod_l+0x60c>
 801685c:	f018 0f01 	tst.w	r8, #1
 8016860:	d006      	beq.n	8016870 <_strtod_l+0x530>
 8016862:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8016866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801686a:	f7f1 fdfd 	bl	8008468 <__aeabi_dmul>
 801686e:	2301      	movs	r3, #1
 8016870:	3501      	adds	r5, #1
 8016872:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016876:	e7cc      	b.n	8016812 <_strtod_l+0x4d2>
 8016878:	d0ed      	beq.n	8016856 <_strtod_l+0x516>
 801687a:	f1c8 0800 	rsb	r8, r8, #0
 801687e:	f018 020f 	ands.w	r2, r8, #15
 8016882:	d00a      	beq.n	801689a <_strtod_l+0x55a>
 8016884:	4b12      	ldr	r3, [pc, #72]	; (80168d0 <_strtod_l+0x590>)
 8016886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801688a:	4650      	mov	r0, sl
 801688c:	4659      	mov	r1, fp
 801688e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016892:	f7f1 ff13 	bl	80086bc <__aeabi_ddiv>
 8016896:	4682      	mov	sl, r0
 8016898:	468b      	mov	fp, r1
 801689a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801689e:	d0da      	beq.n	8016856 <_strtod_l+0x516>
 80168a0:	f1b8 0f1f 	cmp.w	r8, #31
 80168a4:	dd20      	ble.n	80168e8 <_strtod_l+0x5a8>
 80168a6:	2400      	movs	r4, #0
 80168a8:	46a0      	mov	r8, r4
 80168aa:	9407      	str	r4, [sp, #28]
 80168ac:	9405      	str	r4, [sp, #20]
 80168ae:	2322      	movs	r3, #34	; 0x22
 80168b0:	f04f 0a00 	mov.w	sl, #0
 80168b4:	f04f 0b00 	mov.w	fp, #0
 80168b8:	f8c9 3000 	str.w	r3, [r9]
 80168bc:	e765      	b.n	801678a <_strtod_l+0x44a>
 80168be:	bf00      	nop
 80168c0:	0801a69d 	.word	0x0801a69d
 80168c4:	0801a723 	.word	0x0801a723
 80168c8:	0801a6a5 	.word	0x0801a6a5
 80168cc:	0801a6e4 	.word	0x0801a6e4
 80168d0:	0801a7c8 	.word	0x0801a7c8
 80168d4:	0801a7a0 	.word	0x0801a7a0
 80168d8:	7ff00000 	.word	0x7ff00000
 80168dc:	7ca00000 	.word	0x7ca00000
 80168e0:	fff80000 	.word	0xfff80000
 80168e4:	7fefffff 	.word	0x7fefffff
 80168e8:	f018 0310 	ands.w	r3, r8, #16
 80168ec:	bf18      	it	ne
 80168ee:	236a      	movne	r3, #106	; 0x6a
 80168f0:	4da0      	ldr	r5, [pc, #640]	; (8016b74 <_strtod_l+0x834>)
 80168f2:	9304      	str	r3, [sp, #16]
 80168f4:	4650      	mov	r0, sl
 80168f6:	4659      	mov	r1, fp
 80168f8:	2300      	movs	r3, #0
 80168fa:	f1b8 0f00 	cmp.w	r8, #0
 80168fe:	f300 810a 	bgt.w	8016b16 <_strtod_l+0x7d6>
 8016902:	b10b      	cbz	r3, 8016908 <_strtod_l+0x5c8>
 8016904:	4682      	mov	sl, r0
 8016906:	468b      	mov	fp, r1
 8016908:	9b04      	ldr	r3, [sp, #16]
 801690a:	b1bb      	cbz	r3, 801693c <_strtod_l+0x5fc>
 801690c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016910:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016914:	2b00      	cmp	r3, #0
 8016916:	4659      	mov	r1, fp
 8016918:	dd10      	ble.n	801693c <_strtod_l+0x5fc>
 801691a:	2b1f      	cmp	r3, #31
 801691c:	f340 8107 	ble.w	8016b2e <_strtod_l+0x7ee>
 8016920:	2b34      	cmp	r3, #52	; 0x34
 8016922:	bfde      	ittt	le
 8016924:	3b20      	suble	r3, #32
 8016926:	f04f 32ff 	movle.w	r2, #4294967295
 801692a:	fa02 f303 	lslle.w	r3, r2, r3
 801692e:	f04f 0a00 	mov.w	sl, #0
 8016932:	bfcc      	ite	gt
 8016934:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016938:	ea03 0b01 	andle.w	fp, r3, r1
 801693c:	2200      	movs	r2, #0
 801693e:	2300      	movs	r3, #0
 8016940:	4650      	mov	r0, sl
 8016942:	4659      	mov	r1, fp
 8016944:	f7f1 fff8 	bl	8008938 <__aeabi_dcmpeq>
 8016948:	2800      	cmp	r0, #0
 801694a:	d1ac      	bne.n	80168a6 <_strtod_l+0x566>
 801694c:	9b07      	ldr	r3, [sp, #28]
 801694e:	9300      	str	r3, [sp, #0]
 8016950:	9a05      	ldr	r2, [sp, #20]
 8016952:	9908      	ldr	r1, [sp, #32]
 8016954:	4623      	mov	r3, r4
 8016956:	4648      	mov	r0, r9
 8016958:	f002 f87e 	bl	8018a58 <__s2b>
 801695c:	9007      	str	r0, [sp, #28]
 801695e:	2800      	cmp	r0, #0
 8016960:	f43f af08 	beq.w	8016774 <_strtod_l+0x434>
 8016964:	9a06      	ldr	r2, [sp, #24]
 8016966:	9b06      	ldr	r3, [sp, #24]
 8016968:	2a00      	cmp	r2, #0
 801696a:	f1c3 0300 	rsb	r3, r3, #0
 801696e:	bfa8      	it	ge
 8016970:	2300      	movge	r3, #0
 8016972:	930e      	str	r3, [sp, #56]	; 0x38
 8016974:	2400      	movs	r4, #0
 8016976:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801697a:	9316      	str	r3, [sp, #88]	; 0x58
 801697c:	46a0      	mov	r8, r4
 801697e:	9b07      	ldr	r3, [sp, #28]
 8016980:	4648      	mov	r0, r9
 8016982:	6859      	ldr	r1, [r3, #4]
 8016984:	f001 ffe2 	bl	801894c <_Balloc>
 8016988:	9005      	str	r0, [sp, #20]
 801698a:	2800      	cmp	r0, #0
 801698c:	f43f aef6 	beq.w	801677c <_strtod_l+0x43c>
 8016990:	9b07      	ldr	r3, [sp, #28]
 8016992:	691a      	ldr	r2, [r3, #16]
 8016994:	3202      	adds	r2, #2
 8016996:	f103 010c 	add.w	r1, r3, #12
 801699a:	0092      	lsls	r2, r2, #2
 801699c:	300c      	adds	r0, #12
 801699e:	f7fe fcef 	bl	8015380 <memcpy>
 80169a2:	aa1e      	add	r2, sp, #120	; 0x78
 80169a4:	a91d      	add	r1, sp, #116	; 0x74
 80169a6:	ec4b ab10 	vmov	d0, sl, fp
 80169aa:	4648      	mov	r0, r9
 80169ac:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80169b0:	f002 fb0e 	bl	8018fd0 <__d2b>
 80169b4:	901c      	str	r0, [sp, #112]	; 0x70
 80169b6:	2800      	cmp	r0, #0
 80169b8:	f43f aee0 	beq.w	801677c <_strtod_l+0x43c>
 80169bc:	2101      	movs	r1, #1
 80169be:	4648      	mov	r0, r9
 80169c0:	f002 f8d6 	bl	8018b70 <__i2b>
 80169c4:	4680      	mov	r8, r0
 80169c6:	2800      	cmp	r0, #0
 80169c8:	f43f aed8 	beq.w	801677c <_strtod_l+0x43c>
 80169cc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80169ce:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80169d0:	2e00      	cmp	r6, #0
 80169d2:	bfab      	itete	ge
 80169d4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80169d6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80169d8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80169da:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80169dc:	bfac      	ite	ge
 80169de:	18f7      	addge	r7, r6, r3
 80169e0:	1b9d      	sublt	r5, r3, r6
 80169e2:	9b04      	ldr	r3, [sp, #16]
 80169e4:	1af6      	subs	r6, r6, r3
 80169e6:	4416      	add	r6, r2
 80169e8:	4b63      	ldr	r3, [pc, #396]	; (8016b78 <_strtod_l+0x838>)
 80169ea:	3e01      	subs	r6, #1
 80169ec:	429e      	cmp	r6, r3
 80169ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80169f2:	f280 80af 	bge.w	8016b54 <_strtod_l+0x814>
 80169f6:	1b9b      	subs	r3, r3, r6
 80169f8:	2b1f      	cmp	r3, #31
 80169fa:	eba2 0203 	sub.w	r2, r2, r3
 80169fe:	f04f 0101 	mov.w	r1, #1
 8016a02:	f300 809b 	bgt.w	8016b3c <_strtod_l+0x7fc>
 8016a06:	fa01 f303 	lsl.w	r3, r1, r3
 8016a0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8016a0c:	2300      	movs	r3, #0
 8016a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8016a10:	18be      	adds	r6, r7, r2
 8016a12:	9b04      	ldr	r3, [sp, #16]
 8016a14:	42b7      	cmp	r7, r6
 8016a16:	4415      	add	r5, r2
 8016a18:	441d      	add	r5, r3
 8016a1a:	463b      	mov	r3, r7
 8016a1c:	bfa8      	it	ge
 8016a1e:	4633      	movge	r3, r6
 8016a20:	42ab      	cmp	r3, r5
 8016a22:	bfa8      	it	ge
 8016a24:	462b      	movge	r3, r5
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	bfc2      	ittt	gt
 8016a2a:	1af6      	subgt	r6, r6, r3
 8016a2c:	1aed      	subgt	r5, r5, r3
 8016a2e:	1aff      	subgt	r7, r7, r3
 8016a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016a32:	b1bb      	cbz	r3, 8016a64 <_strtod_l+0x724>
 8016a34:	4641      	mov	r1, r8
 8016a36:	461a      	mov	r2, r3
 8016a38:	4648      	mov	r0, r9
 8016a3a:	f002 f939 	bl	8018cb0 <__pow5mult>
 8016a3e:	4680      	mov	r8, r0
 8016a40:	2800      	cmp	r0, #0
 8016a42:	f43f ae9b 	beq.w	801677c <_strtod_l+0x43c>
 8016a46:	4601      	mov	r1, r0
 8016a48:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016a4a:	4648      	mov	r0, r9
 8016a4c:	f002 f899 	bl	8018b82 <__multiply>
 8016a50:	900c      	str	r0, [sp, #48]	; 0x30
 8016a52:	2800      	cmp	r0, #0
 8016a54:	f43f ae92 	beq.w	801677c <_strtod_l+0x43c>
 8016a58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016a5a:	4648      	mov	r0, r9
 8016a5c:	f001 ffaa 	bl	80189b4 <_Bfree>
 8016a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a62:	931c      	str	r3, [sp, #112]	; 0x70
 8016a64:	2e00      	cmp	r6, #0
 8016a66:	dc7a      	bgt.n	8016b5e <_strtod_l+0x81e>
 8016a68:	9b06      	ldr	r3, [sp, #24]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	dd08      	ble.n	8016a80 <_strtod_l+0x740>
 8016a6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016a70:	9905      	ldr	r1, [sp, #20]
 8016a72:	4648      	mov	r0, r9
 8016a74:	f002 f91c 	bl	8018cb0 <__pow5mult>
 8016a78:	9005      	str	r0, [sp, #20]
 8016a7a:	2800      	cmp	r0, #0
 8016a7c:	f43f ae7e 	beq.w	801677c <_strtod_l+0x43c>
 8016a80:	2d00      	cmp	r5, #0
 8016a82:	dd08      	ble.n	8016a96 <_strtod_l+0x756>
 8016a84:	462a      	mov	r2, r5
 8016a86:	9905      	ldr	r1, [sp, #20]
 8016a88:	4648      	mov	r0, r9
 8016a8a:	f002 f95f 	bl	8018d4c <__lshift>
 8016a8e:	9005      	str	r0, [sp, #20]
 8016a90:	2800      	cmp	r0, #0
 8016a92:	f43f ae73 	beq.w	801677c <_strtod_l+0x43c>
 8016a96:	2f00      	cmp	r7, #0
 8016a98:	dd08      	ble.n	8016aac <_strtod_l+0x76c>
 8016a9a:	4641      	mov	r1, r8
 8016a9c:	463a      	mov	r2, r7
 8016a9e:	4648      	mov	r0, r9
 8016aa0:	f002 f954 	bl	8018d4c <__lshift>
 8016aa4:	4680      	mov	r8, r0
 8016aa6:	2800      	cmp	r0, #0
 8016aa8:	f43f ae68 	beq.w	801677c <_strtod_l+0x43c>
 8016aac:	9a05      	ldr	r2, [sp, #20]
 8016aae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016ab0:	4648      	mov	r0, r9
 8016ab2:	f002 f9b9 	bl	8018e28 <__mdiff>
 8016ab6:	4604      	mov	r4, r0
 8016ab8:	2800      	cmp	r0, #0
 8016aba:	f43f ae5f 	beq.w	801677c <_strtod_l+0x43c>
 8016abe:	68c3      	ldr	r3, [r0, #12]
 8016ac0:	930c      	str	r3, [sp, #48]	; 0x30
 8016ac2:	2300      	movs	r3, #0
 8016ac4:	60c3      	str	r3, [r0, #12]
 8016ac6:	4641      	mov	r1, r8
 8016ac8:	f002 f994 	bl	8018df4 <__mcmp>
 8016acc:	2800      	cmp	r0, #0
 8016ace:	da55      	bge.n	8016b7c <_strtod_l+0x83c>
 8016ad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016ad2:	b9e3      	cbnz	r3, 8016b0e <_strtod_l+0x7ce>
 8016ad4:	f1ba 0f00 	cmp.w	sl, #0
 8016ad8:	d119      	bne.n	8016b0e <_strtod_l+0x7ce>
 8016ada:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016ade:	b9b3      	cbnz	r3, 8016b0e <_strtod_l+0x7ce>
 8016ae0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016ae4:	0d1b      	lsrs	r3, r3, #20
 8016ae6:	051b      	lsls	r3, r3, #20
 8016ae8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016aec:	d90f      	bls.n	8016b0e <_strtod_l+0x7ce>
 8016aee:	6963      	ldr	r3, [r4, #20]
 8016af0:	b913      	cbnz	r3, 8016af8 <_strtod_l+0x7b8>
 8016af2:	6923      	ldr	r3, [r4, #16]
 8016af4:	2b01      	cmp	r3, #1
 8016af6:	dd0a      	ble.n	8016b0e <_strtod_l+0x7ce>
 8016af8:	4621      	mov	r1, r4
 8016afa:	2201      	movs	r2, #1
 8016afc:	4648      	mov	r0, r9
 8016afe:	f002 f925 	bl	8018d4c <__lshift>
 8016b02:	4641      	mov	r1, r8
 8016b04:	4604      	mov	r4, r0
 8016b06:	f002 f975 	bl	8018df4 <__mcmp>
 8016b0a:	2800      	cmp	r0, #0
 8016b0c:	dc67      	bgt.n	8016bde <_strtod_l+0x89e>
 8016b0e:	9b04      	ldr	r3, [sp, #16]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d171      	bne.n	8016bf8 <_strtod_l+0x8b8>
 8016b14:	e63d      	b.n	8016792 <_strtod_l+0x452>
 8016b16:	f018 0f01 	tst.w	r8, #1
 8016b1a:	d004      	beq.n	8016b26 <_strtod_l+0x7e6>
 8016b1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016b20:	f7f1 fca2 	bl	8008468 <__aeabi_dmul>
 8016b24:	2301      	movs	r3, #1
 8016b26:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016b2a:	3508      	adds	r5, #8
 8016b2c:	e6e5      	b.n	80168fa <_strtod_l+0x5ba>
 8016b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8016b32:	fa02 f303 	lsl.w	r3, r2, r3
 8016b36:	ea03 0a0a 	and.w	sl, r3, sl
 8016b3a:	e6ff      	b.n	801693c <_strtod_l+0x5fc>
 8016b3c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016b40:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016b44:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016b48:	36e2      	adds	r6, #226	; 0xe2
 8016b4a:	fa01 f306 	lsl.w	r3, r1, r6
 8016b4e:	930a      	str	r3, [sp, #40]	; 0x28
 8016b50:	910f      	str	r1, [sp, #60]	; 0x3c
 8016b52:	e75d      	b.n	8016a10 <_strtod_l+0x6d0>
 8016b54:	2300      	movs	r3, #0
 8016b56:	930a      	str	r3, [sp, #40]	; 0x28
 8016b58:	2301      	movs	r3, #1
 8016b5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8016b5c:	e758      	b.n	8016a10 <_strtod_l+0x6d0>
 8016b5e:	4632      	mov	r2, r6
 8016b60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016b62:	4648      	mov	r0, r9
 8016b64:	f002 f8f2 	bl	8018d4c <__lshift>
 8016b68:	901c      	str	r0, [sp, #112]	; 0x70
 8016b6a:	2800      	cmp	r0, #0
 8016b6c:	f47f af7c 	bne.w	8016a68 <_strtod_l+0x728>
 8016b70:	e604      	b.n	801677c <_strtod_l+0x43c>
 8016b72:	bf00      	nop
 8016b74:	0801a6f8 	.word	0x0801a6f8
 8016b78:	fffffc02 	.word	0xfffffc02
 8016b7c:	465d      	mov	r5, fp
 8016b7e:	f040 8086 	bne.w	8016c8e <_strtod_l+0x94e>
 8016b82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016b88:	b32a      	cbz	r2, 8016bd6 <_strtod_l+0x896>
 8016b8a:	4aaf      	ldr	r2, [pc, #700]	; (8016e48 <_strtod_l+0xb08>)
 8016b8c:	4293      	cmp	r3, r2
 8016b8e:	d153      	bne.n	8016c38 <_strtod_l+0x8f8>
 8016b90:	9b04      	ldr	r3, [sp, #16]
 8016b92:	4650      	mov	r0, sl
 8016b94:	b1d3      	cbz	r3, 8016bcc <_strtod_l+0x88c>
 8016b96:	4aad      	ldr	r2, [pc, #692]	; (8016e4c <_strtod_l+0xb0c>)
 8016b98:	402a      	ands	r2, r5
 8016b9a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8016ba2:	d816      	bhi.n	8016bd2 <_strtod_l+0x892>
 8016ba4:	0d12      	lsrs	r2, r2, #20
 8016ba6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016baa:	fa01 f303 	lsl.w	r3, r1, r3
 8016bae:	4298      	cmp	r0, r3
 8016bb0:	d142      	bne.n	8016c38 <_strtod_l+0x8f8>
 8016bb2:	4ba7      	ldr	r3, [pc, #668]	; (8016e50 <_strtod_l+0xb10>)
 8016bb4:	429d      	cmp	r5, r3
 8016bb6:	d102      	bne.n	8016bbe <_strtod_l+0x87e>
 8016bb8:	3001      	adds	r0, #1
 8016bba:	f43f addf 	beq.w	801677c <_strtod_l+0x43c>
 8016bbe:	4ba3      	ldr	r3, [pc, #652]	; (8016e4c <_strtod_l+0xb0c>)
 8016bc0:	402b      	ands	r3, r5
 8016bc2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016bc6:	f04f 0a00 	mov.w	sl, #0
 8016bca:	e7a0      	b.n	8016b0e <_strtod_l+0x7ce>
 8016bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8016bd0:	e7ed      	b.n	8016bae <_strtod_l+0x86e>
 8016bd2:	460b      	mov	r3, r1
 8016bd4:	e7eb      	b.n	8016bae <_strtod_l+0x86e>
 8016bd6:	bb7b      	cbnz	r3, 8016c38 <_strtod_l+0x8f8>
 8016bd8:	f1ba 0f00 	cmp.w	sl, #0
 8016bdc:	d12c      	bne.n	8016c38 <_strtod_l+0x8f8>
 8016bde:	9904      	ldr	r1, [sp, #16]
 8016be0:	4a9a      	ldr	r2, [pc, #616]	; (8016e4c <_strtod_l+0xb0c>)
 8016be2:	465b      	mov	r3, fp
 8016be4:	b1f1      	cbz	r1, 8016c24 <_strtod_l+0x8e4>
 8016be6:	ea02 010b 	and.w	r1, r2, fp
 8016bea:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016bee:	dc19      	bgt.n	8016c24 <_strtod_l+0x8e4>
 8016bf0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016bf4:	f77f ae5b 	ble.w	80168ae <_strtod_l+0x56e>
 8016bf8:	4a96      	ldr	r2, [pc, #600]	; (8016e54 <_strtod_l+0xb14>)
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016c00:	4650      	mov	r0, sl
 8016c02:	4659      	mov	r1, fp
 8016c04:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016c08:	f7f1 fc2e 	bl	8008468 <__aeabi_dmul>
 8016c0c:	4682      	mov	sl, r0
 8016c0e:	468b      	mov	fp, r1
 8016c10:	2900      	cmp	r1, #0
 8016c12:	f47f adbe 	bne.w	8016792 <_strtod_l+0x452>
 8016c16:	2800      	cmp	r0, #0
 8016c18:	f47f adbb 	bne.w	8016792 <_strtod_l+0x452>
 8016c1c:	2322      	movs	r3, #34	; 0x22
 8016c1e:	f8c9 3000 	str.w	r3, [r9]
 8016c22:	e5b6      	b.n	8016792 <_strtod_l+0x452>
 8016c24:	4013      	ands	r3, r2
 8016c26:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016c2a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016c2e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016c32:	f04f 3aff 	mov.w	sl, #4294967295
 8016c36:	e76a      	b.n	8016b0e <_strtod_l+0x7ce>
 8016c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016c3a:	b193      	cbz	r3, 8016c62 <_strtod_l+0x922>
 8016c3c:	422b      	tst	r3, r5
 8016c3e:	f43f af66 	beq.w	8016b0e <_strtod_l+0x7ce>
 8016c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c44:	9a04      	ldr	r2, [sp, #16]
 8016c46:	4650      	mov	r0, sl
 8016c48:	4659      	mov	r1, fp
 8016c4a:	b173      	cbz	r3, 8016c6a <_strtod_l+0x92a>
 8016c4c:	f7ff fb5a 	bl	8016304 <sulp>
 8016c50:	4602      	mov	r2, r0
 8016c52:	460b      	mov	r3, r1
 8016c54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016c58:	f7f1 fa50 	bl	80080fc <__adddf3>
 8016c5c:	4682      	mov	sl, r0
 8016c5e:	468b      	mov	fp, r1
 8016c60:	e755      	b.n	8016b0e <_strtod_l+0x7ce>
 8016c62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016c64:	ea13 0f0a 	tst.w	r3, sl
 8016c68:	e7e9      	b.n	8016c3e <_strtod_l+0x8fe>
 8016c6a:	f7ff fb4b 	bl	8016304 <sulp>
 8016c6e:	4602      	mov	r2, r0
 8016c70:	460b      	mov	r3, r1
 8016c72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016c76:	f7f1 fa3f 	bl	80080f8 <__aeabi_dsub>
 8016c7a:	2200      	movs	r2, #0
 8016c7c:	2300      	movs	r3, #0
 8016c7e:	4682      	mov	sl, r0
 8016c80:	468b      	mov	fp, r1
 8016c82:	f7f1 fe59 	bl	8008938 <__aeabi_dcmpeq>
 8016c86:	2800      	cmp	r0, #0
 8016c88:	f47f ae11 	bne.w	80168ae <_strtod_l+0x56e>
 8016c8c:	e73f      	b.n	8016b0e <_strtod_l+0x7ce>
 8016c8e:	4641      	mov	r1, r8
 8016c90:	4620      	mov	r0, r4
 8016c92:	f002 f9ec 	bl	801906e <__ratio>
 8016c96:	ec57 6b10 	vmov	r6, r7, d0
 8016c9a:	2200      	movs	r2, #0
 8016c9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016ca0:	ee10 0a10 	vmov	r0, s0
 8016ca4:	4639      	mov	r1, r7
 8016ca6:	f7f1 fe5b 	bl	8008960 <__aeabi_dcmple>
 8016caa:	2800      	cmp	r0, #0
 8016cac:	d077      	beq.n	8016d9e <_strtod_l+0xa5e>
 8016cae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d04a      	beq.n	8016d4a <_strtod_l+0xa0a>
 8016cb4:	4b68      	ldr	r3, [pc, #416]	; (8016e58 <_strtod_l+0xb18>)
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016cbc:	4f66      	ldr	r7, [pc, #408]	; (8016e58 <_strtod_l+0xb18>)
 8016cbe:	2600      	movs	r6, #0
 8016cc0:	4b62      	ldr	r3, [pc, #392]	; (8016e4c <_strtod_l+0xb0c>)
 8016cc2:	402b      	ands	r3, r5
 8016cc4:	930f      	str	r3, [sp, #60]	; 0x3c
 8016cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016cc8:	4b64      	ldr	r3, [pc, #400]	; (8016e5c <_strtod_l+0xb1c>)
 8016cca:	429a      	cmp	r2, r3
 8016ccc:	f040 80ce 	bne.w	8016e6c <_strtod_l+0xb2c>
 8016cd0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016cd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016cd8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016cdc:	ec4b ab10 	vmov	d0, sl, fp
 8016ce0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016ce4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016ce8:	f002 f8fc 	bl	8018ee4 <__ulp>
 8016cec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016cf0:	ec53 2b10 	vmov	r2, r3, d0
 8016cf4:	f7f1 fbb8 	bl	8008468 <__aeabi_dmul>
 8016cf8:	4652      	mov	r2, sl
 8016cfa:	465b      	mov	r3, fp
 8016cfc:	f7f1 f9fe 	bl	80080fc <__adddf3>
 8016d00:	460b      	mov	r3, r1
 8016d02:	4952      	ldr	r1, [pc, #328]	; (8016e4c <_strtod_l+0xb0c>)
 8016d04:	4a56      	ldr	r2, [pc, #344]	; (8016e60 <_strtod_l+0xb20>)
 8016d06:	4019      	ands	r1, r3
 8016d08:	4291      	cmp	r1, r2
 8016d0a:	4682      	mov	sl, r0
 8016d0c:	d95b      	bls.n	8016dc6 <_strtod_l+0xa86>
 8016d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d10:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8016d14:	4293      	cmp	r3, r2
 8016d16:	d103      	bne.n	8016d20 <_strtod_l+0x9e0>
 8016d18:	9b08      	ldr	r3, [sp, #32]
 8016d1a:	3301      	adds	r3, #1
 8016d1c:	f43f ad2e 	beq.w	801677c <_strtod_l+0x43c>
 8016d20:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8016e50 <_strtod_l+0xb10>
 8016d24:	f04f 3aff 	mov.w	sl, #4294967295
 8016d28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016d2a:	4648      	mov	r0, r9
 8016d2c:	f001 fe42 	bl	80189b4 <_Bfree>
 8016d30:	9905      	ldr	r1, [sp, #20]
 8016d32:	4648      	mov	r0, r9
 8016d34:	f001 fe3e 	bl	80189b4 <_Bfree>
 8016d38:	4641      	mov	r1, r8
 8016d3a:	4648      	mov	r0, r9
 8016d3c:	f001 fe3a 	bl	80189b4 <_Bfree>
 8016d40:	4621      	mov	r1, r4
 8016d42:	4648      	mov	r0, r9
 8016d44:	f001 fe36 	bl	80189b4 <_Bfree>
 8016d48:	e619      	b.n	801697e <_strtod_l+0x63e>
 8016d4a:	f1ba 0f00 	cmp.w	sl, #0
 8016d4e:	d11a      	bne.n	8016d86 <_strtod_l+0xa46>
 8016d50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016d54:	b9eb      	cbnz	r3, 8016d92 <_strtod_l+0xa52>
 8016d56:	2200      	movs	r2, #0
 8016d58:	4b3f      	ldr	r3, [pc, #252]	; (8016e58 <_strtod_l+0xb18>)
 8016d5a:	4630      	mov	r0, r6
 8016d5c:	4639      	mov	r1, r7
 8016d5e:	f7f1 fdf5 	bl	800894c <__aeabi_dcmplt>
 8016d62:	b9c8      	cbnz	r0, 8016d98 <_strtod_l+0xa58>
 8016d64:	4630      	mov	r0, r6
 8016d66:	4639      	mov	r1, r7
 8016d68:	2200      	movs	r2, #0
 8016d6a:	4b3e      	ldr	r3, [pc, #248]	; (8016e64 <_strtod_l+0xb24>)
 8016d6c:	f7f1 fb7c 	bl	8008468 <__aeabi_dmul>
 8016d70:	4606      	mov	r6, r0
 8016d72:	460f      	mov	r7, r1
 8016d74:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016d78:	9618      	str	r6, [sp, #96]	; 0x60
 8016d7a:	9319      	str	r3, [sp, #100]	; 0x64
 8016d7c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016d80:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016d84:	e79c      	b.n	8016cc0 <_strtod_l+0x980>
 8016d86:	f1ba 0f01 	cmp.w	sl, #1
 8016d8a:	d102      	bne.n	8016d92 <_strtod_l+0xa52>
 8016d8c:	2d00      	cmp	r5, #0
 8016d8e:	f43f ad8e 	beq.w	80168ae <_strtod_l+0x56e>
 8016d92:	2200      	movs	r2, #0
 8016d94:	4b34      	ldr	r3, [pc, #208]	; (8016e68 <_strtod_l+0xb28>)
 8016d96:	e78f      	b.n	8016cb8 <_strtod_l+0x978>
 8016d98:	2600      	movs	r6, #0
 8016d9a:	4f32      	ldr	r7, [pc, #200]	; (8016e64 <_strtod_l+0xb24>)
 8016d9c:	e7ea      	b.n	8016d74 <_strtod_l+0xa34>
 8016d9e:	4b31      	ldr	r3, [pc, #196]	; (8016e64 <_strtod_l+0xb24>)
 8016da0:	4630      	mov	r0, r6
 8016da2:	4639      	mov	r1, r7
 8016da4:	2200      	movs	r2, #0
 8016da6:	f7f1 fb5f 	bl	8008468 <__aeabi_dmul>
 8016daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016dac:	4606      	mov	r6, r0
 8016dae:	460f      	mov	r7, r1
 8016db0:	b933      	cbnz	r3, 8016dc0 <_strtod_l+0xa80>
 8016db2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016db6:	9010      	str	r0, [sp, #64]	; 0x40
 8016db8:	9311      	str	r3, [sp, #68]	; 0x44
 8016dba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016dbe:	e7df      	b.n	8016d80 <_strtod_l+0xa40>
 8016dc0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016dc4:	e7f9      	b.n	8016dba <_strtod_l+0xa7a>
 8016dc6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016dca:	9b04      	ldr	r3, [sp, #16]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d1ab      	bne.n	8016d28 <_strtod_l+0x9e8>
 8016dd0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016dd4:	0d1b      	lsrs	r3, r3, #20
 8016dd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016dd8:	051b      	lsls	r3, r3, #20
 8016dda:	429a      	cmp	r2, r3
 8016ddc:	465d      	mov	r5, fp
 8016dde:	d1a3      	bne.n	8016d28 <_strtod_l+0x9e8>
 8016de0:	4639      	mov	r1, r7
 8016de2:	4630      	mov	r0, r6
 8016de4:	f7f1 fdf0 	bl	80089c8 <__aeabi_d2iz>
 8016de8:	f7f1 fad4 	bl	8008394 <__aeabi_i2d>
 8016dec:	460b      	mov	r3, r1
 8016dee:	4602      	mov	r2, r0
 8016df0:	4639      	mov	r1, r7
 8016df2:	4630      	mov	r0, r6
 8016df4:	f7f1 f980 	bl	80080f8 <__aeabi_dsub>
 8016df8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016dfa:	4606      	mov	r6, r0
 8016dfc:	460f      	mov	r7, r1
 8016dfe:	b933      	cbnz	r3, 8016e0e <_strtod_l+0xace>
 8016e00:	f1ba 0f00 	cmp.w	sl, #0
 8016e04:	d103      	bne.n	8016e0e <_strtod_l+0xace>
 8016e06:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016e0a:	2d00      	cmp	r5, #0
 8016e0c:	d06d      	beq.n	8016eea <_strtod_l+0xbaa>
 8016e0e:	a30a      	add	r3, pc, #40	; (adr r3, 8016e38 <_strtod_l+0xaf8>)
 8016e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e14:	4630      	mov	r0, r6
 8016e16:	4639      	mov	r1, r7
 8016e18:	f7f1 fd98 	bl	800894c <__aeabi_dcmplt>
 8016e1c:	2800      	cmp	r0, #0
 8016e1e:	f47f acb8 	bne.w	8016792 <_strtod_l+0x452>
 8016e22:	a307      	add	r3, pc, #28	; (adr r3, 8016e40 <_strtod_l+0xb00>)
 8016e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e28:	4630      	mov	r0, r6
 8016e2a:	4639      	mov	r1, r7
 8016e2c:	f7f1 fdac 	bl	8008988 <__aeabi_dcmpgt>
 8016e30:	2800      	cmp	r0, #0
 8016e32:	f43f af79 	beq.w	8016d28 <_strtod_l+0x9e8>
 8016e36:	e4ac      	b.n	8016792 <_strtod_l+0x452>
 8016e38:	94a03595 	.word	0x94a03595
 8016e3c:	3fdfffff 	.word	0x3fdfffff
 8016e40:	35afe535 	.word	0x35afe535
 8016e44:	3fe00000 	.word	0x3fe00000
 8016e48:	000fffff 	.word	0x000fffff
 8016e4c:	7ff00000 	.word	0x7ff00000
 8016e50:	7fefffff 	.word	0x7fefffff
 8016e54:	39500000 	.word	0x39500000
 8016e58:	3ff00000 	.word	0x3ff00000
 8016e5c:	7fe00000 	.word	0x7fe00000
 8016e60:	7c9fffff 	.word	0x7c9fffff
 8016e64:	3fe00000 	.word	0x3fe00000
 8016e68:	bff00000 	.word	0xbff00000
 8016e6c:	9b04      	ldr	r3, [sp, #16]
 8016e6e:	b333      	cbz	r3, 8016ebe <_strtod_l+0xb7e>
 8016e70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016e72:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016e76:	d822      	bhi.n	8016ebe <_strtod_l+0xb7e>
 8016e78:	a327      	add	r3, pc, #156	; (adr r3, 8016f18 <_strtod_l+0xbd8>)
 8016e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e7e:	4630      	mov	r0, r6
 8016e80:	4639      	mov	r1, r7
 8016e82:	f7f1 fd6d 	bl	8008960 <__aeabi_dcmple>
 8016e86:	b1a0      	cbz	r0, 8016eb2 <_strtod_l+0xb72>
 8016e88:	4639      	mov	r1, r7
 8016e8a:	4630      	mov	r0, r6
 8016e8c:	f7f1 fdc4 	bl	8008a18 <__aeabi_d2uiz>
 8016e90:	2800      	cmp	r0, #0
 8016e92:	bf08      	it	eq
 8016e94:	2001      	moveq	r0, #1
 8016e96:	f7f1 fa6d 	bl	8008374 <__aeabi_ui2d>
 8016e9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e9c:	4606      	mov	r6, r0
 8016e9e:	460f      	mov	r7, r1
 8016ea0:	bb03      	cbnz	r3, 8016ee4 <_strtod_l+0xba4>
 8016ea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016ea6:	9012      	str	r0, [sp, #72]	; 0x48
 8016ea8:	9313      	str	r3, [sp, #76]	; 0x4c
 8016eaa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016eae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016eb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016eb6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016eba:	1a9b      	subs	r3, r3, r2
 8016ebc:	930b      	str	r3, [sp, #44]	; 0x2c
 8016ebe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8016ec2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8016ec6:	f002 f80d 	bl	8018ee4 <__ulp>
 8016eca:	4650      	mov	r0, sl
 8016ecc:	ec53 2b10 	vmov	r2, r3, d0
 8016ed0:	4659      	mov	r1, fp
 8016ed2:	f7f1 fac9 	bl	8008468 <__aeabi_dmul>
 8016ed6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016eda:	f7f1 f90f 	bl	80080fc <__adddf3>
 8016ede:	4682      	mov	sl, r0
 8016ee0:	468b      	mov	fp, r1
 8016ee2:	e772      	b.n	8016dca <_strtod_l+0xa8a>
 8016ee4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016ee8:	e7df      	b.n	8016eaa <_strtod_l+0xb6a>
 8016eea:	a30d      	add	r3, pc, #52	; (adr r3, 8016f20 <_strtod_l+0xbe0>)
 8016eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ef0:	f7f1 fd2c 	bl	800894c <__aeabi_dcmplt>
 8016ef4:	e79c      	b.n	8016e30 <_strtod_l+0xaf0>
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	930d      	str	r3, [sp, #52]	; 0x34
 8016efa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016efc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016efe:	6013      	str	r3, [r2, #0]
 8016f00:	f7ff ba61 	b.w	80163c6 <_strtod_l+0x86>
 8016f04:	2b65      	cmp	r3, #101	; 0x65
 8016f06:	f04f 0200 	mov.w	r2, #0
 8016f0a:	f43f ab4e 	beq.w	80165aa <_strtod_l+0x26a>
 8016f0e:	2101      	movs	r1, #1
 8016f10:	4614      	mov	r4, r2
 8016f12:	9104      	str	r1, [sp, #16]
 8016f14:	f7ff bacb 	b.w	80164ae <_strtod_l+0x16e>
 8016f18:	ffc00000 	.word	0xffc00000
 8016f1c:	41dfffff 	.word	0x41dfffff
 8016f20:	94a03595 	.word	0x94a03595
 8016f24:	3fcfffff 	.word	0x3fcfffff

08016f28 <_strtod_r>:
 8016f28:	4b05      	ldr	r3, [pc, #20]	; (8016f40 <_strtod_r+0x18>)
 8016f2a:	681b      	ldr	r3, [r3, #0]
 8016f2c:	b410      	push	{r4}
 8016f2e:	6a1b      	ldr	r3, [r3, #32]
 8016f30:	4c04      	ldr	r4, [pc, #16]	; (8016f44 <_strtod_r+0x1c>)
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	bf08      	it	eq
 8016f36:	4623      	moveq	r3, r4
 8016f38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f3c:	f7ff ba00 	b.w	8016340 <_strtod_l>
 8016f40:	2000002c 	.word	0x2000002c
 8016f44:	20000090 	.word	0x20000090

08016f48 <_strtol_l.isra.0>:
 8016f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f4c:	4680      	mov	r8, r0
 8016f4e:	4689      	mov	r9, r1
 8016f50:	4692      	mov	sl, r2
 8016f52:	461e      	mov	r6, r3
 8016f54:	460f      	mov	r7, r1
 8016f56:	463d      	mov	r5, r7
 8016f58:	9808      	ldr	r0, [sp, #32]
 8016f5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f5e:	f001 fc55 	bl	801880c <__locale_ctype_ptr_l>
 8016f62:	4420      	add	r0, r4
 8016f64:	7843      	ldrb	r3, [r0, #1]
 8016f66:	f013 0308 	ands.w	r3, r3, #8
 8016f6a:	d132      	bne.n	8016fd2 <_strtol_l.isra.0+0x8a>
 8016f6c:	2c2d      	cmp	r4, #45	; 0x2d
 8016f6e:	d132      	bne.n	8016fd6 <_strtol_l.isra.0+0x8e>
 8016f70:	787c      	ldrb	r4, [r7, #1]
 8016f72:	1cbd      	adds	r5, r7, #2
 8016f74:	2201      	movs	r2, #1
 8016f76:	2e00      	cmp	r6, #0
 8016f78:	d05d      	beq.n	8017036 <_strtol_l.isra.0+0xee>
 8016f7a:	2e10      	cmp	r6, #16
 8016f7c:	d109      	bne.n	8016f92 <_strtol_l.isra.0+0x4a>
 8016f7e:	2c30      	cmp	r4, #48	; 0x30
 8016f80:	d107      	bne.n	8016f92 <_strtol_l.isra.0+0x4a>
 8016f82:	782b      	ldrb	r3, [r5, #0]
 8016f84:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016f88:	2b58      	cmp	r3, #88	; 0x58
 8016f8a:	d14f      	bne.n	801702c <_strtol_l.isra.0+0xe4>
 8016f8c:	786c      	ldrb	r4, [r5, #1]
 8016f8e:	2610      	movs	r6, #16
 8016f90:	3502      	adds	r5, #2
 8016f92:	2a00      	cmp	r2, #0
 8016f94:	bf14      	ite	ne
 8016f96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016f9a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016f9e:	2700      	movs	r7, #0
 8016fa0:	fbb1 fcf6 	udiv	ip, r1, r6
 8016fa4:	4638      	mov	r0, r7
 8016fa6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016faa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016fae:	2b09      	cmp	r3, #9
 8016fb0:	d817      	bhi.n	8016fe2 <_strtol_l.isra.0+0x9a>
 8016fb2:	461c      	mov	r4, r3
 8016fb4:	42a6      	cmp	r6, r4
 8016fb6:	dd23      	ble.n	8017000 <_strtol_l.isra.0+0xb8>
 8016fb8:	1c7b      	adds	r3, r7, #1
 8016fba:	d007      	beq.n	8016fcc <_strtol_l.isra.0+0x84>
 8016fbc:	4584      	cmp	ip, r0
 8016fbe:	d31c      	bcc.n	8016ffa <_strtol_l.isra.0+0xb2>
 8016fc0:	d101      	bne.n	8016fc6 <_strtol_l.isra.0+0x7e>
 8016fc2:	45a6      	cmp	lr, r4
 8016fc4:	db19      	blt.n	8016ffa <_strtol_l.isra.0+0xb2>
 8016fc6:	fb00 4006 	mla	r0, r0, r6, r4
 8016fca:	2701      	movs	r7, #1
 8016fcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016fd0:	e7eb      	b.n	8016faa <_strtol_l.isra.0+0x62>
 8016fd2:	462f      	mov	r7, r5
 8016fd4:	e7bf      	b.n	8016f56 <_strtol_l.isra.0+0xe>
 8016fd6:	2c2b      	cmp	r4, #43	; 0x2b
 8016fd8:	bf04      	itt	eq
 8016fda:	1cbd      	addeq	r5, r7, #2
 8016fdc:	787c      	ldrbeq	r4, [r7, #1]
 8016fde:	461a      	mov	r2, r3
 8016fe0:	e7c9      	b.n	8016f76 <_strtol_l.isra.0+0x2e>
 8016fe2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016fe6:	2b19      	cmp	r3, #25
 8016fe8:	d801      	bhi.n	8016fee <_strtol_l.isra.0+0xa6>
 8016fea:	3c37      	subs	r4, #55	; 0x37
 8016fec:	e7e2      	b.n	8016fb4 <_strtol_l.isra.0+0x6c>
 8016fee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016ff2:	2b19      	cmp	r3, #25
 8016ff4:	d804      	bhi.n	8017000 <_strtol_l.isra.0+0xb8>
 8016ff6:	3c57      	subs	r4, #87	; 0x57
 8016ff8:	e7dc      	b.n	8016fb4 <_strtol_l.isra.0+0x6c>
 8016ffa:	f04f 37ff 	mov.w	r7, #4294967295
 8016ffe:	e7e5      	b.n	8016fcc <_strtol_l.isra.0+0x84>
 8017000:	1c7b      	adds	r3, r7, #1
 8017002:	d108      	bne.n	8017016 <_strtol_l.isra.0+0xce>
 8017004:	2322      	movs	r3, #34	; 0x22
 8017006:	f8c8 3000 	str.w	r3, [r8]
 801700a:	4608      	mov	r0, r1
 801700c:	f1ba 0f00 	cmp.w	sl, #0
 8017010:	d107      	bne.n	8017022 <_strtol_l.isra.0+0xda>
 8017012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017016:	b102      	cbz	r2, 801701a <_strtol_l.isra.0+0xd2>
 8017018:	4240      	negs	r0, r0
 801701a:	f1ba 0f00 	cmp.w	sl, #0
 801701e:	d0f8      	beq.n	8017012 <_strtol_l.isra.0+0xca>
 8017020:	b10f      	cbz	r7, 8017026 <_strtol_l.isra.0+0xde>
 8017022:	f105 39ff 	add.w	r9, r5, #4294967295
 8017026:	f8ca 9000 	str.w	r9, [sl]
 801702a:	e7f2      	b.n	8017012 <_strtol_l.isra.0+0xca>
 801702c:	2430      	movs	r4, #48	; 0x30
 801702e:	2e00      	cmp	r6, #0
 8017030:	d1af      	bne.n	8016f92 <_strtol_l.isra.0+0x4a>
 8017032:	2608      	movs	r6, #8
 8017034:	e7ad      	b.n	8016f92 <_strtol_l.isra.0+0x4a>
 8017036:	2c30      	cmp	r4, #48	; 0x30
 8017038:	d0a3      	beq.n	8016f82 <_strtol_l.isra.0+0x3a>
 801703a:	260a      	movs	r6, #10
 801703c:	e7a9      	b.n	8016f92 <_strtol_l.isra.0+0x4a>
	...

08017040 <_strtol_r>:
 8017040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017042:	4c06      	ldr	r4, [pc, #24]	; (801705c <_strtol_r+0x1c>)
 8017044:	4d06      	ldr	r5, [pc, #24]	; (8017060 <_strtol_r+0x20>)
 8017046:	6824      	ldr	r4, [r4, #0]
 8017048:	6a24      	ldr	r4, [r4, #32]
 801704a:	2c00      	cmp	r4, #0
 801704c:	bf08      	it	eq
 801704e:	462c      	moveq	r4, r5
 8017050:	9400      	str	r4, [sp, #0]
 8017052:	f7ff ff79 	bl	8016f48 <_strtol_l.isra.0>
 8017056:	b003      	add	sp, #12
 8017058:	bd30      	pop	{r4, r5, pc}
 801705a:	bf00      	nop
 801705c:	2000002c 	.word	0x2000002c
 8017060:	20000090 	.word	0x20000090

08017064 <__swbuf_r>:
 8017064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017066:	460e      	mov	r6, r1
 8017068:	4614      	mov	r4, r2
 801706a:	4605      	mov	r5, r0
 801706c:	b118      	cbz	r0, 8017076 <__swbuf_r+0x12>
 801706e:	6983      	ldr	r3, [r0, #24]
 8017070:	b90b      	cbnz	r3, 8017076 <__swbuf_r+0x12>
 8017072:	f000 ffff 	bl	8018074 <__sinit>
 8017076:	4b21      	ldr	r3, [pc, #132]	; (80170fc <__swbuf_r+0x98>)
 8017078:	429c      	cmp	r4, r3
 801707a:	d12a      	bne.n	80170d2 <__swbuf_r+0x6e>
 801707c:	686c      	ldr	r4, [r5, #4]
 801707e:	69a3      	ldr	r3, [r4, #24]
 8017080:	60a3      	str	r3, [r4, #8]
 8017082:	89a3      	ldrh	r3, [r4, #12]
 8017084:	071a      	lsls	r2, r3, #28
 8017086:	d52e      	bpl.n	80170e6 <__swbuf_r+0x82>
 8017088:	6923      	ldr	r3, [r4, #16]
 801708a:	b363      	cbz	r3, 80170e6 <__swbuf_r+0x82>
 801708c:	6923      	ldr	r3, [r4, #16]
 801708e:	6820      	ldr	r0, [r4, #0]
 8017090:	1ac0      	subs	r0, r0, r3
 8017092:	6963      	ldr	r3, [r4, #20]
 8017094:	b2f6      	uxtb	r6, r6
 8017096:	4283      	cmp	r3, r0
 8017098:	4637      	mov	r7, r6
 801709a:	dc04      	bgt.n	80170a6 <__swbuf_r+0x42>
 801709c:	4621      	mov	r1, r4
 801709e:	4628      	mov	r0, r5
 80170a0:	f000 ff6c 	bl	8017f7c <_fflush_r>
 80170a4:	bb28      	cbnz	r0, 80170f2 <__swbuf_r+0x8e>
 80170a6:	68a3      	ldr	r3, [r4, #8]
 80170a8:	3b01      	subs	r3, #1
 80170aa:	60a3      	str	r3, [r4, #8]
 80170ac:	6823      	ldr	r3, [r4, #0]
 80170ae:	1c5a      	adds	r2, r3, #1
 80170b0:	6022      	str	r2, [r4, #0]
 80170b2:	701e      	strb	r6, [r3, #0]
 80170b4:	6963      	ldr	r3, [r4, #20]
 80170b6:	3001      	adds	r0, #1
 80170b8:	4283      	cmp	r3, r0
 80170ba:	d004      	beq.n	80170c6 <__swbuf_r+0x62>
 80170bc:	89a3      	ldrh	r3, [r4, #12]
 80170be:	07db      	lsls	r3, r3, #31
 80170c0:	d519      	bpl.n	80170f6 <__swbuf_r+0x92>
 80170c2:	2e0a      	cmp	r6, #10
 80170c4:	d117      	bne.n	80170f6 <__swbuf_r+0x92>
 80170c6:	4621      	mov	r1, r4
 80170c8:	4628      	mov	r0, r5
 80170ca:	f000 ff57 	bl	8017f7c <_fflush_r>
 80170ce:	b190      	cbz	r0, 80170f6 <__swbuf_r+0x92>
 80170d0:	e00f      	b.n	80170f2 <__swbuf_r+0x8e>
 80170d2:	4b0b      	ldr	r3, [pc, #44]	; (8017100 <__swbuf_r+0x9c>)
 80170d4:	429c      	cmp	r4, r3
 80170d6:	d101      	bne.n	80170dc <__swbuf_r+0x78>
 80170d8:	68ac      	ldr	r4, [r5, #8]
 80170da:	e7d0      	b.n	801707e <__swbuf_r+0x1a>
 80170dc:	4b09      	ldr	r3, [pc, #36]	; (8017104 <__swbuf_r+0xa0>)
 80170de:	429c      	cmp	r4, r3
 80170e0:	bf08      	it	eq
 80170e2:	68ec      	ldreq	r4, [r5, #12]
 80170e4:	e7cb      	b.n	801707e <__swbuf_r+0x1a>
 80170e6:	4621      	mov	r1, r4
 80170e8:	4628      	mov	r0, r5
 80170ea:	f000 f80d 	bl	8017108 <__swsetup_r>
 80170ee:	2800      	cmp	r0, #0
 80170f0:	d0cc      	beq.n	801708c <__swbuf_r+0x28>
 80170f2:	f04f 37ff 	mov.w	r7, #4294967295
 80170f6:	4638      	mov	r0, r7
 80170f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170fa:	bf00      	nop
 80170fc:	0801a750 	.word	0x0801a750
 8017100:	0801a770 	.word	0x0801a770
 8017104:	0801a730 	.word	0x0801a730

08017108 <__swsetup_r>:
 8017108:	4b32      	ldr	r3, [pc, #200]	; (80171d4 <__swsetup_r+0xcc>)
 801710a:	b570      	push	{r4, r5, r6, lr}
 801710c:	681d      	ldr	r5, [r3, #0]
 801710e:	4606      	mov	r6, r0
 8017110:	460c      	mov	r4, r1
 8017112:	b125      	cbz	r5, 801711e <__swsetup_r+0x16>
 8017114:	69ab      	ldr	r3, [r5, #24]
 8017116:	b913      	cbnz	r3, 801711e <__swsetup_r+0x16>
 8017118:	4628      	mov	r0, r5
 801711a:	f000 ffab 	bl	8018074 <__sinit>
 801711e:	4b2e      	ldr	r3, [pc, #184]	; (80171d8 <__swsetup_r+0xd0>)
 8017120:	429c      	cmp	r4, r3
 8017122:	d10f      	bne.n	8017144 <__swsetup_r+0x3c>
 8017124:	686c      	ldr	r4, [r5, #4]
 8017126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801712a:	b29a      	uxth	r2, r3
 801712c:	0715      	lsls	r5, r2, #28
 801712e:	d42c      	bmi.n	801718a <__swsetup_r+0x82>
 8017130:	06d0      	lsls	r0, r2, #27
 8017132:	d411      	bmi.n	8017158 <__swsetup_r+0x50>
 8017134:	2209      	movs	r2, #9
 8017136:	6032      	str	r2, [r6, #0]
 8017138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801713c:	81a3      	strh	r3, [r4, #12]
 801713e:	f04f 30ff 	mov.w	r0, #4294967295
 8017142:	e03e      	b.n	80171c2 <__swsetup_r+0xba>
 8017144:	4b25      	ldr	r3, [pc, #148]	; (80171dc <__swsetup_r+0xd4>)
 8017146:	429c      	cmp	r4, r3
 8017148:	d101      	bne.n	801714e <__swsetup_r+0x46>
 801714a:	68ac      	ldr	r4, [r5, #8]
 801714c:	e7eb      	b.n	8017126 <__swsetup_r+0x1e>
 801714e:	4b24      	ldr	r3, [pc, #144]	; (80171e0 <__swsetup_r+0xd8>)
 8017150:	429c      	cmp	r4, r3
 8017152:	bf08      	it	eq
 8017154:	68ec      	ldreq	r4, [r5, #12]
 8017156:	e7e6      	b.n	8017126 <__swsetup_r+0x1e>
 8017158:	0751      	lsls	r1, r2, #29
 801715a:	d512      	bpl.n	8017182 <__swsetup_r+0x7a>
 801715c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801715e:	b141      	cbz	r1, 8017172 <__swsetup_r+0x6a>
 8017160:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017164:	4299      	cmp	r1, r3
 8017166:	d002      	beq.n	801716e <__swsetup_r+0x66>
 8017168:	4630      	mov	r0, r6
 801716a:	f001 fffd 	bl	8019168 <_free_r>
 801716e:	2300      	movs	r3, #0
 8017170:	6363      	str	r3, [r4, #52]	; 0x34
 8017172:	89a3      	ldrh	r3, [r4, #12]
 8017174:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017178:	81a3      	strh	r3, [r4, #12]
 801717a:	2300      	movs	r3, #0
 801717c:	6063      	str	r3, [r4, #4]
 801717e:	6923      	ldr	r3, [r4, #16]
 8017180:	6023      	str	r3, [r4, #0]
 8017182:	89a3      	ldrh	r3, [r4, #12]
 8017184:	f043 0308 	orr.w	r3, r3, #8
 8017188:	81a3      	strh	r3, [r4, #12]
 801718a:	6923      	ldr	r3, [r4, #16]
 801718c:	b94b      	cbnz	r3, 80171a2 <__swsetup_r+0x9a>
 801718e:	89a3      	ldrh	r3, [r4, #12]
 8017190:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017198:	d003      	beq.n	80171a2 <__swsetup_r+0x9a>
 801719a:	4621      	mov	r1, r4
 801719c:	4630      	mov	r0, r6
 801719e:	f001 fb7b 	bl	8018898 <__smakebuf_r>
 80171a2:	89a2      	ldrh	r2, [r4, #12]
 80171a4:	f012 0301 	ands.w	r3, r2, #1
 80171a8:	d00c      	beq.n	80171c4 <__swsetup_r+0xbc>
 80171aa:	2300      	movs	r3, #0
 80171ac:	60a3      	str	r3, [r4, #8]
 80171ae:	6963      	ldr	r3, [r4, #20]
 80171b0:	425b      	negs	r3, r3
 80171b2:	61a3      	str	r3, [r4, #24]
 80171b4:	6923      	ldr	r3, [r4, #16]
 80171b6:	b953      	cbnz	r3, 80171ce <__swsetup_r+0xc6>
 80171b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80171bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80171c0:	d1ba      	bne.n	8017138 <__swsetup_r+0x30>
 80171c2:	bd70      	pop	{r4, r5, r6, pc}
 80171c4:	0792      	lsls	r2, r2, #30
 80171c6:	bf58      	it	pl
 80171c8:	6963      	ldrpl	r3, [r4, #20]
 80171ca:	60a3      	str	r3, [r4, #8]
 80171cc:	e7f2      	b.n	80171b4 <__swsetup_r+0xac>
 80171ce:	2000      	movs	r0, #0
 80171d0:	e7f7      	b.n	80171c2 <__swsetup_r+0xba>
 80171d2:	bf00      	nop
 80171d4:	2000002c 	.word	0x2000002c
 80171d8:	0801a750 	.word	0x0801a750
 80171dc:	0801a770 	.word	0x0801a770
 80171e0:	0801a730 	.word	0x0801a730

080171e4 <quorem>:
 80171e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171e8:	6903      	ldr	r3, [r0, #16]
 80171ea:	690c      	ldr	r4, [r1, #16]
 80171ec:	42a3      	cmp	r3, r4
 80171ee:	4680      	mov	r8, r0
 80171f0:	f2c0 8082 	blt.w	80172f8 <quorem+0x114>
 80171f4:	3c01      	subs	r4, #1
 80171f6:	f101 0714 	add.w	r7, r1, #20
 80171fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80171fe:	f100 0614 	add.w	r6, r0, #20
 8017202:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8017206:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801720a:	eb06 030c 	add.w	r3, r6, ip
 801720e:	3501      	adds	r5, #1
 8017210:	eb07 090c 	add.w	r9, r7, ip
 8017214:	9301      	str	r3, [sp, #4]
 8017216:	fbb0 f5f5 	udiv	r5, r0, r5
 801721a:	b395      	cbz	r5, 8017282 <quorem+0x9e>
 801721c:	f04f 0a00 	mov.w	sl, #0
 8017220:	4638      	mov	r0, r7
 8017222:	46b6      	mov	lr, r6
 8017224:	46d3      	mov	fp, sl
 8017226:	f850 2b04 	ldr.w	r2, [r0], #4
 801722a:	b293      	uxth	r3, r2
 801722c:	fb05 a303 	mla	r3, r5, r3, sl
 8017230:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017234:	b29b      	uxth	r3, r3
 8017236:	ebab 0303 	sub.w	r3, fp, r3
 801723a:	0c12      	lsrs	r2, r2, #16
 801723c:	f8de b000 	ldr.w	fp, [lr]
 8017240:	fb05 a202 	mla	r2, r5, r2, sl
 8017244:	fa13 f38b 	uxtah	r3, r3, fp
 8017248:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801724c:	fa1f fb82 	uxth.w	fp, r2
 8017250:	f8de 2000 	ldr.w	r2, [lr]
 8017254:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8017258:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801725c:	b29b      	uxth	r3, r3
 801725e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017262:	4581      	cmp	r9, r0
 8017264:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8017268:	f84e 3b04 	str.w	r3, [lr], #4
 801726c:	d2db      	bcs.n	8017226 <quorem+0x42>
 801726e:	f856 300c 	ldr.w	r3, [r6, ip]
 8017272:	b933      	cbnz	r3, 8017282 <quorem+0x9e>
 8017274:	9b01      	ldr	r3, [sp, #4]
 8017276:	3b04      	subs	r3, #4
 8017278:	429e      	cmp	r6, r3
 801727a:	461a      	mov	r2, r3
 801727c:	d330      	bcc.n	80172e0 <quorem+0xfc>
 801727e:	f8c8 4010 	str.w	r4, [r8, #16]
 8017282:	4640      	mov	r0, r8
 8017284:	f001 fdb6 	bl	8018df4 <__mcmp>
 8017288:	2800      	cmp	r0, #0
 801728a:	db25      	blt.n	80172d8 <quorem+0xf4>
 801728c:	3501      	adds	r5, #1
 801728e:	4630      	mov	r0, r6
 8017290:	f04f 0c00 	mov.w	ip, #0
 8017294:	f857 2b04 	ldr.w	r2, [r7], #4
 8017298:	f8d0 e000 	ldr.w	lr, [r0]
 801729c:	b293      	uxth	r3, r2
 801729e:	ebac 0303 	sub.w	r3, ip, r3
 80172a2:	0c12      	lsrs	r2, r2, #16
 80172a4:	fa13 f38e 	uxtah	r3, r3, lr
 80172a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80172ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80172b0:	b29b      	uxth	r3, r3
 80172b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80172b6:	45b9      	cmp	r9, r7
 80172b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80172bc:	f840 3b04 	str.w	r3, [r0], #4
 80172c0:	d2e8      	bcs.n	8017294 <quorem+0xb0>
 80172c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80172c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80172ca:	b92a      	cbnz	r2, 80172d8 <quorem+0xf4>
 80172cc:	3b04      	subs	r3, #4
 80172ce:	429e      	cmp	r6, r3
 80172d0:	461a      	mov	r2, r3
 80172d2:	d30b      	bcc.n	80172ec <quorem+0x108>
 80172d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80172d8:	4628      	mov	r0, r5
 80172da:	b003      	add	sp, #12
 80172dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80172e0:	6812      	ldr	r2, [r2, #0]
 80172e2:	3b04      	subs	r3, #4
 80172e4:	2a00      	cmp	r2, #0
 80172e6:	d1ca      	bne.n	801727e <quorem+0x9a>
 80172e8:	3c01      	subs	r4, #1
 80172ea:	e7c5      	b.n	8017278 <quorem+0x94>
 80172ec:	6812      	ldr	r2, [r2, #0]
 80172ee:	3b04      	subs	r3, #4
 80172f0:	2a00      	cmp	r2, #0
 80172f2:	d1ef      	bne.n	80172d4 <quorem+0xf0>
 80172f4:	3c01      	subs	r4, #1
 80172f6:	e7ea      	b.n	80172ce <quorem+0xea>
 80172f8:	2000      	movs	r0, #0
 80172fa:	e7ee      	b.n	80172da <quorem+0xf6>
 80172fc:	0000      	movs	r0, r0
	...

08017300 <_dtoa_r>:
 8017300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017304:	ec57 6b10 	vmov	r6, r7, d0
 8017308:	b097      	sub	sp, #92	; 0x5c
 801730a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801730c:	9106      	str	r1, [sp, #24]
 801730e:	4604      	mov	r4, r0
 8017310:	920b      	str	r2, [sp, #44]	; 0x2c
 8017312:	9312      	str	r3, [sp, #72]	; 0x48
 8017314:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017318:	e9cd 6700 	strd	r6, r7, [sp]
 801731c:	b93d      	cbnz	r5, 801732e <_dtoa_r+0x2e>
 801731e:	2010      	movs	r0, #16
 8017320:	f001 fafa 	bl	8018918 <malloc>
 8017324:	6260      	str	r0, [r4, #36]	; 0x24
 8017326:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801732a:	6005      	str	r5, [r0, #0]
 801732c:	60c5      	str	r5, [r0, #12]
 801732e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017330:	6819      	ldr	r1, [r3, #0]
 8017332:	b151      	cbz	r1, 801734a <_dtoa_r+0x4a>
 8017334:	685a      	ldr	r2, [r3, #4]
 8017336:	604a      	str	r2, [r1, #4]
 8017338:	2301      	movs	r3, #1
 801733a:	4093      	lsls	r3, r2
 801733c:	608b      	str	r3, [r1, #8]
 801733e:	4620      	mov	r0, r4
 8017340:	f001 fb38 	bl	80189b4 <_Bfree>
 8017344:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017346:	2200      	movs	r2, #0
 8017348:	601a      	str	r2, [r3, #0]
 801734a:	1e3b      	subs	r3, r7, #0
 801734c:	bfbb      	ittet	lt
 801734e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017352:	9301      	strlt	r3, [sp, #4]
 8017354:	2300      	movge	r3, #0
 8017356:	2201      	movlt	r2, #1
 8017358:	bfac      	ite	ge
 801735a:	f8c8 3000 	strge.w	r3, [r8]
 801735e:	f8c8 2000 	strlt.w	r2, [r8]
 8017362:	4baf      	ldr	r3, [pc, #700]	; (8017620 <_dtoa_r+0x320>)
 8017364:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017368:	ea33 0308 	bics.w	r3, r3, r8
 801736c:	d114      	bne.n	8017398 <_dtoa_r+0x98>
 801736e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017370:	f242 730f 	movw	r3, #9999	; 0x270f
 8017374:	6013      	str	r3, [r2, #0]
 8017376:	9b00      	ldr	r3, [sp, #0]
 8017378:	b923      	cbnz	r3, 8017384 <_dtoa_r+0x84>
 801737a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801737e:	2800      	cmp	r0, #0
 8017380:	f000 8542 	beq.w	8017e08 <_dtoa_r+0xb08>
 8017384:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017386:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017634 <_dtoa_r+0x334>
 801738a:	2b00      	cmp	r3, #0
 801738c:	f000 8544 	beq.w	8017e18 <_dtoa_r+0xb18>
 8017390:	f10b 0303 	add.w	r3, fp, #3
 8017394:	f000 bd3e 	b.w	8017e14 <_dtoa_r+0xb14>
 8017398:	e9dd 6700 	ldrd	r6, r7, [sp]
 801739c:	2200      	movs	r2, #0
 801739e:	2300      	movs	r3, #0
 80173a0:	4630      	mov	r0, r6
 80173a2:	4639      	mov	r1, r7
 80173a4:	f7f1 fac8 	bl	8008938 <__aeabi_dcmpeq>
 80173a8:	4681      	mov	r9, r0
 80173aa:	b168      	cbz	r0, 80173c8 <_dtoa_r+0xc8>
 80173ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80173ae:	2301      	movs	r3, #1
 80173b0:	6013      	str	r3, [r2, #0]
 80173b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	f000 8524 	beq.w	8017e02 <_dtoa_r+0xb02>
 80173ba:	4b9a      	ldr	r3, [pc, #616]	; (8017624 <_dtoa_r+0x324>)
 80173bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80173be:	f103 3bff 	add.w	fp, r3, #4294967295
 80173c2:	6013      	str	r3, [r2, #0]
 80173c4:	f000 bd28 	b.w	8017e18 <_dtoa_r+0xb18>
 80173c8:	aa14      	add	r2, sp, #80	; 0x50
 80173ca:	a915      	add	r1, sp, #84	; 0x54
 80173cc:	ec47 6b10 	vmov	d0, r6, r7
 80173d0:	4620      	mov	r0, r4
 80173d2:	f001 fdfd 	bl	8018fd0 <__d2b>
 80173d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80173da:	9004      	str	r0, [sp, #16]
 80173dc:	2d00      	cmp	r5, #0
 80173de:	d07c      	beq.n	80174da <_dtoa_r+0x1da>
 80173e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80173e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80173e8:	46b2      	mov	sl, r6
 80173ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80173ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80173f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80173f6:	2200      	movs	r2, #0
 80173f8:	4b8b      	ldr	r3, [pc, #556]	; (8017628 <_dtoa_r+0x328>)
 80173fa:	4650      	mov	r0, sl
 80173fc:	4659      	mov	r1, fp
 80173fe:	f7f0 fe7b 	bl	80080f8 <__aeabi_dsub>
 8017402:	a381      	add	r3, pc, #516	; (adr r3, 8017608 <_dtoa_r+0x308>)
 8017404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017408:	f7f1 f82e 	bl	8008468 <__aeabi_dmul>
 801740c:	a380      	add	r3, pc, #512	; (adr r3, 8017610 <_dtoa_r+0x310>)
 801740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017412:	f7f0 fe73 	bl	80080fc <__adddf3>
 8017416:	4606      	mov	r6, r0
 8017418:	4628      	mov	r0, r5
 801741a:	460f      	mov	r7, r1
 801741c:	f7f0 ffba 	bl	8008394 <__aeabi_i2d>
 8017420:	a37d      	add	r3, pc, #500	; (adr r3, 8017618 <_dtoa_r+0x318>)
 8017422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017426:	f7f1 f81f 	bl	8008468 <__aeabi_dmul>
 801742a:	4602      	mov	r2, r0
 801742c:	460b      	mov	r3, r1
 801742e:	4630      	mov	r0, r6
 8017430:	4639      	mov	r1, r7
 8017432:	f7f0 fe63 	bl	80080fc <__adddf3>
 8017436:	4606      	mov	r6, r0
 8017438:	460f      	mov	r7, r1
 801743a:	f7f1 fac5 	bl	80089c8 <__aeabi_d2iz>
 801743e:	2200      	movs	r2, #0
 8017440:	4682      	mov	sl, r0
 8017442:	2300      	movs	r3, #0
 8017444:	4630      	mov	r0, r6
 8017446:	4639      	mov	r1, r7
 8017448:	f7f1 fa80 	bl	800894c <__aeabi_dcmplt>
 801744c:	b148      	cbz	r0, 8017462 <_dtoa_r+0x162>
 801744e:	4650      	mov	r0, sl
 8017450:	f7f0 ffa0 	bl	8008394 <__aeabi_i2d>
 8017454:	4632      	mov	r2, r6
 8017456:	463b      	mov	r3, r7
 8017458:	f7f1 fa6e 	bl	8008938 <__aeabi_dcmpeq>
 801745c:	b908      	cbnz	r0, 8017462 <_dtoa_r+0x162>
 801745e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017462:	f1ba 0f16 	cmp.w	sl, #22
 8017466:	d859      	bhi.n	801751c <_dtoa_r+0x21c>
 8017468:	4970      	ldr	r1, [pc, #448]	; (801762c <_dtoa_r+0x32c>)
 801746a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801746e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017472:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017476:	f7f1 fa87 	bl	8008988 <__aeabi_dcmpgt>
 801747a:	2800      	cmp	r0, #0
 801747c:	d050      	beq.n	8017520 <_dtoa_r+0x220>
 801747e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017482:	2300      	movs	r3, #0
 8017484:	930f      	str	r3, [sp, #60]	; 0x3c
 8017486:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017488:	1b5d      	subs	r5, r3, r5
 801748a:	f1b5 0801 	subs.w	r8, r5, #1
 801748e:	bf49      	itett	mi
 8017490:	f1c5 0301 	rsbmi	r3, r5, #1
 8017494:	2300      	movpl	r3, #0
 8017496:	9305      	strmi	r3, [sp, #20]
 8017498:	f04f 0800 	movmi.w	r8, #0
 801749c:	bf58      	it	pl
 801749e:	9305      	strpl	r3, [sp, #20]
 80174a0:	f1ba 0f00 	cmp.w	sl, #0
 80174a4:	db3e      	blt.n	8017524 <_dtoa_r+0x224>
 80174a6:	2300      	movs	r3, #0
 80174a8:	44d0      	add	r8, sl
 80174aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80174ae:	9307      	str	r3, [sp, #28]
 80174b0:	9b06      	ldr	r3, [sp, #24]
 80174b2:	2b09      	cmp	r3, #9
 80174b4:	f200 8090 	bhi.w	80175d8 <_dtoa_r+0x2d8>
 80174b8:	2b05      	cmp	r3, #5
 80174ba:	bfc4      	itt	gt
 80174bc:	3b04      	subgt	r3, #4
 80174be:	9306      	strgt	r3, [sp, #24]
 80174c0:	9b06      	ldr	r3, [sp, #24]
 80174c2:	f1a3 0302 	sub.w	r3, r3, #2
 80174c6:	bfcc      	ite	gt
 80174c8:	2500      	movgt	r5, #0
 80174ca:	2501      	movle	r5, #1
 80174cc:	2b03      	cmp	r3, #3
 80174ce:	f200 808f 	bhi.w	80175f0 <_dtoa_r+0x2f0>
 80174d2:	e8df f003 	tbb	[pc, r3]
 80174d6:	7f7d      	.short	0x7f7d
 80174d8:	7131      	.short	0x7131
 80174da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80174de:	441d      	add	r5, r3
 80174e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80174e4:	2820      	cmp	r0, #32
 80174e6:	dd13      	ble.n	8017510 <_dtoa_r+0x210>
 80174e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80174ec:	9b00      	ldr	r3, [sp, #0]
 80174ee:	fa08 f800 	lsl.w	r8, r8, r0
 80174f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80174f6:	fa23 f000 	lsr.w	r0, r3, r0
 80174fa:	ea48 0000 	orr.w	r0, r8, r0
 80174fe:	f7f0 ff39 	bl	8008374 <__aeabi_ui2d>
 8017502:	2301      	movs	r3, #1
 8017504:	4682      	mov	sl, r0
 8017506:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801750a:	3d01      	subs	r5, #1
 801750c:	9313      	str	r3, [sp, #76]	; 0x4c
 801750e:	e772      	b.n	80173f6 <_dtoa_r+0xf6>
 8017510:	9b00      	ldr	r3, [sp, #0]
 8017512:	f1c0 0020 	rsb	r0, r0, #32
 8017516:	fa03 f000 	lsl.w	r0, r3, r0
 801751a:	e7f0      	b.n	80174fe <_dtoa_r+0x1fe>
 801751c:	2301      	movs	r3, #1
 801751e:	e7b1      	b.n	8017484 <_dtoa_r+0x184>
 8017520:	900f      	str	r0, [sp, #60]	; 0x3c
 8017522:	e7b0      	b.n	8017486 <_dtoa_r+0x186>
 8017524:	9b05      	ldr	r3, [sp, #20]
 8017526:	eba3 030a 	sub.w	r3, r3, sl
 801752a:	9305      	str	r3, [sp, #20]
 801752c:	f1ca 0300 	rsb	r3, sl, #0
 8017530:	9307      	str	r3, [sp, #28]
 8017532:	2300      	movs	r3, #0
 8017534:	930e      	str	r3, [sp, #56]	; 0x38
 8017536:	e7bb      	b.n	80174b0 <_dtoa_r+0x1b0>
 8017538:	2301      	movs	r3, #1
 801753a:	930a      	str	r3, [sp, #40]	; 0x28
 801753c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801753e:	2b00      	cmp	r3, #0
 8017540:	dd59      	ble.n	80175f6 <_dtoa_r+0x2f6>
 8017542:	9302      	str	r3, [sp, #8]
 8017544:	4699      	mov	r9, r3
 8017546:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017548:	2200      	movs	r2, #0
 801754a:	6072      	str	r2, [r6, #4]
 801754c:	2204      	movs	r2, #4
 801754e:	f102 0014 	add.w	r0, r2, #20
 8017552:	4298      	cmp	r0, r3
 8017554:	6871      	ldr	r1, [r6, #4]
 8017556:	d953      	bls.n	8017600 <_dtoa_r+0x300>
 8017558:	4620      	mov	r0, r4
 801755a:	f001 f9f7 	bl	801894c <_Balloc>
 801755e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017560:	6030      	str	r0, [r6, #0]
 8017562:	f1b9 0f0e 	cmp.w	r9, #14
 8017566:	f8d3 b000 	ldr.w	fp, [r3]
 801756a:	f200 80e6 	bhi.w	801773a <_dtoa_r+0x43a>
 801756e:	2d00      	cmp	r5, #0
 8017570:	f000 80e3 	beq.w	801773a <_dtoa_r+0x43a>
 8017574:	ed9d 7b00 	vldr	d7, [sp]
 8017578:	f1ba 0f00 	cmp.w	sl, #0
 801757c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017580:	dd74      	ble.n	801766c <_dtoa_r+0x36c>
 8017582:	4a2a      	ldr	r2, [pc, #168]	; (801762c <_dtoa_r+0x32c>)
 8017584:	f00a 030f 	and.w	r3, sl, #15
 8017588:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801758c:	ed93 7b00 	vldr	d7, [r3]
 8017590:	ea4f 162a 	mov.w	r6, sl, asr #4
 8017594:	06f0      	lsls	r0, r6, #27
 8017596:	ed8d 7b08 	vstr	d7, [sp, #32]
 801759a:	d565      	bpl.n	8017668 <_dtoa_r+0x368>
 801759c:	4b24      	ldr	r3, [pc, #144]	; (8017630 <_dtoa_r+0x330>)
 801759e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80175a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80175a6:	f7f1 f889 	bl	80086bc <__aeabi_ddiv>
 80175aa:	e9cd 0100 	strd	r0, r1, [sp]
 80175ae:	f006 060f 	and.w	r6, r6, #15
 80175b2:	2503      	movs	r5, #3
 80175b4:	4f1e      	ldr	r7, [pc, #120]	; (8017630 <_dtoa_r+0x330>)
 80175b6:	e04c      	b.n	8017652 <_dtoa_r+0x352>
 80175b8:	2301      	movs	r3, #1
 80175ba:	930a      	str	r3, [sp, #40]	; 0x28
 80175bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80175be:	4453      	add	r3, sl
 80175c0:	f103 0901 	add.w	r9, r3, #1
 80175c4:	9302      	str	r3, [sp, #8]
 80175c6:	464b      	mov	r3, r9
 80175c8:	2b01      	cmp	r3, #1
 80175ca:	bfb8      	it	lt
 80175cc:	2301      	movlt	r3, #1
 80175ce:	e7ba      	b.n	8017546 <_dtoa_r+0x246>
 80175d0:	2300      	movs	r3, #0
 80175d2:	e7b2      	b.n	801753a <_dtoa_r+0x23a>
 80175d4:	2300      	movs	r3, #0
 80175d6:	e7f0      	b.n	80175ba <_dtoa_r+0x2ba>
 80175d8:	2501      	movs	r5, #1
 80175da:	2300      	movs	r3, #0
 80175dc:	9306      	str	r3, [sp, #24]
 80175de:	950a      	str	r5, [sp, #40]	; 0x28
 80175e0:	f04f 33ff 	mov.w	r3, #4294967295
 80175e4:	9302      	str	r3, [sp, #8]
 80175e6:	4699      	mov	r9, r3
 80175e8:	2200      	movs	r2, #0
 80175ea:	2312      	movs	r3, #18
 80175ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80175ee:	e7aa      	b.n	8017546 <_dtoa_r+0x246>
 80175f0:	2301      	movs	r3, #1
 80175f2:	930a      	str	r3, [sp, #40]	; 0x28
 80175f4:	e7f4      	b.n	80175e0 <_dtoa_r+0x2e0>
 80175f6:	2301      	movs	r3, #1
 80175f8:	9302      	str	r3, [sp, #8]
 80175fa:	4699      	mov	r9, r3
 80175fc:	461a      	mov	r2, r3
 80175fe:	e7f5      	b.n	80175ec <_dtoa_r+0x2ec>
 8017600:	3101      	adds	r1, #1
 8017602:	6071      	str	r1, [r6, #4]
 8017604:	0052      	lsls	r2, r2, #1
 8017606:	e7a2      	b.n	801754e <_dtoa_r+0x24e>
 8017608:	636f4361 	.word	0x636f4361
 801760c:	3fd287a7 	.word	0x3fd287a7
 8017610:	8b60c8b3 	.word	0x8b60c8b3
 8017614:	3fc68a28 	.word	0x3fc68a28
 8017618:	509f79fb 	.word	0x509f79fb
 801761c:	3fd34413 	.word	0x3fd34413
 8017620:	7ff00000 	.word	0x7ff00000
 8017624:	0801a8c4 	.word	0x0801a8c4
 8017628:	3ff80000 	.word	0x3ff80000
 801762c:	0801a7c8 	.word	0x0801a7c8
 8017630:	0801a7a0 	.word	0x0801a7a0
 8017634:	0801a729 	.word	0x0801a729
 8017638:	07f1      	lsls	r1, r6, #31
 801763a:	d508      	bpl.n	801764e <_dtoa_r+0x34e>
 801763c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017644:	f7f0 ff10 	bl	8008468 <__aeabi_dmul>
 8017648:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801764c:	3501      	adds	r5, #1
 801764e:	1076      	asrs	r6, r6, #1
 8017650:	3708      	adds	r7, #8
 8017652:	2e00      	cmp	r6, #0
 8017654:	d1f0      	bne.n	8017638 <_dtoa_r+0x338>
 8017656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801765a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801765e:	f7f1 f82d 	bl	80086bc <__aeabi_ddiv>
 8017662:	e9cd 0100 	strd	r0, r1, [sp]
 8017666:	e01a      	b.n	801769e <_dtoa_r+0x39e>
 8017668:	2502      	movs	r5, #2
 801766a:	e7a3      	b.n	80175b4 <_dtoa_r+0x2b4>
 801766c:	f000 80a0 	beq.w	80177b0 <_dtoa_r+0x4b0>
 8017670:	f1ca 0600 	rsb	r6, sl, #0
 8017674:	4b9f      	ldr	r3, [pc, #636]	; (80178f4 <_dtoa_r+0x5f4>)
 8017676:	4fa0      	ldr	r7, [pc, #640]	; (80178f8 <_dtoa_r+0x5f8>)
 8017678:	f006 020f 	and.w	r2, r6, #15
 801767c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017684:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017688:	f7f0 feee 	bl	8008468 <__aeabi_dmul>
 801768c:	e9cd 0100 	strd	r0, r1, [sp]
 8017690:	1136      	asrs	r6, r6, #4
 8017692:	2300      	movs	r3, #0
 8017694:	2502      	movs	r5, #2
 8017696:	2e00      	cmp	r6, #0
 8017698:	d17f      	bne.n	801779a <_dtoa_r+0x49a>
 801769a:	2b00      	cmp	r3, #0
 801769c:	d1e1      	bne.n	8017662 <_dtoa_r+0x362>
 801769e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	f000 8087 	beq.w	80177b4 <_dtoa_r+0x4b4>
 80176a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80176aa:	2200      	movs	r2, #0
 80176ac:	4b93      	ldr	r3, [pc, #588]	; (80178fc <_dtoa_r+0x5fc>)
 80176ae:	4630      	mov	r0, r6
 80176b0:	4639      	mov	r1, r7
 80176b2:	f7f1 f94b 	bl	800894c <__aeabi_dcmplt>
 80176b6:	2800      	cmp	r0, #0
 80176b8:	d07c      	beq.n	80177b4 <_dtoa_r+0x4b4>
 80176ba:	f1b9 0f00 	cmp.w	r9, #0
 80176be:	d079      	beq.n	80177b4 <_dtoa_r+0x4b4>
 80176c0:	9b02      	ldr	r3, [sp, #8]
 80176c2:	2b00      	cmp	r3, #0
 80176c4:	dd35      	ble.n	8017732 <_dtoa_r+0x432>
 80176c6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80176ca:	9308      	str	r3, [sp, #32]
 80176cc:	4639      	mov	r1, r7
 80176ce:	2200      	movs	r2, #0
 80176d0:	4b8b      	ldr	r3, [pc, #556]	; (8017900 <_dtoa_r+0x600>)
 80176d2:	4630      	mov	r0, r6
 80176d4:	f7f0 fec8 	bl	8008468 <__aeabi_dmul>
 80176d8:	e9cd 0100 	strd	r0, r1, [sp]
 80176dc:	9f02      	ldr	r7, [sp, #8]
 80176de:	3501      	adds	r5, #1
 80176e0:	4628      	mov	r0, r5
 80176e2:	f7f0 fe57 	bl	8008394 <__aeabi_i2d>
 80176e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80176ea:	f7f0 febd 	bl	8008468 <__aeabi_dmul>
 80176ee:	2200      	movs	r2, #0
 80176f0:	4b84      	ldr	r3, [pc, #528]	; (8017904 <_dtoa_r+0x604>)
 80176f2:	f7f0 fd03 	bl	80080fc <__adddf3>
 80176f6:	4605      	mov	r5, r0
 80176f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80176fc:	2f00      	cmp	r7, #0
 80176fe:	d15d      	bne.n	80177bc <_dtoa_r+0x4bc>
 8017700:	2200      	movs	r2, #0
 8017702:	4b81      	ldr	r3, [pc, #516]	; (8017908 <_dtoa_r+0x608>)
 8017704:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017708:	f7f0 fcf6 	bl	80080f8 <__aeabi_dsub>
 801770c:	462a      	mov	r2, r5
 801770e:	4633      	mov	r3, r6
 8017710:	e9cd 0100 	strd	r0, r1, [sp]
 8017714:	f7f1 f938 	bl	8008988 <__aeabi_dcmpgt>
 8017718:	2800      	cmp	r0, #0
 801771a:	f040 8288 	bne.w	8017c2e <_dtoa_r+0x92e>
 801771e:	462a      	mov	r2, r5
 8017720:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017724:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017728:	f7f1 f910 	bl	800894c <__aeabi_dcmplt>
 801772c:	2800      	cmp	r0, #0
 801772e:	f040 827c 	bne.w	8017c2a <_dtoa_r+0x92a>
 8017732:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017736:	e9cd 2300 	strd	r2, r3, [sp]
 801773a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801773c:	2b00      	cmp	r3, #0
 801773e:	f2c0 8150 	blt.w	80179e2 <_dtoa_r+0x6e2>
 8017742:	f1ba 0f0e 	cmp.w	sl, #14
 8017746:	f300 814c 	bgt.w	80179e2 <_dtoa_r+0x6e2>
 801774a:	4b6a      	ldr	r3, [pc, #424]	; (80178f4 <_dtoa_r+0x5f4>)
 801774c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017750:	ed93 7b00 	vldr	d7, [r3]
 8017754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017756:	2b00      	cmp	r3, #0
 8017758:	ed8d 7b02 	vstr	d7, [sp, #8]
 801775c:	f280 80d8 	bge.w	8017910 <_dtoa_r+0x610>
 8017760:	f1b9 0f00 	cmp.w	r9, #0
 8017764:	f300 80d4 	bgt.w	8017910 <_dtoa_r+0x610>
 8017768:	f040 825e 	bne.w	8017c28 <_dtoa_r+0x928>
 801776c:	2200      	movs	r2, #0
 801776e:	4b66      	ldr	r3, [pc, #408]	; (8017908 <_dtoa_r+0x608>)
 8017770:	ec51 0b17 	vmov	r0, r1, d7
 8017774:	f7f0 fe78 	bl	8008468 <__aeabi_dmul>
 8017778:	e9dd 2300 	ldrd	r2, r3, [sp]
 801777c:	f7f1 f8fa 	bl	8008974 <__aeabi_dcmpge>
 8017780:	464f      	mov	r7, r9
 8017782:	464e      	mov	r6, r9
 8017784:	2800      	cmp	r0, #0
 8017786:	f040 8234 	bne.w	8017bf2 <_dtoa_r+0x8f2>
 801778a:	2331      	movs	r3, #49	; 0x31
 801778c:	f10b 0501 	add.w	r5, fp, #1
 8017790:	f88b 3000 	strb.w	r3, [fp]
 8017794:	f10a 0a01 	add.w	sl, sl, #1
 8017798:	e22f      	b.n	8017bfa <_dtoa_r+0x8fa>
 801779a:	07f2      	lsls	r2, r6, #31
 801779c:	d505      	bpl.n	80177aa <_dtoa_r+0x4aa>
 801779e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80177a2:	f7f0 fe61 	bl	8008468 <__aeabi_dmul>
 80177a6:	3501      	adds	r5, #1
 80177a8:	2301      	movs	r3, #1
 80177aa:	1076      	asrs	r6, r6, #1
 80177ac:	3708      	adds	r7, #8
 80177ae:	e772      	b.n	8017696 <_dtoa_r+0x396>
 80177b0:	2502      	movs	r5, #2
 80177b2:	e774      	b.n	801769e <_dtoa_r+0x39e>
 80177b4:	f8cd a020 	str.w	sl, [sp, #32]
 80177b8:	464f      	mov	r7, r9
 80177ba:	e791      	b.n	80176e0 <_dtoa_r+0x3e0>
 80177bc:	4b4d      	ldr	r3, [pc, #308]	; (80178f4 <_dtoa_r+0x5f4>)
 80177be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80177c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80177c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d047      	beq.n	801785c <_dtoa_r+0x55c>
 80177cc:	4602      	mov	r2, r0
 80177ce:	460b      	mov	r3, r1
 80177d0:	2000      	movs	r0, #0
 80177d2:	494e      	ldr	r1, [pc, #312]	; (801790c <_dtoa_r+0x60c>)
 80177d4:	f7f0 ff72 	bl	80086bc <__aeabi_ddiv>
 80177d8:	462a      	mov	r2, r5
 80177da:	4633      	mov	r3, r6
 80177dc:	f7f0 fc8c 	bl	80080f8 <__aeabi_dsub>
 80177e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80177e4:	465d      	mov	r5, fp
 80177e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177ea:	f7f1 f8ed 	bl	80089c8 <__aeabi_d2iz>
 80177ee:	4606      	mov	r6, r0
 80177f0:	f7f0 fdd0 	bl	8008394 <__aeabi_i2d>
 80177f4:	4602      	mov	r2, r0
 80177f6:	460b      	mov	r3, r1
 80177f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177fc:	f7f0 fc7c 	bl	80080f8 <__aeabi_dsub>
 8017800:	3630      	adds	r6, #48	; 0x30
 8017802:	f805 6b01 	strb.w	r6, [r5], #1
 8017806:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801780a:	e9cd 0100 	strd	r0, r1, [sp]
 801780e:	f7f1 f89d 	bl	800894c <__aeabi_dcmplt>
 8017812:	2800      	cmp	r0, #0
 8017814:	d163      	bne.n	80178de <_dtoa_r+0x5de>
 8017816:	e9dd 2300 	ldrd	r2, r3, [sp]
 801781a:	2000      	movs	r0, #0
 801781c:	4937      	ldr	r1, [pc, #220]	; (80178fc <_dtoa_r+0x5fc>)
 801781e:	f7f0 fc6b 	bl	80080f8 <__aeabi_dsub>
 8017822:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017826:	f7f1 f891 	bl	800894c <__aeabi_dcmplt>
 801782a:	2800      	cmp	r0, #0
 801782c:	f040 80b7 	bne.w	801799e <_dtoa_r+0x69e>
 8017830:	eba5 030b 	sub.w	r3, r5, fp
 8017834:	429f      	cmp	r7, r3
 8017836:	f77f af7c 	ble.w	8017732 <_dtoa_r+0x432>
 801783a:	2200      	movs	r2, #0
 801783c:	4b30      	ldr	r3, [pc, #192]	; (8017900 <_dtoa_r+0x600>)
 801783e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017842:	f7f0 fe11 	bl	8008468 <__aeabi_dmul>
 8017846:	2200      	movs	r2, #0
 8017848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801784c:	4b2c      	ldr	r3, [pc, #176]	; (8017900 <_dtoa_r+0x600>)
 801784e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017852:	f7f0 fe09 	bl	8008468 <__aeabi_dmul>
 8017856:	e9cd 0100 	strd	r0, r1, [sp]
 801785a:	e7c4      	b.n	80177e6 <_dtoa_r+0x4e6>
 801785c:	462a      	mov	r2, r5
 801785e:	4633      	mov	r3, r6
 8017860:	f7f0 fe02 	bl	8008468 <__aeabi_dmul>
 8017864:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017868:	eb0b 0507 	add.w	r5, fp, r7
 801786c:	465e      	mov	r6, fp
 801786e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017872:	f7f1 f8a9 	bl	80089c8 <__aeabi_d2iz>
 8017876:	4607      	mov	r7, r0
 8017878:	f7f0 fd8c 	bl	8008394 <__aeabi_i2d>
 801787c:	3730      	adds	r7, #48	; 0x30
 801787e:	4602      	mov	r2, r0
 8017880:	460b      	mov	r3, r1
 8017882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017886:	f7f0 fc37 	bl	80080f8 <__aeabi_dsub>
 801788a:	f806 7b01 	strb.w	r7, [r6], #1
 801788e:	42ae      	cmp	r6, r5
 8017890:	e9cd 0100 	strd	r0, r1, [sp]
 8017894:	f04f 0200 	mov.w	r2, #0
 8017898:	d126      	bne.n	80178e8 <_dtoa_r+0x5e8>
 801789a:	4b1c      	ldr	r3, [pc, #112]	; (801790c <_dtoa_r+0x60c>)
 801789c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80178a0:	f7f0 fc2c 	bl	80080fc <__adddf3>
 80178a4:	4602      	mov	r2, r0
 80178a6:	460b      	mov	r3, r1
 80178a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178ac:	f7f1 f86c 	bl	8008988 <__aeabi_dcmpgt>
 80178b0:	2800      	cmp	r0, #0
 80178b2:	d174      	bne.n	801799e <_dtoa_r+0x69e>
 80178b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80178b8:	2000      	movs	r0, #0
 80178ba:	4914      	ldr	r1, [pc, #80]	; (801790c <_dtoa_r+0x60c>)
 80178bc:	f7f0 fc1c 	bl	80080f8 <__aeabi_dsub>
 80178c0:	4602      	mov	r2, r0
 80178c2:	460b      	mov	r3, r1
 80178c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178c8:	f7f1 f840 	bl	800894c <__aeabi_dcmplt>
 80178cc:	2800      	cmp	r0, #0
 80178ce:	f43f af30 	beq.w	8017732 <_dtoa_r+0x432>
 80178d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80178d6:	2b30      	cmp	r3, #48	; 0x30
 80178d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80178dc:	d002      	beq.n	80178e4 <_dtoa_r+0x5e4>
 80178de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80178e2:	e04a      	b.n	801797a <_dtoa_r+0x67a>
 80178e4:	4615      	mov	r5, r2
 80178e6:	e7f4      	b.n	80178d2 <_dtoa_r+0x5d2>
 80178e8:	4b05      	ldr	r3, [pc, #20]	; (8017900 <_dtoa_r+0x600>)
 80178ea:	f7f0 fdbd 	bl	8008468 <__aeabi_dmul>
 80178ee:	e9cd 0100 	strd	r0, r1, [sp]
 80178f2:	e7bc      	b.n	801786e <_dtoa_r+0x56e>
 80178f4:	0801a7c8 	.word	0x0801a7c8
 80178f8:	0801a7a0 	.word	0x0801a7a0
 80178fc:	3ff00000 	.word	0x3ff00000
 8017900:	40240000 	.word	0x40240000
 8017904:	401c0000 	.word	0x401c0000
 8017908:	40140000 	.word	0x40140000
 801790c:	3fe00000 	.word	0x3fe00000
 8017910:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017914:	465d      	mov	r5, fp
 8017916:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801791a:	4630      	mov	r0, r6
 801791c:	4639      	mov	r1, r7
 801791e:	f7f0 fecd 	bl	80086bc <__aeabi_ddiv>
 8017922:	f7f1 f851 	bl	80089c8 <__aeabi_d2iz>
 8017926:	4680      	mov	r8, r0
 8017928:	f7f0 fd34 	bl	8008394 <__aeabi_i2d>
 801792c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017930:	f7f0 fd9a 	bl	8008468 <__aeabi_dmul>
 8017934:	4602      	mov	r2, r0
 8017936:	460b      	mov	r3, r1
 8017938:	4630      	mov	r0, r6
 801793a:	4639      	mov	r1, r7
 801793c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017940:	f7f0 fbda 	bl	80080f8 <__aeabi_dsub>
 8017944:	f805 6b01 	strb.w	r6, [r5], #1
 8017948:	eba5 060b 	sub.w	r6, r5, fp
 801794c:	45b1      	cmp	r9, r6
 801794e:	4602      	mov	r2, r0
 8017950:	460b      	mov	r3, r1
 8017952:	d139      	bne.n	80179c8 <_dtoa_r+0x6c8>
 8017954:	f7f0 fbd2 	bl	80080fc <__adddf3>
 8017958:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801795c:	4606      	mov	r6, r0
 801795e:	460f      	mov	r7, r1
 8017960:	f7f1 f812 	bl	8008988 <__aeabi_dcmpgt>
 8017964:	b9c8      	cbnz	r0, 801799a <_dtoa_r+0x69a>
 8017966:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801796a:	4630      	mov	r0, r6
 801796c:	4639      	mov	r1, r7
 801796e:	f7f0 ffe3 	bl	8008938 <__aeabi_dcmpeq>
 8017972:	b110      	cbz	r0, 801797a <_dtoa_r+0x67a>
 8017974:	f018 0f01 	tst.w	r8, #1
 8017978:	d10f      	bne.n	801799a <_dtoa_r+0x69a>
 801797a:	9904      	ldr	r1, [sp, #16]
 801797c:	4620      	mov	r0, r4
 801797e:	f001 f819 	bl	80189b4 <_Bfree>
 8017982:	2300      	movs	r3, #0
 8017984:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017986:	702b      	strb	r3, [r5, #0]
 8017988:	f10a 0301 	add.w	r3, sl, #1
 801798c:	6013      	str	r3, [r2, #0]
 801798e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017990:	2b00      	cmp	r3, #0
 8017992:	f000 8241 	beq.w	8017e18 <_dtoa_r+0xb18>
 8017996:	601d      	str	r5, [r3, #0]
 8017998:	e23e      	b.n	8017e18 <_dtoa_r+0xb18>
 801799a:	f8cd a020 	str.w	sl, [sp, #32]
 801799e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80179a2:	2a39      	cmp	r2, #57	; 0x39
 80179a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80179a8:	d108      	bne.n	80179bc <_dtoa_r+0x6bc>
 80179aa:	459b      	cmp	fp, r3
 80179ac:	d10a      	bne.n	80179c4 <_dtoa_r+0x6c4>
 80179ae:	9b08      	ldr	r3, [sp, #32]
 80179b0:	3301      	adds	r3, #1
 80179b2:	9308      	str	r3, [sp, #32]
 80179b4:	2330      	movs	r3, #48	; 0x30
 80179b6:	f88b 3000 	strb.w	r3, [fp]
 80179ba:	465b      	mov	r3, fp
 80179bc:	781a      	ldrb	r2, [r3, #0]
 80179be:	3201      	adds	r2, #1
 80179c0:	701a      	strb	r2, [r3, #0]
 80179c2:	e78c      	b.n	80178de <_dtoa_r+0x5de>
 80179c4:	461d      	mov	r5, r3
 80179c6:	e7ea      	b.n	801799e <_dtoa_r+0x69e>
 80179c8:	2200      	movs	r2, #0
 80179ca:	4b9b      	ldr	r3, [pc, #620]	; (8017c38 <_dtoa_r+0x938>)
 80179cc:	f7f0 fd4c 	bl	8008468 <__aeabi_dmul>
 80179d0:	2200      	movs	r2, #0
 80179d2:	2300      	movs	r3, #0
 80179d4:	4606      	mov	r6, r0
 80179d6:	460f      	mov	r7, r1
 80179d8:	f7f0 ffae 	bl	8008938 <__aeabi_dcmpeq>
 80179dc:	2800      	cmp	r0, #0
 80179de:	d09a      	beq.n	8017916 <_dtoa_r+0x616>
 80179e0:	e7cb      	b.n	801797a <_dtoa_r+0x67a>
 80179e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80179e4:	2a00      	cmp	r2, #0
 80179e6:	f000 808b 	beq.w	8017b00 <_dtoa_r+0x800>
 80179ea:	9a06      	ldr	r2, [sp, #24]
 80179ec:	2a01      	cmp	r2, #1
 80179ee:	dc6e      	bgt.n	8017ace <_dtoa_r+0x7ce>
 80179f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80179f2:	2a00      	cmp	r2, #0
 80179f4:	d067      	beq.n	8017ac6 <_dtoa_r+0x7c6>
 80179f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80179fa:	9f07      	ldr	r7, [sp, #28]
 80179fc:	9d05      	ldr	r5, [sp, #20]
 80179fe:	9a05      	ldr	r2, [sp, #20]
 8017a00:	2101      	movs	r1, #1
 8017a02:	441a      	add	r2, r3
 8017a04:	4620      	mov	r0, r4
 8017a06:	9205      	str	r2, [sp, #20]
 8017a08:	4498      	add	r8, r3
 8017a0a:	f001 f8b1 	bl	8018b70 <__i2b>
 8017a0e:	4606      	mov	r6, r0
 8017a10:	2d00      	cmp	r5, #0
 8017a12:	dd0c      	ble.n	8017a2e <_dtoa_r+0x72e>
 8017a14:	f1b8 0f00 	cmp.w	r8, #0
 8017a18:	dd09      	ble.n	8017a2e <_dtoa_r+0x72e>
 8017a1a:	4545      	cmp	r5, r8
 8017a1c:	9a05      	ldr	r2, [sp, #20]
 8017a1e:	462b      	mov	r3, r5
 8017a20:	bfa8      	it	ge
 8017a22:	4643      	movge	r3, r8
 8017a24:	1ad2      	subs	r2, r2, r3
 8017a26:	9205      	str	r2, [sp, #20]
 8017a28:	1aed      	subs	r5, r5, r3
 8017a2a:	eba8 0803 	sub.w	r8, r8, r3
 8017a2e:	9b07      	ldr	r3, [sp, #28]
 8017a30:	b1eb      	cbz	r3, 8017a6e <_dtoa_r+0x76e>
 8017a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d067      	beq.n	8017b08 <_dtoa_r+0x808>
 8017a38:	b18f      	cbz	r7, 8017a5e <_dtoa_r+0x75e>
 8017a3a:	4631      	mov	r1, r6
 8017a3c:	463a      	mov	r2, r7
 8017a3e:	4620      	mov	r0, r4
 8017a40:	f001 f936 	bl	8018cb0 <__pow5mult>
 8017a44:	9a04      	ldr	r2, [sp, #16]
 8017a46:	4601      	mov	r1, r0
 8017a48:	4606      	mov	r6, r0
 8017a4a:	4620      	mov	r0, r4
 8017a4c:	f001 f899 	bl	8018b82 <__multiply>
 8017a50:	9904      	ldr	r1, [sp, #16]
 8017a52:	9008      	str	r0, [sp, #32]
 8017a54:	4620      	mov	r0, r4
 8017a56:	f000 ffad 	bl	80189b4 <_Bfree>
 8017a5a:	9b08      	ldr	r3, [sp, #32]
 8017a5c:	9304      	str	r3, [sp, #16]
 8017a5e:	9b07      	ldr	r3, [sp, #28]
 8017a60:	1bda      	subs	r2, r3, r7
 8017a62:	d004      	beq.n	8017a6e <_dtoa_r+0x76e>
 8017a64:	9904      	ldr	r1, [sp, #16]
 8017a66:	4620      	mov	r0, r4
 8017a68:	f001 f922 	bl	8018cb0 <__pow5mult>
 8017a6c:	9004      	str	r0, [sp, #16]
 8017a6e:	2101      	movs	r1, #1
 8017a70:	4620      	mov	r0, r4
 8017a72:	f001 f87d 	bl	8018b70 <__i2b>
 8017a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017a78:	4607      	mov	r7, r0
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	f000 81d0 	beq.w	8017e20 <_dtoa_r+0xb20>
 8017a80:	461a      	mov	r2, r3
 8017a82:	4601      	mov	r1, r0
 8017a84:	4620      	mov	r0, r4
 8017a86:	f001 f913 	bl	8018cb0 <__pow5mult>
 8017a8a:	9b06      	ldr	r3, [sp, #24]
 8017a8c:	2b01      	cmp	r3, #1
 8017a8e:	4607      	mov	r7, r0
 8017a90:	dc40      	bgt.n	8017b14 <_dtoa_r+0x814>
 8017a92:	9b00      	ldr	r3, [sp, #0]
 8017a94:	2b00      	cmp	r3, #0
 8017a96:	d139      	bne.n	8017b0c <_dtoa_r+0x80c>
 8017a98:	9b01      	ldr	r3, [sp, #4]
 8017a9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d136      	bne.n	8017b10 <_dtoa_r+0x810>
 8017aa2:	9b01      	ldr	r3, [sp, #4]
 8017aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017aa8:	0d1b      	lsrs	r3, r3, #20
 8017aaa:	051b      	lsls	r3, r3, #20
 8017aac:	b12b      	cbz	r3, 8017aba <_dtoa_r+0x7ba>
 8017aae:	9b05      	ldr	r3, [sp, #20]
 8017ab0:	3301      	adds	r3, #1
 8017ab2:	9305      	str	r3, [sp, #20]
 8017ab4:	f108 0801 	add.w	r8, r8, #1
 8017ab8:	2301      	movs	r3, #1
 8017aba:	9307      	str	r3, [sp, #28]
 8017abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017abe:	2b00      	cmp	r3, #0
 8017ac0:	d12a      	bne.n	8017b18 <_dtoa_r+0x818>
 8017ac2:	2001      	movs	r0, #1
 8017ac4:	e030      	b.n	8017b28 <_dtoa_r+0x828>
 8017ac6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017ac8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017acc:	e795      	b.n	80179fa <_dtoa_r+0x6fa>
 8017ace:	9b07      	ldr	r3, [sp, #28]
 8017ad0:	f109 37ff 	add.w	r7, r9, #4294967295
 8017ad4:	42bb      	cmp	r3, r7
 8017ad6:	bfbf      	itttt	lt
 8017ad8:	9b07      	ldrlt	r3, [sp, #28]
 8017ada:	9707      	strlt	r7, [sp, #28]
 8017adc:	1afa      	sublt	r2, r7, r3
 8017ade:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017ae0:	bfbb      	ittet	lt
 8017ae2:	189b      	addlt	r3, r3, r2
 8017ae4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017ae6:	1bdf      	subge	r7, r3, r7
 8017ae8:	2700      	movlt	r7, #0
 8017aea:	f1b9 0f00 	cmp.w	r9, #0
 8017aee:	bfb5      	itete	lt
 8017af0:	9b05      	ldrlt	r3, [sp, #20]
 8017af2:	9d05      	ldrge	r5, [sp, #20]
 8017af4:	eba3 0509 	sublt.w	r5, r3, r9
 8017af8:	464b      	movge	r3, r9
 8017afa:	bfb8      	it	lt
 8017afc:	2300      	movlt	r3, #0
 8017afe:	e77e      	b.n	80179fe <_dtoa_r+0x6fe>
 8017b00:	9f07      	ldr	r7, [sp, #28]
 8017b02:	9d05      	ldr	r5, [sp, #20]
 8017b04:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017b06:	e783      	b.n	8017a10 <_dtoa_r+0x710>
 8017b08:	9a07      	ldr	r2, [sp, #28]
 8017b0a:	e7ab      	b.n	8017a64 <_dtoa_r+0x764>
 8017b0c:	2300      	movs	r3, #0
 8017b0e:	e7d4      	b.n	8017aba <_dtoa_r+0x7ba>
 8017b10:	9b00      	ldr	r3, [sp, #0]
 8017b12:	e7d2      	b.n	8017aba <_dtoa_r+0x7ba>
 8017b14:	2300      	movs	r3, #0
 8017b16:	9307      	str	r3, [sp, #28]
 8017b18:	693b      	ldr	r3, [r7, #16]
 8017b1a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017b1e:	6918      	ldr	r0, [r3, #16]
 8017b20:	f000 ffd8 	bl	8018ad4 <__hi0bits>
 8017b24:	f1c0 0020 	rsb	r0, r0, #32
 8017b28:	4440      	add	r0, r8
 8017b2a:	f010 001f 	ands.w	r0, r0, #31
 8017b2e:	d047      	beq.n	8017bc0 <_dtoa_r+0x8c0>
 8017b30:	f1c0 0320 	rsb	r3, r0, #32
 8017b34:	2b04      	cmp	r3, #4
 8017b36:	dd3b      	ble.n	8017bb0 <_dtoa_r+0x8b0>
 8017b38:	9b05      	ldr	r3, [sp, #20]
 8017b3a:	f1c0 001c 	rsb	r0, r0, #28
 8017b3e:	4403      	add	r3, r0
 8017b40:	9305      	str	r3, [sp, #20]
 8017b42:	4405      	add	r5, r0
 8017b44:	4480      	add	r8, r0
 8017b46:	9b05      	ldr	r3, [sp, #20]
 8017b48:	2b00      	cmp	r3, #0
 8017b4a:	dd05      	ble.n	8017b58 <_dtoa_r+0x858>
 8017b4c:	461a      	mov	r2, r3
 8017b4e:	9904      	ldr	r1, [sp, #16]
 8017b50:	4620      	mov	r0, r4
 8017b52:	f001 f8fb 	bl	8018d4c <__lshift>
 8017b56:	9004      	str	r0, [sp, #16]
 8017b58:	f1b8 0f00 	cmp.w	r8, #0
 8017b5c:	dd05      	ble.n	8017b6a <_dtoa_r+0x86a>
 8017b5e:	4639      	mov	r1, r7
 8017b60:	4642      	mov	r2, r8
 8017b62:	4620      	mov	r0, r4
 8017b64:	f001 f8f2 	bl	8018d4c <__lshift>
 8017b68:	4607      	mov	r7, r0
 8017b6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017b6c:	b353      	cbz	r3, 8017bc4 <_dtoa_r+0x8c4>
 8017b6e:	4639      	mov	r1, r7
 8017b70:	9804      	ldr	r0, [sp, #16]
 8017b72:	f001 f93f 	bl	8018df4 <__mcmp>
 8017b76:	2800      	cmp	r0, #0
 8017b78:	da24      	bge.n	8017bc4 <_dtoa_r+0x8c4>
 8017b7a:	2300      	movs	r3, #0
 8017b7c:	220a      	movs	r2, #10
 8017b7e:	9904      	ldr	r1, [sp, #16]
 8017b80:	4620      	mov	r0, r4
 8017b82:	f000 ff2e 	bl	80189e2 <__multadd>
 8017b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b88:	9004      	str	r0, [sp, #16]
 8017b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	f000 814d 	beq.w	8017e2e <_dtoa_r+0xb2e>
 8017b94:	2300      	movs	r3, #0
 8017b96:	4631      	mov	r1, r6
 8017b98:	220a      	movs	r2, #10
 8017b9a:	4620      	mov	r0, r4
 8017b9c:	f000 ff21 	bl	80189e2 <__multadd>
 8017ba0:	9b02      	ldr	r3, [sp, #8]
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	4606      	mov	r6, r0
 8017ba6:	dc4f      	bgt.n	8017c48 <_dtoa_r+0x948>
 8017ba8:	9b06      	ldr	r3, [sp, #24]
 8017baa:	2b02      	cmp	r3, #2
 8017bac:	dd4c      	ble.n	8017c48 <_dtoa_r+0x948>
 8017bae:	e011      	b.n	8017bd4 <_dtoa_r+0x8d4>
 8017bb0:	d0c9      	beq.n	8017b46 <_dtoa_r+0x846>
 8017bb2:	9a05      	ldr	r2, [sp, #20]
 8017bb4:	331c      	adds	r3, #28
 8017bb6:	441a      	add	r2, r3
 8017bb8:	9205      	str	r2, [sp, #20]
 8017bba:	441d      	add	r5, r3
 8017bbc:	4498      	add	r8, r3
 8017bbe:	e7c2      	b.n	8017b46 <_dtoa_r+0x846>
 8017bc0:	4603      	mov	r3, r0
 8017bc2:	e7f6      	b.n	8017bb2 <_dtoa_r+0x8b2>
 8017bc4:	f1b9 0f00 	cmp.w	r9, #0
 8017bc8:	dc38      	bgt.n	8017c3c <_dtoa_r+0x93c>
 8017bca:	9b06      	ldr	r3, [sp, #24]
 8017bcc:	2b02      	cmp	r3, #2
 8017bce:	dd35      	ble.n	8017c3c <_dtoa_r+0x93c>
 8017bd0:	f8cd 9008 	str.w	r9, [sp, #8]
 8017bd4:	9b02      	ldr	r3, [sp, #8]
 8017bd6:	b963      	cbnz	r3, 8017bf2 <_dtoa_r+0x8f2>
 8017bd8:	4639      	mov	r1, r7
 8017bda:	2205      	movs	r2, #5
 8017bdc:	4620      	mov	r0, r4
 8017bde:	f000 ff00 	bl	80189e2 <__multadd>
 8017be2:	4601      	mov	r1, r0
 8017be4:	4607      	mov	r7, r0
 8017be6:	9804      	ldr	r0, [sp, #16]
 8017be8:	f001 f904 	bl	8018df4 <__mcmp>
 8017bec:	2800      	cmp	r0, #0
 8017bee:	f73f adcc 	bgt.w	801778a <_dtoa_r+0x48a>
 8017bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017bf4:	465d      	mov	r5, fp
 8017bf6:	ea6f 0a03 	mvn.w	sl, r3
 8017bfa:	f04f 0900 	mov.w	r9, #0
 8017bfe:	4639      	mov	r1, r7
 8017c00:	4620      	mov	r0, r4
 8017c02:	f000 fed7 	bl	80189b4 <_Bfree>
 8017c06:	2e00      	cmp	r6, #0
 8017c08:	f43f aeb7 	beq.w	801797a <_dtoa_r+0x67a>
 8017c0c:	f1b9 0f00 	cmp.w	r9, #0
 8017c10:	d005      	beq.n	8017c1e <_dtoa_r+0x91e>
 8017c12:	45b1      	cmp	r9, r6
 8017c14:	d003      	beq.n	8017c1e <_dtoa_r+0x91e>
 8017c16:	4649      	mov	r1, r9
 8017c18:	4620      	mov	r0, r4
 8017c1a:	f000 fecb 	bl	80189b4 <_Bfree>
 8017c1e:	4631      	mov	r1, r6
 8017c20:	4620      	mov	r0, r4
 8017c22:	f000 fec7 	bl	80189b4 <_Bfree>
 8017c26:	e6a8      	b.n	801797a <_dtoa_r+0x67a>
 8017c28:	2700      	movs	r7, #0
 8017c2a:	463e      	mov	r6, r7
 8017c2c:	e7e1      	b.n	8017bf2 <_dtoa_r+0x8f2>
 8017c2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017c32:	463e      	mov	r6, r7
 8017c34:	e5a9      	b.n	801778a <_dtoa_r+0x48a>
 8017c36:	bf00      	nop
 8017c38:	40240000 	.word	0x40240000
 8017c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c3e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	f000 80fa 	beq.w	8017e3c <_dtoa_r+0xb3c>
 8017c48:	2d00      	cmp	r5, #0
 8017c4a:	dd05      	ble.n	8017c58 <_dtoa_r+0x958>
 8017c4c:	4631      	mov	r1, r6
 8017c4e:	462a      	mov	r2, r5
 8017c50:	4620      	mov	r0, r4
 8017c52:	f001 f87b 	bl	8018d4c <__lshift>
 8017c56:	4606      	mov	r6, r0
 8017c58:	9b07      	ldr	r3, [sp, #28]
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d04c      	beq.n	8017cf8 <_dtoa_r+0x9f8>
 8017c5e:	6871      	ldr	r1, [r6, #4]
 8017c60:	4620      	mov	r0, r4
 8017c62:	f000 fe73 	bl	801894c <_Balloc>
 8017c66:	6932      	ldr	r2, [r6, #16]
 8017c68:	3202      	adds	r2, #2
 8017c6a:	4605      	mov	r5, r0
 8017c6c:	0092      	lsls	r2, r2, #2
 8017c6e:	f106 010c 	add.w	r1, r6, #12
 8017c72:	300c      	adds	r0, #12
 8017c74:	f7fd fb84 	bl	8015380 <memcpy>
 8017c78:	2201      	movs	r2, #1
 8017c7a:	4629      	mov	r1, r5
 8017c7c:	4620      	mov	r0, r4
 8017c7e:	f001 f865 	bl	8018d4c <__lshift>
 8017c82:	9b00      	ldr	r3, [sp, #0]
 8017c84:	f8cd b014 	str.w	fp, [sp, #20]
 8017c88:	f003 0301 	and.w	r3, r3, #1
 8017c8c:	46b1      	mov	r9, r6
 8017c8e:	9307      	str	r3, [sp, #28]
 8017c90:	4606      	mov	r6, r0
 8017c92:	4639      	mov	r1, r7
 8017c94:	9804      	ldr	r0, [sp, #16]
 8017c96:	f7ff faa5 	bl	80171e4 <quorem>
 8017c9a:	4649      	mov	r1, r9
 8017c9c:	4605      	mov	r5, r0
 8017c9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017ca2:	9804      	ldr	r0, [sp, #16]
 8017ca4:	f001 f8a6 	bl	8018df4 <__mcmp>
 8017ca8:	4632      	mov	r2, r6
 8017caa:	9000      	str	r0, [sp, #0]
 8017cac:	4639      	mov	r1, r7
 8017cae:	4620      	mov	r0, r4
 8017cb0:	f001 f8ba 	bl	8018e28 <__mdiff>
 8017cb4:	68c3      	ldr	r3, [r0, #12]
 8017cb6:	4602      	mov	r2, r0
 8017cb8:	bb03      	cbnz	r3, 8017cfc <_dtoa_r+0x9fc>
 8017cba:	4601      	mov	r1, r0
 8017cbc:	9008      	str	r0, [sp, #32]
 8017cbe:	9804      	ldr	r0, [sp, #16]
 8017cc0:	f001 f898 	bl	8018df4 <__mcmp>
 8017cc4:	9a08      	ldr	r2, [sp, #32]
 8017cc6:	4603      	mov	r3, r0
 8017cc8:	4611      	mov	r1, r2
 8017cca:	4620      	mov	r0, r4
 8017ccc:	9308      	str	r3, [sp, #32]
 8017cce:	f000 fe71 	bl	80189b4 <_Bfree>
 8017cd2:	9b08      	ldr	r3, [sp, #32]
 8017cd4:	b9a3      	cbnz	r3, 8017d00 <_dtoa_r+0xa00>
 8017cd6:	9a06      	ldr	r2, [sp, #24]
 8017cd8:	b992      	cbnz	r2, 8017d00 <_dtoa_r+0xa00>
 8017cda:	9a07      	ldr	r2, [sp, #28]
 8017cdc:	b982      	cbnz	r2, 8017d00 <_dtoa_r+0xa00>
 8017cde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017ce2:	d029      	beq.n	8017d38 <_dtoa_r+0xa38>
 8017ce4:	9b00      	ldr	r3, [sp, #0]
 8017ce6:	2b00      	cmp	r3, #0
 8017ce8:	dd01      	ble.n	8017cee <_dtoa_r+0x9ee>
 8017cea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017cee:	9b05      	ldr	r3, [sp, #20]
 8017cf0:	1c5d      	adds	r5, r3, #1
 8017cf2:	f883 8000 	strb.w	r8, [r3]
 8017cf6:	e782      	b.n	8017bfe <_dtoa_r+0x8fe>
 8017cf8:	4630      	mov	r0, r6
 8017cfa:	e7c2      	b.n	8017c82 <_dtoa_r+0x982>
 8017cfc:	2301      	movs	r3, #1
 8017cfe:	e7e3      	b.n	8017cc8 <_dtoa_r+0x9c8>
 8017d00:	9a00      	ldr	r2, [sp, #0]
 8017d02:	2a00      	cmp	r2, #0
 8017d04:	db04      	blt.n	8017d10 <_dtoa_r+0xa10>
 8017d06:	d125      	bne.n	8017d54 <_dtoa_r+0xa54>
 8017d08:	9a06      	ldr	r2, [sp, #24]
 8017d0a:	bb1a      	cbnz	r2, 8017d54 <_dtoa_r+0xa54>
 8017d0c:	9a07      	ldr	r2, [sp, #28]
 8017d0e:	bb0a      	cbnz	r2, 8017d54 <_dtoa_r+0xa54>
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	ddec      	ble.n	8017cee <_dtoa_r+0x9ee>
 8017d14:	2201      	movs	r2, #1
 8017d16:	9904      	ldr	r1, [sp, #16]
 8017d18:	4620      	mov	r0, r4
 8017d1a:	f001 f817 	bl	8018d4c <__lshift>
 8017d1e:	4639      	mov	r1, r7
 8017d20:	9004      	str	r0, [sp, #16]
 8017d22:	f001 f867 	bl	8018df4 <__mcmp>
 8017d26:	2800      	cmp	r0, #0
 8017d28:	dc03      	bgt.n	8017d32 <_dtoa_r+0xa32>
 8017d2a:	d1e0      	bne.n	8017cee <_dtoa_r+0x9ee>
 8017d2c:	f018 0f01 	tst.w	r8, #1
 8017d30:	d0dd      	beq.n	8017cee <_dtoa_r+0x9ee>
 8017d32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017d36:	d1d8      	bne.n	8017cea <_dtoa_r+0x9ea>
 8017d38:	9b05      	ldr	r3, [sp, #20]
 8017d3a:	9a05      	ldr	r2, [sp, #20]
 8017d3c:	1c5d      	adds	r5, r3, #1
 8017d3e:	2339      	movs	r3, #57	; 0x39
 8017d40:	7013      	strb	r3, [r2, #0]
 8017d42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017d46:	2b39      	cmp	r3, #57	; 0x39
 8017d48:	f105 32ff 	add.w	r2, r5, #4294967295
 8017d4c:	d04f      	beq.n	8017dee <_dtoa_r+0xaee>
 8017d4e:	3301      	adds	r3, #1
 8017d50:	7013      	strb	r3, [r2, #0]
 8017d52:	e754      	b.n	8017bfe <_dtoa_r+0x8fe>
 8017d54:	9a05      	ldr	r2, [sp, #20]
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	f102 0501 	add.w	r5, r2, #1
 8017d5c:	dd06      	ble.n	8017d6c <_dtoa_r+0xa6c>
 8017d5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017d62:	d0e9      	beq.n	8017d38 <_dtoa_r+0xa38>
 8017d64:	f108 0801 	add.w	r8, r8, #1
 8017d68:	9b05      	ldr	r3, [sp, #20]
 8017d6a:	e7c2      	b.n	8017cf2 <_dtoa_r+0x9f2>
 8017d6c:	9a02      	ldr	r2, [sp, #8]
 8017d6e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017d72:	eba5 030b 	sub.w	r3, r5, fp
 8017d76:	4293      	cmp	r3, r2
 8017d78:	d021      	beq.n	8017dbe <_dtoa_r+0xabe>
 8017d7a:	2300      	movs	r3, #0
 8017d7c:	220a      	movs	r2, #10
 8017d7e:	9904      	ldr	r1, [sp, #16]
 8017d80:	4620      	mov	r0, r4
 8017d82:	f000 fe2e 	bl	80189e2 <__multadd>
 8017d86:	45b1      	cmp	r9, r6
 8017d88:	9004      	str	r0, [sp, #16]
 8017d8a:	f04f 0300 	mov.w	r3, #0
 8017d8e:	f04f 020a 	mov.w	r2, #10
 8017d92:	4649      	mov	r1, r9
 8017d94:	4620      	mov	r0, r4
 8017d96:	d105      	bne.n	8017da4 <_dtoa_r+0xaa4>
 8017d98:	f000 fe23 	bl	80189e2 <__multadd>
 8017d9c:	4681      	mov	r9, r0
 8017d9e:	4606      	mov	r6, r0
 8017da0:	9505      	str	r5, [sp, #20]
 8017da2:	e776      	b.n	8017c92 <_dtoa_r+0x992>
 8017da4:	f000 fe1d 	bl	80189e2 <__multadd>
 8017da8:	4631      	mov	r1, r6
 8017daa:	4681      	mov	r9, r0
 8017dac:	2300      	movs	r3, #0
 8017dae:	220a      	movs	r2, #10
 8017db0:	4620      	mov	r0, r4
 8017db2:	f000 fe16 	bl	80189e2 <__multadd>
 8017db6:	4606      	mov	r6, r0
 8017db8:	e7f2      	b.n	8017da0 <_dtoa_r+0xaa0>
 8017dba:	f04f 0900 	mov.w	r9, #0
 8017dbe:	2201      	movs	r2, #1
 8017dc0:	9904      	ldr	r1, [sp, #16]
 8017dc2:	4620      	mov	r0, r4
 8017dc4:	f000 ffc2 	bl	8018d4c <__lshift>
 8017dc8:	4639      	mov	r1, r7
 8017dca:	9004      	str	r0, [sp, #16]
 8017dcc:	f001 f812 	bl	8018df4 <__mcmp>
 8017dd0:	2800      	cmp	r0, #0
 8017dd2:	dcb6      	bgt.n	8017d42 <_dtoa_r+0xa42>
 8017dd4:	d102      	bne.n	8017ddc <_dtoa_r+0xadc>
 8017dd6:	f018 0f01 	tst.w	r8, #1
 8017dda:	d1b2      	bne.n	8017d42 <_dtoa_r+0xa42>
 8017ddc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017de0:	2b30      	cmp	r3, #48	; 0x30
 8017de2:	f105 32ff 	add.w	r2, r5, #4294967295
 8017de6:	f47f af0a 	bne.w	8017bfe <_dtoa_r+0x8fe>
 8017dea:	4615      	mov	r5, r2
 8017dec:	e7f6      	b.n	8017ddc <_dtoa_r+0xadc>
 8017dee:	4593      	cmp	fp, r2
 8017df0:	d105      	bne.n	8017dfe <_dtoa_r+0xafe>
 8017df2:	2331      	movs	r3, #49	; 0x31
 8017df4:	f10a 0a01 	add.w	sl, sl, #1
 8017df8:	f88b 3000 	strb.w	r3, [fp]
 8017dfc:	e6ff      	b.n	8017bfe <_dtoa_r+0x8fe>
 8017dfe:	4615      	mov	r5, r2
 8017e00:	e79f      	b.n	8017d42 <_dtoa_r+0xa42>
 8017e02:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017e68 <_dtoa_r+0xb68>
 8017e06:	e007      	b.n	8017e18 <_dtoa_r+0xb18>
 8017e08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017e0a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017e6c <_dtoa_r+0xb6c>
 8017e0e:	b11b      	cbz	r3, 8017e18 <_dtoa_r+0xb18>
 8017e10:	f10b 0308 	add.w	r3, fp, #8
 8017e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017e16:	6013      	str	r3, [r2, #0]
 8017e18:	4658      	mov	r0, fp
 8017e1a:	b017      	add	sp, #92	; 0x5c
 8017e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e20:	9b06      	ldr	r3, [sp, #24]
 8017e22:	2b01      	cmp	r3, #1
 8017e24:	f77f ae35 	ble.w	8017a92 <_dtoa_r+0x792>
 8017e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017e2a:	9307      	str	r3, [sp, #28]
 8017e2c:	e649      	b.n	8017ac2 <_dtoa_r+0x7c2>
 8017e2e:	9b02      	ldr	r3, [sp, #8]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	dc03      	bgt.n	8017e3c <_dtoa_r+0xb3c>
 8017e34:	9b06      	ldr	r3, [sp, #24]
 8017e36:	2b02      	cmp	r3, #2
 8017e38:	f73f aecc 	bgt.w	8017bd4 <_dtoa_r+0x8d4>
 8017e3c:	465d      	mov	r5, fp
 8017e3e:	4639      	mov	r1, r7
 8017e40:	9804      	ldr	r0, [sp, #16]
 8017e42:	f7ff f9cf 	bl	80171e4 <quorem>
 8017e46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017e4a:	f805 8b01 	strb.w	r8, [r5], #1
 8017e4e:	9a02      	ldr	r2, [sp, #8]
 8017e50:	eba5 030b 	sub.w	r3, r5, fp
 8017e54:	429a      	cmp	r2, r3
 8017e56:	ddb0      	ble.n	8017dba <_dtoa_r+0xaba>
 8017e58:	2300      	movs	r3, #0
 8017e5a:	220a      	movs	r2, #10
 8017e5c:	9904      	ldr	r1, [sp, #16]
 8017e5e:	4620      	mov	r0, r4
 8017e60:	f000 fdbf 	bl	80189e2 <__multadd>
 8017e64:	9004      	str	r0, [sp, #16]
 8017e66:	e7ea      	b.n	8017e3e <_dtoa_r+0xb3e>
 8017e68:	0801a8c3 	.word	0x0801a8c3
 8017e6c:	0801a720 	.word	0x0801a720

08017e70 <__sflush_r>:
 8017e70:	898a      	ldrh	r2, [r1, #12]
 8017e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e76:	4605      	mov	r5, r0
 8017e78:	0710      	lsls	r0, r2, #28
 8017e7a:	460c      	mov	r4, r1
 8017e7c:	d458      	bmi.n	8017f30 <__sflush_r+0xc0>
 8017e7e:	684b      	ldr	r3, [r1, #4]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	dc05      	bgt.n	8017e90 <__sflush_r+0x20>
 8017e84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	dc02      	bgt.n	8017e90 <__sflush_r+0x20>
 8017e8a:	2000      	movs	r0, #0
 8017e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017e92:	2e00      	cmp	r6, #0
 8017e94:	d0f9      	beq.n	8017e8a <__sflush_r+0x1a>
 8017e96:	2300      	movs	r3, #0
 8017e98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017e9c:	682f      	ldr	r7, [r5, #0]
 8017e9e:	6a21      	ldr	r1, [r4, #32]
 8017ea0:	602b      	str	r3, [r5, #0]
 8017ea2:	d032      	beq.n	8017f0a <__sflush_r+0x9a>
 8017ea4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017ea6:	89a3      	ldrh	r3, [r4, #12]
 8017ea8:	075a      	lsls	r2, r3, #29
 8017eaa:	d505      	bpl.n	8017eb8 <__sflush_r+0x48>
 8017eac:	6863      	ldr	r3, [r4, #4]
 8017eae:	1ac0      	subs	r0, r0, r3
 8017eb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017eb2:	b10b      	cbz	r3, 8017eb8 <__sflush_r+0x48>
 8017eb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017eb6:	1ac0      	subs	r0, r0, r3
 8017eb8:	2300      	movs	r3, #0
 8017eba:	4602      	mov	r2, r0
 8017ebc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017ebe:	6a21      	ldr	r1, [r4, #32]
 8017ec0:	4628      	mov	r0, r5
 8017ec2:	47b0      	blx	r6
 8017ec4:	1c43      	adds	r3, r0, #1
 8017ec6:	89a3      	ldrh	r3, [r4, #12]
 8017ec8:	d106      	bne.n	8017ed8 <__sflush_r+0x68>
 8017eca:	6829      	ldr	r1, [r5, #0]
 8017ecc:	291d      	cmp	r1, #29
 8017ece:	d848      	bhi.n	8017f62 <__sflush_r+0xf2>
 8017ed0:	4a29      	ldr	r2, [pc, #164]	; (8017f78 <__sflush_r+0x108>)
 8017ed2:	40ca      	lsrs	r2, r1
 8017ed4:	07d6      	lsls	r6, r2, #31
 8017ed6:	d544      	bpl.n	8017f62 <__sflush_r+0xf2>
 8017ed8:	2200      	movs	r2, #0
 8017eda:	6062      	str	r2, [r4, #4]
 8017edc:	04d9      	lsls	r1, r3, #19
 8017ede:	6922      	ldr	r2, [r4, #16]
 8017ee0:	6022      	str	r2, [r4, #0]
 8017ee2:	d504      	bpl.n	8017eee <__sflush_r+0x7e>
 8017ee4:	1c42      	adds	r2, r0, #1
 8017ee6:	d101      	bne.n	8017eec <__sflush_r+0x7c>
 8017ee8:	682b      	ldr	r3, [r5, #0]
 8017eea:	b903      	cbnz	r3, 8017eee <__sflush_r+0x7e>
 8017eec:	6560      	str	r0, [r4, #84]	; 0x54
 8017eee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017ef0:	602f      	str	r7, [r5, #0]
 8017ef2:	2900      	cmp	r1, #0
 8017ef4:	d0c9      	beq.n	8017e8a <__sflush_r+0x1a>
 8017ef6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017efa:	4299      	cmp	r1, r3
 8017efc:	d002      	beq.n	8017f04 <__sflush_r+0x94>
 8017efe:	4628      	mov	r0, r5
 8017f00:	f001 f932 	bl	8019168 <_free_r>
 8017f04:	2000      	movs	r0, #0
 8017f06:	6360      	str	r0, [r4, #52]	; 0x34
 8017f08:	e7c0      	b.n	8017e8c <__sflush_r+0x1c>
 8017f0a:	2301      	movs	r3, #1
 8017f0c:	4628      	mov	r0, r5
 8017f0e:	47b0      	blx	r6
 8017f10:	1c41      	adds	r1, r0, #1
 8017f12:	d1c8      	bne.n	8017ea6 <__sflush_r+0x36>
 8017f14:	682b      	ldr	r3, [r5, #0]
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	d0c5      	beq.n	8017ea6 <__sflush_r+0x36>
 8017f1a:	2b1d      	cmp	r3, #29
 8017f1c:	d001      	beq.n	8017f22 <__sflush_r+0xb2>
 8017f1e:	2b16      	cmp	r3, #22
 8017f20:	d101      	bne.n	8017f26 <__sflush_r+0xb6>
 8017f22:	602f      	str	r7, [r5, #0]
 8017f24:	e7b1      	b.n	8017e8a <__sflush_r+0x1a>
 8017f26:	89a3      	ldrh	r3, [r4, #12]
 8017f28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017f2c:	81a3      	strh	r3, [r4, #12]
 8017f2e:	e7ad      	b.n	8017e8c <__sflush_r+0x1c>
 8017f30:	690f      	ldr	r7, [r1, #16]
 8017f32:	2f00      	cmp	r7, #0
 8017f34:	d0a9      	beq.n	8017e8a <__sflush_r+0x1a>
 8017f36:	0793      	lsls	r3, r2, #30
 8017f38:	680e      	ldr	r6, [r1, #0]
 8017f3a:	bf08      	it	eq
 8017f3c:	694b      	ldreq	r3, [r1, #20]
 8017f3e:	600f      	str	r7, [r1, #0]
 8017f40:	bf18      	it	ne
 8017f42:	2300      	movne	r3, #0
 8017f44:	eba6 0807 	sub.w	r8, r6, r7
 8017f48:	608b      	str	r3, [r1, #8]
 8017f4a:	f1b8 0f00 	cmp.w	r8, #0
 8017f4e:	dd9c      	ble.n	8017e8a <__sflush_r+0x1a>
 8017f50:	4643      	mov	r3, r8
 8017f52:	463a      	mov	r2, r7
 8017f54:	6a21      	ldr	r1, [r4, #32]
 8017f56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017f58:	4628      	mov	r0, r5
 8017f5a:	47b0      	blx	r6
 8017f5c:	2800      	cmp	r0, #0
 8017f5e:	dc06      	bgt.n	8017f6e <__sflush_r+0xfe>
 8017f60:	89a3      	ldrh	r3, [r4, #12]
 8017f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017f66:	81a3      	strh	r3, [r4, #12]
 8017f68:	f04f 30ff 	mov.w	r0, #4294967295
 8017f6c:	e78e      	b.n	8017e8c <__sflush_r+0x1c>
 8017f6e:	4407      	add	r7, r0
 8017f70:	eba8 0800 	sub.w	r8, r8, r0
 8017f74:	e7e9      	b.n	8017f4a <__sflush_r+0xda>
 8017f76:	bf00      	nop
 8017f78:	20400001 	.word	0x20400001

08017f7c <_fflush_r>:
 8017f7c:	b538      	push	{r3, r4, r5, lr}
 8017f7e:	690b      	ldr	r3, [r1, #16]
 8017f80:	4605      	mov	r5, r0
 8017f82:	460c      	mov	r4, r1
 8017f84:	b1db      	cbz	r3, 8017fbe <_fflush_r+0x42>
 8017f86:	b118      	cbz	r0, 8017f90 <_fflush_r+0x14>
 8017f88:	6983      	ldr	r3, [r0, #24]
 8017f8a:	b90b      	cbnz	r3, 8017f90 <_fflush_r+0x14>
 8017f8c:	f000 f872 	bl	8018074 <__sinit>
 8017f90:	4b0c      	ldr	r3, [pc, #48]	; (8017fc4 <_fflush_r+0x48>)
 8017f92:	429c      	cmp	r4, r3
 8017f94:	d109      	bne.n	8017faa <_fflush_r+0x2e>
 8017f96:	686c      	ldr	r4, [r5, #4]
 8017f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f9c:	b17b      	cbz	r3, 8017fbe <_fflush_r+0x42>
 8017f9e:	4621      	mov	r1, r4
 8017fa0:	4628      	mov	r0, r5
 8017fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017fa6:	f7ff bf63 	b.w	8017e70 <__sflush_r>
 8017faa:	4b07      	ldr	r3, [pc, #28]	; (8017fc8 <_fflush_r+0x4c>)
 8017fac:	429c      	cmp	r4, r3
 8017fae:	d101      	bne.n	8017fb4 <_fflush_r+0x38>
 8017fb0:	68ac      	ldr	r4, [r5, #8]
 8017fb2:	e7f1      	b.n	8017f98 <_fflush_r+0x1c>
 8017fb4:	4b05      	ldr	r3, [pc, #20]	; (8017fcc <_fflush_r+0x50>)
 8017fb6:	429c      	cmp	r4, r3
 8017fb8:	bf08      	it	eq
 8017fba:	68ec      	ldreq	r4, [r5, #12]
 8017fbc:	e7ec      	b.n	8017f98 <_fflush_r+0x1c>
 8017fbe:	2000      	movs	r0, #0
 8017fc0:	bd38      	pop	{r3, r4, r5, pc}
 8017fc2:	bf00      	nop
 8017fc4:	0801a750 	.word	0x0801a750
 8017fc8:	0801a770 	.word	0x0801a770
 8017fcc:	0801a730 	.word	0x0801a730

08017fd0 <fflush>:
 8017fd0:	4601      	mov	r1, r0
 8017fd2:	b920      	cbnz	r0, 8017fde <fflush+0xe>
 8017fd4:	4b04      	ldr	r3, [pc, #16]	; (8017fe8 <fflush+0x18>)
 8017fd6:	4905      	ldr	r1, [pc, #20]	; (8017fec <fflush+0x1c>)
 8017fd8:	6818      	ldr	r0, [r3, #0]
 8017fda:	f000 b8d3 	b.w	8018184 <_fwalk_reent>
 8017fde:	4b04      	ldr	r3, [pc, #16]	; (8017ff0 <fflush+0x20>)
 8017fe0:	6818      	ldr	r0, [r3, #0]
 8017fe2:	f7ff bfcb 	b.w	8017f7c <_fflush_r>
 8017fe6:	bf00      	nop
 8017fe8:	0801a694 	.word	0x0801a694
 8017fec:	08017f7d 	.word	0x08017f7d
 8017ff0:	2000002c 	.word	0x2000002c

08017ff4 <std>:
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	b510      	push	{r4, lr}
 8017ff8:	4604      	mov	r4, r0
 8017ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8017ffe:	6083      	str	r3, [r0, #8]
 8018000:	8181      	strh	r1, [r0, #12]
 8018002:	6643      	str	r3, [r0, #100]	; 0x64
 8018004:	81c2      	strh	r2, [r0, #14]
 8018006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801800a:	6183      	str	r3, [r0, #24]
 801800c:	4619      	mov	r1, r3
 801800e:	2208      	movs	r2, #8
 8018010:	305c      	adds	r0, #92	; 0x5c
 8018012:	f7fd f9c0 	bl	8015396 <memset>
 8018016:	4b05      	ldr	r3, [pc, #20]	; (801802c <std+0x38>)
 8018018:	6263      	str	r3, [r4, #36]	; 0x24
 801801a:	4b05      	ldr	r3, [pc, #20]	; (8018030 <std+0x3c>)
 801801c:	62a3      	str	r3, [r4, #40]	; 0x28
 801801e:	4b05      	ldr	r3, [pc, #20]	; (8018034 <std+0x40>)
 8018020:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018022:	4b05      	ldr	r3, [pc, #20]	; (8018038 <std+0x44>)
 8018024:	6224      	str	r4, [r4, #32]
 8018026:	6323      	str	r3, [r4, #48]	; 0x30
 8018028:	bd10      	pop	{r4, pc}
 801802a:	bf00      	nop
 801802c:	08019f2d 	.word	0x08019f2d
 8018030:	08019f4f 	.word	0x08019f4f
 8018034:	08019f87 	.word	0x08019f87
 8018038:	08019fab 	.word	0x08019fab

0801803c <_cleanup_r>:
 801803c:	4901      	ldr	r1, [pc, #4]	; (8018044 <_cleanup_r+0x8>)
 801803e:	f000 b8a1 	b.w	8018184 <_fwalk_reent>
 8018042:	bf00      	nop
 8018044:	08017f7d 	.word	0x08017f7d

08018048 <__sfmoreglue>:
 8018048:	b570      	push	{r4, r5, r6, lr}
 801804a:	1e4a      	subs	r2, r1, #1
 801804c:	2568      	movs	r5, #104	; 0x68
 801804e:	4355      	muls	r5, r2
 8018050:	460e      	mov	r6, r1
 8018052:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8018056:	f001 f8d5 	bl	8019204 <_malloc_r>
 801805a:	4604      	mov	r4, r0
 801805c:	b140      	cbz	r0, 8018070 <__sfmoreglue+0x28>
 801805e:	2100      	movs	r1, #0
 8018060:	e9c0 1600 	strd	r1, r6, [r0]
 8018064:	300c      	adds	r0, #12
 8018066:	60a0      	str	r0, [r4, #8]
 8018068:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801806c:	f7fd f993 	bl	8015396 <memset>
 8018070:	4620      	mov	r0, r4
 8018072:	bd70      	pop	{r4, r5, r6, pc}

08018074 <__sinit>:
 8018074:	6983      	ldr	r3, [r0, #24]
 8018076:	b510      	push	{r4, lr}
 8018078:	4604      	mov	r4, r0
 801807a:	bb33      	cbnz	r3, 80180ca <__sinit+0x56>
 801807c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8018080:	6503      	str	r3, [r0, #80]	; 0x50
 8018082:	4b12      	ldr	r3, [pc, #72]	; (80180cc <__sinit+0x58>)
 8018084:	4a12      	ldr	r2, [pc, #72]	; (80180d0 <__sinit+0x5c>)
 8018086:	681b      	ldr	r3, [r3, #0]
 8018088:	6282      	str	r2, [r0, #40]	; 0x28
 801808a:	4298      	cmp	r0, r3
 801808c:	bf04      	itt	eq
 801808e:	2301      	moveq	r3, #1
 8018090:	6183      	streq	r3, [r0, #24]
 8018092:	f000 f81f 	bl	80180d4 <__sfp>
 8018096:	6060      	str	r0, [r4, #4]
 8018098:	4620      	mov	r0, r4
 801809a:	f000 f81b 	bl	80180d4 <__sfp>
 801809e:	60a0      	str	r0, [r4, #8]
 80180a0:	4620      	mov	r0, r4
 80180a2:	f000 f817 	bl	80180d4 <__sfp>
 80180a6:	2200      	movs	r2, #0
 80180a8:	60e0      	str	r0, [r4, #12]
 80180aa:	2104      	movs	r1, #4
 80180ac:	6860      	ldr	r0, [r4, #4]
 80180ae:	f7ff ffa1 	bl	8017ff4 <std>
 80180b2:	2201      	movs	r2, #1
 80180b4:	2109      	movs	r1, #9
 80180b6:	68a0      	ldr	r0, [r4, #8]
 80180b8:	f7ff ff9c 	bl	8017ff4 <std>
 80180bc:	2202      	movs	r2, #2
 80180be:	2112      	movs	r1, #18
 80180c0:	68e0      	ldr	r0, [r4, #12]
 80180c2:	f7ff ff97 	bl	8017ff4 <std>
 80180c6:	2301      	movs	r3, #1
 80180c8:	61a3      	str	r3, [r4, #24]
 80180ca:	bd10      	pop	{r4, pc}
 80180cc:	0801a694 	.word	0x0801a694
 80180d0:	0801803d 	.word	0x0801803d

080180d4 <__sfp>:
 80180d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180d6:	4b1b      	ldr	r3, [pc, #108]	; (8018144 <__sfp+0x70>)
 80180d8:	681e      	ldr	r6, [r3, #0]
 80180da:	69b3      	ldr	r3, [r6, #24]
 80180dc:	4607      	mov	r7, r0
 80180de:	b913      	cbnz	r3, 80180e6 <__sfp+0x12>
 80180e0:	4630      	mov	r0, r6
 80180e2:	f7ff ffc7 	bl	8018074 <__sinit>
 80180e6:	3648      	adds	r6, #72	; 0x48
 80180e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80180ec:	3b01      	subs	r3, #1
 80180ee:	d503      	bpl.n	80180f8 <__sfp+0x24>
 80180f0:	6833      	ldr	r3, [r6, #0]
 80180f2:	b133      	cbz	r3, 8018102 <__sfp+0x2e>
 80180f4:	6836      	ldr	r6, [r6, #0]
 80180f6:	e7f7      	b.n	80180e8 <__sfp+0x14>
 80180f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80180fc:	b16d      	cbz	r5, 801811a <__sfp+0x46>
 80180fe:	3468      	adds	r4, #104	; 0x68
 8018100:	e7f4      	b.n	80180ec <__sfp+0x18>
 8018102:	2104      	movs	r1, #4
 8018104:	4638      	mov	r0, r7
 8018106:	f7ff ff9f 	bl	8018048 <__sfmoreglue>
 801810a:	6030      	str	r0, [r6, #0]
 801810c:	2800      	cmp	r0, #0
 801810e:	d1f1      	bne.n	80180f4 <__sfp+0x20>
 8018110:	230c      	movs	r3, #12
 8018112:	603b      	str	r3, [r7, #0]
 8018114:	4604      	mov	r4, r0
 8018116:	4620      	mov	r0, r4
 8018118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801811a:	4b0b      	ldr	r3, [pc, #44]	; (8018148 <__sfp+0x74>)
 801811c:	6665      	str	r5, [r4, #100]	; 0x64
 801811e:	e9c4 5500 	strd	r5, r5, [r4]
 8018122:	60a5      	str	r5, [r4, #8]
 8018124:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8018128:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801812c:	2208      	movs	r2, #8
 801812e:	4629      	mov	r1, r5
 8018130:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8018134:	f7fd f92f 	bl	8015396 <memset>
 8018138:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801813c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018140:	e7e9      	b.n	8018116 <__sfp+0x42>
 8018142:	bf00      	nop
 8018144:	0801a694 	.word	0x0801a694
 8018148:	ffff0001 	.word	0xffff0001

0801814c <_fwalk>:
 801814c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018150:	4688      	mov	r8, r1
 8018152:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018156:	2600      	movs	r6, #0
 8018158:	b914      	cbnz	r4, 8018160 <_fwalk+0x14>
 801815a:	4630      	mov	r0, r6
 801815c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018160:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8018164:	3f01      	subs	r7, #1
 8018166:	d501      	bpl.n	801816c <_fwalk+0x20>
 8018168:	6824      	ldr	r4, [r4, #0]
 801816a:	e7f5      	b.n	8018158 <_fwalk+0xc>
 801816c:	89ab      	ldrh	r3, [r5, #12]
 801816e:	2b01      	cmp	r3, #1
 8018170:	d906      	bls.n	8018180 <_fwalk+0x34>
 8018172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018176:	3301      	adds	r3, #1
 8018178:	d002      	beq.n	8018180 <_fwalk+0x34>
 801817a:	4628      	mov	r0, r5
 801817c:	47c0      	blx	r8
 801817e:	4306      	orrs	r6, r0
 8018180:	3568      	adds	r5, #104	; 0x68
 8018182:	e7ef      	b.n	8018164 <_fwalk+0x18>

08018184 <_fwalk_reent>:
 8018184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018188:	4680      	mov	r8, r0
 801818a:	4689      	mov	r9, r1
 801818c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018190:	2600      	movs	r6, #0
 8018192:	b914      	cbnz	r4, 801819a <_fwalk_reent+0x16>
 8018194:	4630      	mov	r0, r6
 8018196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801819a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801819e:	3f01      	subs	r7, #1
 80181a0:	d501      	bpl.n	80181a6 <_fwalk_reent+0x22>
 80181a2:	6824      	ldr	r4, [r4, #0]
 80181a4:	e7f5      	b.n	8018192 <_fwalk_reent+0xe>
 80181a6:	89ab      	ldrh	r3, [r5, #12]
 80181a8:	2b01      	cmp	r3, #1
 80181aa:	d907      	bls.n	80181bc <_fwalk_reent+0x38>
 80181ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80181b0:	3301      	adds	r3, #1
 80181b2:	d003      	beq.n	80181bc <_fwalk_reent+0x38>
 80181b4:	4629      	mov	r1, r5
 80181b6:	4640      	mov	r0, r8
 80181b8:	47c8      	blx	r9
 80181ba:	4306      	orrs	r6, r0
 80181bc:	3568      	adds	r5, #104	; 0x68
 80181be:	e7ee      	b.n	801819e <_fwalk_reent+0x1a>

080181c0 <rshift>:
 80181c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80181c2:	6906      	ldr	r6, [r0, #16]
 80181c4:	114b      	asrs	r3, r1, #5
 80181c6:	429e      	cmp	r6, r3
 80181c8:	f100 0414 	add.w	r4, r0, #20
 80181cc:	dd30      	ble.n	8018230 <rshift+0x70>
 80181ce:	f011 011f 	ands.w	r1, r1, #31
 80181d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80181d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80181da:	d108      	bne.n	80181ee <rshift+0x2e>
 80181dc:	4621      	mov	r1, r4
 80181de:	42b2      	cmp	r2, r6
 80181e0:	460b      	mov	r3, r1
 80181e2:	d211      	bcs.n	8018208 <rshift+0x48>
 80181e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80181e8:	f841 3b04 	str.w	r3, [r1], #4
 80181ec:	e7f7      	b.n	80181de <rshift+0x1e>
 80181ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80181f2:	f1c1 0c20 	rsb	ip, r1, #32
 80181f6:	40cd      	lsrs	r5, r1
 80181f8:	3204      	adds	r2, #4
 80181fa:	4623      	mov	r3, r4
 80181fc:	42b2      	cmp	r2, r6
 80181fe:	4617      	mov	r7, r2
 8018200:	d30c      	bcc.n	801821c <rshift+0x5c>
 8018202:	601d      	str	r5, [r3, #0]
 8018204:	b105      	cbz	r5, 8018208 <rshift+0x48>
 8018206:	3304      	adds	r3, #4
 8018208:	1b1a      	subs	r2, r3, r4
 801820a:	42a3      	cmp	r3, r4
 801820c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018210:	bf08      	it	eq
 8018212:	2300      	moveq	r3, #0
 8018214:	6102      	str	r2, [r0, #16]
 8018216:	bf08      	it	eq
 8018218:	6143      	streq	r3, [r0, #20]
 801821a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801821c:	683f      	ldr	r7, [r7, #0]
 801821e:	fa07 f70c 	lsl.w	r7, r7, ip
 8018222:	433d      	orrs	r5, r7
 8018224:	f843 5b04 	str.w	r5, [r3], #4
 8018228:	f852 5b04 	ldr.w	r5, [r2], #4
 801822c:	40cd      	lsrs	r5, r1
 801822e:	e7e5      	b.n	80181fc <rshift+0x3c>
 8018230:	4623      	mov	r3, r4
 8018232:	e7e9      	b.n	8018208 <rshift+0x48>

08018234 <__hexdig_fun>:
 8018234:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018238:	2b09      	cmp	r3, #9
 801823a:	d802      	bhi.n	8018242 <__hexdig_fun+0xe>
 801823c:	3820      	subs	r0, #32
 801823e:	b2c0      	uxtb	r0, r0
 8018240:	4770      	bx	lr
 8018242:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8018246:	2b05      	cmp	r3, #5
 8018248:	d801      	bhi.n	801824e <__hexdig_fun+0x1a>
 801824a:	3847      	subs	r0, #71	; 0x47
 801824c:	e7f7      	b.n	801823e <__hexdig_fun+0xa>
 801824e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8018252:	2b05      	cmp	r3, #5
 8018254:	d801      	bhi.n	801825a <__hexdig_fun+0x26>
 8018256:	3827      	subs	r0, #39	; 0x27
 8018258:	e7f1      	b.n	801823e <__hexdig_fun+0xa>
 801825a:	2000      	movs	r0, #0
 801825c:	4770      	bx	lr

0801825e <__gethex>:
 801825e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018262:	b08b      	sub	sp, #44	; 0x2c
 8018264:	468a      	mov	sl, r1
 8018266:	9002      	str	r0, [sp, #8]
 8018268:	9816      	ldr	r0, [sp, #88]	; 0x58
 801826a:	9306      	str	r3, [sp, #24]
 801826c:	4690      	mov	r8, r2
 801826e:	f000 fadf 	bl	8018830 <__localeconv_l>
 8018272:	6803      	ldr	r3, [r0, #0]
 8018274:	9303      	str	r3, [sp, #12]
 8018276:	4618      	mov	r0, r3
 8018278:	f7ef fee2 	bl	8008040 <strlen>
 801827c:	9b03      	ldr	r3, [sp, #12]
 801827e:	9001      	str	r0, [sp, #4]
 8018280:	4403      	add	r3, r0
 8018282:	f04f 0b00 	mov.w	fp, #0
 8018286:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801828a:	9307      	str	r3, [sp, #28]
 801828c:	f8da 3000 	ldr.w	r3, [sl]
 8018290:	3302      	adds	r3, #2
 8018292:	461f      	mov	r7, r3
 8018294:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018298:	2830      	cmp	r0, #48	; 0x30
 801829a:	d06c      	beq.n	8018376 <__gethex+0x118>
 801829c:	f7ff ffca 	bl	8018234 <__hexdig_fun>
 80182a0:	4604      	mov	r4, r0
 80182a2:	2800      	cmp	r0, #0
 80182a4:	d16a      	bne.n	801837c <__gethex+0x11e>
 80182a6:	9a01      	ldr	r2, [sp, #4]
 80182a8:	9903      	ldr	r1, [sp, #12]
 80182aa:	4638      	mov	r0, r7
 80182ac:	f001 fe81 	bl	8019fb2 <strncmp>
 80182b0:	2800      	cmp	r0, #0
 80182b2:	d166      	bne.n	8018382 <__gethex+0x124>
 80182b4:	9b01      	ldr	r3, [sp, #4]
 80182b6:	5cf8      	ldrb	r0, [r7, r3]
 80182b8:	18fe      	adds	r6, r7, r3
 80182ba:	f7ff ffbb 	bl	8018234 <__hexdig_fun>
 80182be:	2800      	cmp	r0, #0
 80182c0:	d062      	beq.n	8018388 <__gethex+0x12a>
 80182c2:	4633      	mov	r3, r6
 80182c4:	7818      	ldrb	r0, [r3, #0]
 80182c6:	2830      	cmp	r0, #48	; 0x30
 80182c8:	461f      	mov	r7, r3
 80182ca:	f103 0301 	add.w	r3, r3, #1
 80182ce:	d0f9      	beq.n	80182c4 <__gethex+0x66>
 80182d0:	f7ff ffb0 	bl	8018234 <__hexdig_fun>
 80182d4:	fab0 f580 	clz	r5, r0
 80182d8:	096d      	lsrs	r5, r5, #5
 80182da:	4634      	mov	r4, r6
 80182dc:	f04f 0b01 	mov.w	fp, #1
 80182e0:	463a      	mov	r2, r7
 80182e2:	4616      	mov	r6, r2
 80182e4:	3201      	adds	r2, #1
 80182e6:	7830      	ldrb	r0, [r6, #0]
 80182e8:	f7ff ffa4 	bl	8018234 <__hexdig_fun>
 80182ec:	2800      	cmp	r0, #0
 80182ee:	d1f8      	bne.n	80182e2 <__gethex+0x84>
 80182f0:	9a01      	ldr	r2, [sp, #4]
 80182f2:	9903      	ldr	r1, [sp, #12]
 80182f4:	4630      	mov	r0, r6
 80182f6:	f001 fe5c 	bl	8019fb2 <strncmp>
 80182fa:	b950      	cbnz	r0, 8018312 <__gethex+0xb4>
 80182fc:	b954      	cbnz	r4, 8018314 <__gethex+0xb6>
 80182fe:	9b01      	ldr	r3, [sp, #4]
 8018300:	18f4      	adds	r4, r6, r3
 8018302:	4622      	mov	r2, r4
 8018304:	4616      	mov	r6, r2
 8018306:	3201      	adds	r2, #1
 8018308:	7830      	ldrb	r0, [r6, #0]
 801830a:	f7ff ff93 	bl	8018234 <__hexdig_fun>
 801830e:	2800      	cmp	r0, #0
 8018310:	d1f8      	bne.n	8018304 <__gethex+0xa6>
 8018312:	b10c      	cbz	r4, 8018318 <__gethex+0xba>
 8018314:	1ba4      	subs	r4, r4, r6
 8018316:	00a4      	lsls	r4, r4, #2
 8018318:	7833      	ldrb	r3, [r6, #0]
 801831a:	2b50      	cmp	r3, #80	; 0x50
 801831c:	d001      	beq.n	8018322 <__gethex+0xc4>
 801831e:	2b70      	cmp	r3, #112	; 0x70
 8018320:	d140      	bne.n	80183a4 <__gethex+0x146>
 8018322:	7873      	ldrb	r3, [r6, #1]
 8018324:	2b2b      	cmp	r3, #43	; 0x2b
 8018326:	d031      	beq.n	801838c <__gethex+0x12e>
 8018328:	2b2d      	cmp	r3, #45	; 0x2d
 801832a:	d033      	beq.n	8018394 <__gethex+0x136>
 801832c:	1c71      	adds	r1, r6, #1
 801832e:	f04f 0900 	mov.w	r9, #0
 8018332:	7808      	ldrb	r0, [r1, #0]
 8018334:	f7ff ff7e 	bl	8018234 <__hexdig_fun>
 8018338:	1e43      	subs	r3, r0, #1
 801833a:	b2db      	uxtb	r3, r3
 801833c:	2b18      	cmp	r3, #24
 801833e:	d831      	bhi.n	80183a4 <__gethex+0x146>
 8018340:	f1a0 0210 	sub.w	r2, r0, #16
 8018344:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018348:	f7ff ff74 	bl	8018234 <__hexdig_fun>
 801834c:	1e43      	subs	r3, r0, #1
 801834e:	b2db      	uxtb	r3, r3
 8018350:	2b18      	cmp	r3, #24
 8018352:	d922      	bls.n	801839a <__gethex+0x13c>
 8018354:	f1b9 0f00 	cmp.w	r9, #0
 8018358:	d000      	beq.n	801835c <__gethex+0xfe>
 801835a:	4252      	negs	r2, r2
 801835c:	4414      	add	r4, r2
 801835e:	f8ca 1000 	str.w	r1, [sl]
 8018362:	b30d      	cbz	r5, 80183a8 <__gethex+0x14a>
 8018364:	f1bb 0f00 	cmp.w	fp, #0
 8018368:	bf0c      	ite	eq
 801836a:	2706      	moveq	r7, #6
 801836c:	2700      	movne	r7, #0
 801836e:	4638      	mov	r0, r7
 8018370:	b00b      	add	sp, #44	; 0x2c
 8018372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018376:	f10b 0b01 	add.w	fp, fp, #1
 801837a:	e78a      	b.n	8018292 <__gethex+0x34>
 801837c:	2500      	movs	r5, #0
 801837e:	462c      	mov	r4, r5
 8018380:	e7ae      	b.n	80182e0 <__gethex+0x82>
 8018382:	463e      	mov	r6, r7
 8018384:	2501      	movs	r5, #1
 8018386:	e7c7      	b.n	8018318 <__gethex+0xba>
 8018388:	4604      	mov	r4, r0
 801838a:	e7fb      	b.n	8018384 <__gethex+0x126>
 801838c:	f04f 0900 	mov.w	r9, #0
 8018390:	1cb1      	adds	r1, r6, #2
 8018392:	e7ce      	b.n	8018332 <__gethex+0xd4>
 8018394:	f04f 0901 	mov.w	r9, #1
 8018398:	e7fa      	b.n	8018390 <__gethex+0x132>
 801839a:	230a      	movs	r3, #10
 801839c:	fb03 0202 	mla	r2, r3, r2, r0
 80183a0:	3a10      	subs	r2, #16
 80183a2:	e7cf      	b.n	8018344 <__gethex+0xe6>
 80183a4:	4631      	mov	r1, r6
 80183a6:	e7da      	b.n	801835e <__gethex+0x100>
 80183a8:	1bf3      	subs	r3, r6, r7
 80183aa:	3b01      	subs	r3, #1
 80183ac:	4629      	mov	r1, r5
 80183ae:	2b07      	cmp	r3, #7
 80183b0:	dc49      	bgt.n	8018446 <__gethex+0x1e8>
 80183b2:	9802      	ldr	r0, [sp, #8]
 80183b4:	f000 faca 	bl	801894c <_Balloc>
 80183b8:	9b01      	ldr	r3, [sp, #4]
 80183ba:	f100 0914 	add.w	r9, r0, #20
 80183be:	f04f 0b00 	mov.w	fp, #0
 80183c2:	f1c3 0301 	rsb	r3, r3, #1
 80183c6:	4605      	mov	r5, r0
 80183c8:	f8cd 9010 	str.w	r9, [sp, #16]
 80183cc:	46da      	mov	sl, fp
 80183ce:	9308      	str	r3, [sp, #32]
 80183d0:	42b7      	cmp	r7, r6
 80183d2:	d33b      	bcc.n	801844c <__gethex+0x1ee>
 80183d4:	9804      	ldr	r0, [sp, #16]
 80183d6:	f840 ab04 	str.w	sl, [r0], #4
 80183da:	eba0 0009 	sub.w	r0, r0, r9
 80183de:	1080      	asrs	r0, r0, #2
 80183e0:	6128      	str	r0, [r5, #16]
 80183e2:	0147      	lsls	r7, r0, #5
 80183e4:	4650      	mov	r0, sl
 80183e6:	f000 fb75 	bl	8018ad4 <__hi0bits>
 80183ea:	f8d8 6000 	ldr.w	r6, [r8]
 80183ee:	1a3f      	subs	r7, r7, r0
 80183f0:	42b7      	cmp	r7, r6
 80183f2:	dd64      	ble.n	80184be <__gethex+0x260>
 80183f4:	1bbf      	subs	r7, r7, r6
 80183f6:	4639      	mov	r1, r7
 80183f8:	4628      	mov	r0, r5
 80183fa:	f000 fe85 	bl	8019108 <__any_on>
 80183fe:	4682      	mov	sl, r0
 8018400:	b178      	cbz	r0, 8018422 <__gethex+0x1c4>
 8018402:	1e7b      	subs	r3, r7, #1
 8018404:	1159      	asrs	r1, r3, #5
 8018406:	f003 021f 	and.w	r2, r3, #31
 801840a:	f04f 0a01 	mov.w	sl, #1
 801840e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018412:	fa0a f202 	lsl.w	r2, sl, r2
 8018416:	420a      	tst	r2, r1
 8018418:	d003      	beq.n	8018422 <__gethex+0x1c4>
 801841a:	4553      	cmp	r3, sl
 801841c:	dc46      	bgt.n	80184ac <__gethex+0x24e>
 801841e:	f04f 0a02 	mov.w	sl, #2
 8018422:	4639      	mov	r1, r7
 8018424:	4628      	mov	r0, r5
 8018426:	f7ff fecb 	bl	80181c0 <rshift>
 801842a:	443c      	add	r4, r7
 801842c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018430:	42a3      	cmp	r3, r4
 8018432:	da52      	bge.n	80184da <__gethex+0x27c>
 8018434:	4629      	mov	r1, r5
 8018436:	9802      	ldr	r0, [sp, #8]
 8018438:	f000 fabc 	bl	80189b4 <_Bfree>
 801843c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801843e:	2300      	movs	r3, #0
 8018440:	6013      	str	r3, [r2, #0]
 8018442:	27a3      	movs	r7, #163	; 0xa3
 8018444:	e793      	b.n	801836e <__gethex+0x110>
 8018446:	3101      	adds	r1, #1
 8018448:	105b      	asrs	r3, r3, #1
 801844a:	e7b0      	b.n	80183ae <__gethex+0x150>
 801844c:	1e73      	subs	r3, r6, #1
 801844e:	9305      	str	r3, [sp, #20]
 8018450:	9a07      	ldr	r2, [sp, #28]
 8018452:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018456:	4293      	cmp	r3, r2
 8018458:	d018      	beq.n	801848c <__gethex+0x22e>
 801845a:	f1bb 0f20 	cmp.w	fp, #32
 801845e:	d107      	bne.n	8018470 <__gethex+0x212>
 8018460:	9b04      	ldr	r3, [sp, #16]
 8018462:	f8c3 a000 	str.w	sl, [r3]
 8018466:	3304      	adds	r3, #4
 8018468:	f04f 0a00 	mov.w	sl, #0
 801846c:	9304      	str	r3, [sp, #16]
 801846e:	46d3      	mov	fp, sl
 8018470:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018474:	f7ff fede 	bl	8018234 <__hexdig_fun>
 8018478:	f000 000f 	and.w	r0, r0, #15
 801847c:	fa00 f00b 	lsl.w	r0, r0, fp
 8018480:	ea4a 0a00 	orr.w	sl, sl, r0
 8018484:	f10b 0b04 	add.w	fp, fp, #4
 8018488:	9b05      	ldr	r3, [sp, #20]
 801848a:	e00d      	b.n	80184a8 <__gethex+0x24a>
 801848c:	9b05      	ldr	r3, [sp, #20]
 801848e:	9a08      	ldr	r2, [sp, #32]
 8018490:	4413      	add	r3, r2
 8018492:	42bb      	cmp	r3, r7
 8018494:	d3e1      	bcc.n	801845a <__gethex+0x1fc>
 8018496:	4618      	mov	r0, r3
 8018498:	9a01      	ldr	r2, [sp, #4]
 801849a:	9903      	ldr	r1, [sp, #12]
 801849c:	9309      	str	r3, [sp, #36]	; 0x24
 801849e:	f001 fd88 	bl	8019fb2 <strncmp>
 80184a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80184a4:	2800      	cmp	r0, #0
 80184a6:	d1d8      	bne.n	801845a <__gethex+0x1fc>
 80184a8:	461e      	mov	r6, r3
 80184aa:	e791      	b.n	80183d0 <__gethex+0x172>
 80184ac:	1eb9      	subs	r1, r7, #2
 80184ae:	4628      	mov	r0, r5
 80184b0:	f000 fe2a 	bl	8019108 <__any_on>
 80184b4:	2800      	cmp	r0, #0
 80184b6:	d0b2      	beq.n	801841e <__gethex+0x1c0>
 80184b8:	f04f 0a03 	mov.w	sl, #3
 80184bc:	e7b1      	b.n	8018422 <__gethex+0x1c4>
 80184be:	da09      	bge.n	80184d4 <__gethex+0x276>
 80184c0:	1bf7      	subs	r7, r6, r7
 80184c2:	4629      	mov	r1, r5
 80184c4:	463a      	mov	r2, r7
 80184c6:	9802      	ldr	r0, [sp, #8]
 80184c8:	f000 fc40 	bl	8018d4c <__lshift>
 80184cc:	1be4      	subs	r4, r4, r7
 80184ce:	4605      	mov	r5, r0
 80184d0:	f100 0914 	add.w	r9, r0, #20
 80184d4:	f04f 0a00 	mov.w	sl, #0
 80184d8:	e7a8      	b.n	801842c <__gethex+0x1ce>
 80184da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80184de:	42a0      	cmp	r0, r4
 80184e0:	dd6a      	ble.n	80185b8 <__gethex+0x35a>
 80184e2:	1b04      	subs	r4, r0, r4
 80184e4:	42a6      	cmp	r6, r4
 80184e6:	dc2e      	bgt.n	8018546 <__gethex+0x2e8>
 80184e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80184ec:	2b02      	cmp	r3, #2
 80184ee:	d022      	beq.n	8018536 <__gethex+0x2d8>
 80184f0:	2b03      	cmp	r3, #3
 80184f2:	d024      	beq.n	801853e <__gethex+0x2e0>
 80184f4:	2b01      	cmp	r3, #1
 80184f6:	d115      	bne.n	8018524 <__gethex+0x2c6>
 80184f8:	42a6      	cmp	r6, r4
 80184fa:	d113      	bne.n	8018524 <__gethex+0x2c6>
 80184fc:	2e01      	cmp	r6, #1
 80184fe:	dc0b      	bgt.n	8018518 <__gethex+0x2ba>
 8018500:	9a06      	ldr	r2, [sp, #24]
 8018502:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018506:	6013      	str	r3, [r2, #0]
 8018508:	2301      	movs	r3, #1
 801850a:	612b      	str	r3, [r5, #16]
 801850c:	f8c9 3000 	str.w	r3, [r9]
 8018510:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018512:	2762      	movs	r7, #98	; 0x62
 8018514:	601d      	str	r5, [r3, #0]
 8018516:	e72a      	b.n	801836e <__gethex+0x110>
 8018518:	1e71      	subs	r1, r6, #1
 801851a:	4628      	mov	r0, r5
 801851c:	f000 fdf4 	bl	8019108 <__any_on>
 8018520:	2800      	cmp	r0, #0
 8018522:	d1ed      	bne.n	8018500 <__gethex+0x2a2>
 8018524:	4629      	mov	r1, r5
 8018526:	9802      	ldr	r0, [sp, #8]
 8018528:	f000 fa44 	bl	80189b4 <_Bfree>
 801852c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801852e:	2300      	movs	r3, #0
 8018530:	6013      	str	r3, [r2, #0]
 8018532:	2750      	movs	r7, #80	; 0x50
 8018534:	e71b      	b.n	801836e <__gethex+0x110>
 8018536:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018538:	2b00      	cmp	r3, #0
 801853a:	d0e1      	beq.n	8018500 <__gethex+0x2a2>
 801853c:	e7f2      	b.n	8018524 <__gethex+0x2c6>
 801853e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018540:	2b00      	cmp	r3, #0
 8018542:	d1dd      	bne.n	8018500 <__gethex+0x2a2>
 8018544:	e7ee      	b.n	8018524 <__gethex+0x2c6>
 8018546:	1e67      	subs	r7, r4, #1
 8018548:	f1ba 0f00 	cmp.w	sl, #0
 801854c:	d131      	bne.n	80185b2 <__gethex+0x354>
 801854e:	b127      	cbz	r7, 801855a <__gethex+0x2fc>
 8018550:	4639      	mov	r1, r7
 8018552:	4628      	mov	r0, r5
 8018554:	f000 fdd8 	bl	8019108 <__any_on>
 8018558:	4682      	mov	sl, r0
 801855a:	117a      	asrs	r2, r7, #5
 801855c:	2301      	movs	r3, #1
 801855e:	f007 071f 	and.w	r7, r7, #31
 8018562:	fa03 f707 	lsl.w	r7, r3, r7
 8018566:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801856a:	4621      	mov	r1, r4
 801856c:	421f      	tst	r7, r3
 801856e:	4628      	mov	r0, r5
 8018570:	bf18      	it	ne
 8018572:	f04a 0a02 	orrne.w	sl, sl, #2
 8018576:	1b36      	subs	r6, r6, r4
 8018578:	f7ff fe22 	bl	80181c0 <rshift>
 801857c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8018580:	2702      	movs	r7, #2
 8018582:	f1ba 0f00 	cmp.w	sl, #0
 8018586:	d048      	beq.n	801861a <__gethex+0x3bc>
 8018588:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801858c:	2b02      	cmp	r3, #2
 801858e:	d015      	beq.n	80185bc <__gethex+0x35e>
 8018590:	2b03      	cmp	r3, #3
 8018592:	d017      	beq.n	80185c4 <__gethex+0x366>
 8018594:	2b01      	cmp	r3, #1
 8018596:	d109      	bne.n	80185ac <__gethex+0x34e>
 8018598:	f01a 0f02 	tst.w	sl, #2
 801859c:	d006      	beq.n	80185ac <__gethex+0x34e>
 801859e:	f8d9 3000 	ldr.w	r3, [r9]
 80185a2:	ea4a 0a03 	orr.w	sl, sl, r3
 80185a6:	f01a 0f01 	tst.w	sl, #1
 80185aa:	d10e      	bne.n	80185ca <__gethex+0x36c>
 80185ac:	f047 0710 	orr.w	r7, r7, #16
 80185b0:	e033      	b.n	801861a <__gethex+0x3bc>
 80185b2:	f04f 0a01 	mov.w	sl, #1
 80185b6:	e7d0      	b.n	801855a <__gethex+0x2fc>
 80185b8:	2701      	movs	r7, #1
 80185ba:	e7e2      	b.n	8018582 <__gethex+0x324>
 80185bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80185be:	f1c3 0301 	rsb	r3, r3, #1
 80185c2:	9315      	str	r3, [sp, #84]	; 0x54
 80185c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	d0f0      	beq.n	80185ac <__gethex+0x34e>
 80185ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80185ce:	f105 0314 	add.w	r3, r5, #20
 80185d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80185d6:	eb03 010a 	add.w	r1, r3, sl
 80185da:	f04f 0c00 	mov.w	ip, #0
 80185de:	4618      	mov	r0, r3
 80185e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80185e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80185e8:	d01c      	beq.n	8018624 <__gethex+0x3c6>
 80185ea:	3201      	adds	r2, #1
 80185ec:	6002      	str	r2, [r0, #0]
 80185ee:	2f02      	cmp	r7, #2
 80185f0:	f105 0314 	add.w	r3, r5, #20
 80185f4:	d138      	bne.n	8018668 <__gethex+0x40a>
 80185f6:	f8d8 2000 	ldr.w	r2, [r8]
 80185fa:	3a01      	subs	r2, #1
 80185fc:	42b2      	cmp	r2, r6
 80185fe:	d10a      	bne.n	8018616 <__gethex+0x3b8>
 8018600:	1171      	asrs	r1, r6, #5
 8018602:	2201      	movs	r2, #1
 8018604:	f006 061f 	and.w	r6, r6, #31
 8018608:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801860c:	fa02 f606 	lsl.w	r6, r2, r6
 8018610:	421e      	tst	r6, r3
 8018612:	bf18      	it	ne
 8018614:	4617      	movne	r7, r2
 8018616:	f047 0720 	orr.w	r7, r7, #32
 801861a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801861c:	601d      	str	r5, [r3, #0]
 801861e:	9b06      	ldr	r3, [sp, #24]
 8018620:	601c      	str	r4, [r3, #0]
 8018622:	e6a4      	b.n	801836e <__gethex+0x110>
 8018624:	4299      	cmp	r1, r3
 8018626:	f843 cc04 	str.w	ip, [r3, #-4]
 801862a:	d8d8      	bhi.n	80185de <__gethex+0x380>
 801862c:	68ab      	ldr	r3, [r5, #8]
 801862e:	4599      	cmp	r9, r3
 8018630:	db12      	blt.n	8018658 <__gethex+0x3fa>
 8018632:	6869      	ldr	r1, [r5, #4]
 8018634:	9802      	ldr	r0, [sp, #8]
 8018636:	3101      	adds	r1, #1
 8018638:	f000 f988 	bl	801894c <_Balloc>
 801863c:	692a      	ldr	r2, [r5, #16]
 801863e:	3202      	adds	r2, #2
 8018640:	f105 010c 	add.w	r1, r5, #12
 8018644:	4683      	mov	fp, r0
 8018646:	0092      	lsls	r2, r2, #2
 8018648:	300c      	adds	r0, #12
 801864a:	f7fc fe99 	bl	8015380 <memcpy>
 801864e:	4629      	mov	r1, r5
 8018650:	9802      	ldr	r0, [sp, #8]
 8018652:	f000 f9af 	bl	80189b4 <_Bfree>
 8018656:	465d      	mov	r5, fp
 8018658:	692b      	ldr	r3, [r5, #16]
 801865a:	1c5a      	adds	r2, r3, #1
 801865c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018660:	612a      	str	r2, [r5, #16]
 8018662:	2201      	movs	r2, #1
 8018664:	615a      	str	r2, [r3, #20]
 8018666:	e7c2      	b.n	80185ee <__gethex+0x390>
 8018668:	692a      	ldr	r2, [r5, #16]
 801866a:	454a      	cmp	r2, r9
 801866c:	dd0b      	ble.n	8018686 <__gethex+0x428>
 801866e:	2101      	movs	r1, #1
 8018670:	4628      	mov	r0, r5
 8018672:	f7ff fda5 	bl	80181c0 <rshift>
 8018676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801867a:	3401      	adds	r4, #1
 801867c:	42a3      	cmp	r3, r4
 801867e:	f6ff aed9 	blt.w	8018434 <__gethex+0x1d6>
 8018682:	2701      	movs	r7, #1
 8018684:	e7c7      	b.n	8018616 <__gethex+0x3b8>
 8018686:	f016 061f 	ands.w	r6, r6, #31
 801868a:	d0fa      	beq.n	8018682 <__gethex+0x424>
 801868c:	449a      	add	sl, r3
 801868e:	f1c6 0620 	rsb	r6, r6, #32
 8018692:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018696:	f000 fa1d 	bl	8018ad4 <__hi0bits>
 801869a:	42b0      	cmp	r0, r6
 801869c:	dbe7      	blt.n	801866e <__gethex+0x410>
 801869e:	e7f0      	b.n	8018682 <__gethex+0x424>

080186a0 <L_shift>:
 80186a0:	f1c2 0208 	rsb	r2, r2, #8
 80186a4:	0092      	lsls	r2, r2, #2
 80186a6:	b570      	push	{r4, r5, r6, lr}
 80186a8:	f1c2 0620 	rsb	r6, r2, #32
 80186ac:	6843      	ldr	r3, [r0, #4]
 80186ae:	6804      	ldr	r4, [r0, #0]
 80186b0:	fa03 f506 	lsl.w	r5, r3, r6
 80186b4:	432c      	orrs	r4, r5
 80186b6:	40d3      	lsrs	r3, r2
 80186b8:	6004      	str	r4, [r0, #0]
 80186ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80186be:	4288      	cmp	r0, r1
 80186c0:	d3f4      	bcc.n	80186ac <L_shift+0xc>
 80186c2:	bd70      	pop	{r4, r5, r6, pc}

080186c4 <__match>:
 80186c4:	b530      	push	{r4, r5, lr}
 80186c6:	6803      	ldr	r3, [r0, #0]
 80186c8:	3301      	adds	r3, #1
 80186ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80186ce:	b914      	cbnz	r4, 80186d6 <__match+0x12>
 80186d0:	6003      	str	r3, [r0, #0]
 80186d2:	2001      	movs	r0, #1
 80186d4:	bd30      	pop	{r4, r5, pc}
 80186d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80186da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80186de:	2d19      	cmp	r5, #25
 80186e0:	bf98      	it	ls
 80186e2:	3220      	addls	r2, #32
 80186e4:	42a2      	cmp	r2, r4
 80186e6:	d0f0      	beq.n	80186ca <__match+0x6>
 80186e8:	2000      	movs	r0, #0
 80186ea:	e7f3      	b.n	80186d4 <__match+0x10>

080186ec <__hexnan>:
 80186ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186f0:	680b      	ldr	r3, [r1, #0]
 80186f2:	6801      	ldr	r1, [r0, #0]
 80186f4:	115f      	asrs	r7, r3, #5
 80186f6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80186fa:	f013 031f 	ands.w	r3, r3, #31
 80186fe:	b087      	sub	sp, #28
 8018700:	bf18      	it	ne
 8018702:	3704      	addne	r7, #4
 8018704:	2500      	movs	r5, #0
 8018706:	1f3e      	subs	r6, r7, #4
 8018708:	4682      	mov	sl, r0
 801870a:	4690      	mov	r8, r2
 801870c:	9301      	str	r3, [sp, #4]
 801870e:	f847 5c04 	str.w	r5, [r7, #-4]
 8018712:	46b1      	mov	r9, r6
 8018714:	4634      	mov	r4, r6
 8018716:	9502      	str	r5, [sp, #8]
 8018718:	46ab      	mov	fp, r5
 801871a:	784a      	ldrb	r2, [r1, #1]
 801871c:	1c4b      	adds	r3, r1, #1
 801871e:	9303      	str	r3, [sp, #12]
 8018720:	b342      	cbz	r2, 8018774 <__hexnan+0x88>
 8018722:	4610      	mov	r0, r2
 8018724:	9105      	str	r1, [sp, #20]
 8018726:	9204      	str	r2, [sp, #16]
 8018728:	f7ff fd84 	bl	8018234 <__hexdig_fun>
 801872c:	2800      	cmp	r0, #0
 801872e:	d143      	bne.n	80187b8 <__hexnan+0xcc>
 8018730:	9a04      	ldr	r2, [sp, #16]
 8018732:	9905      	ldr	r1, [sp, #20]
 8018734:	2a20      	cmp	r2, #32
 8018736:	d818      	bhi.n	801876a <__hexnan+0x7e>
 8018738:	9b02      	ldr	r3, [sp, #8]
 801873a:	459b      	cmp	fp, r3
 801873c:	dd13      	ble.n	8018766 <__hexnan+0x7a>
 801873e:	454c      	cmp	r4, r9
 8018740:	d206      	bcs.n	8018750 <__hexnan+0x64>
 8018742:	2d07      	cmp	r5, #7
 8018744:	dc04      	bgt.n	8018750 <__hexnan+0x64>
 8018746:	462a      	mov	r2, r5
 8018748:	4649      	mov	r1, r9
 801874a:	4620      	mov	r0, r4
 801874c:	f7ff ffa8 	bl	80186a0 <L_shift>
 8018750:	4544      	cmp	r4, r8
 8018752:	d944      	bls.n	80187de <__hexnan+0xf2>
 8018754:	2300      	movs	r3, #0
 8018756:	f1a4 0904 	sub.w	r9, r4, #4
 801875a:	f844 3c04 	str.w	r3, [r4, #-4]
 801875e:	f8cd b008 	str.w	fp, [sp, #8]
 8018762:	464c      	mov	r4, r9
 8018764:	461d      	mov	r5, r3
 8018766:	9903      	ldr	r1, [sp, #12]
 8018768:	e7d7      	b.n	801871a <__hexnan+0x2e>
 801876a:	2a29      	cmp	r2, #41	; 0x29
 801876c:	d14a      	bne.n	8018804 <__hexnan+0x118>
 801876e:	3102      	adds	r1, #2
 8018770:	f8ca 1000 	str.w	r1, [sl]
 8018774:	f1bb 0f00 	cmp.w	fp, #0
 8018778:	d044      	beq.n	8018804 <__hexnan+0x118>
 801877a:	454c      	cmp	r4, r9
 801877c:	d206      	bcs.n	801878c <__hexnan+0xa0>
 801877e:	2d07      	cmp	r5, #7
 8018780:	dc04      	bgt.n	801878c <__hexnan+0xa0>
 8018782:	462a      	mov	r2, r5
 8018784:	4649      	mov	r1, r9
 8018786:	4620      	mov	r0, r4
 8018788:	f7ff ff8a 	bl	80186a0 <L_shift>
 801878c:	4544      	cmp	r4, r8
 801878e:	d928      	bls.n	80187e2 <__hexnan+0xf6>
 8018790:	4643      	mov	r3, r8
 8018792:	f854 2b04 	ldr.w	r2, [r4], #4
 8018796:	f843 2b04 	str.w	r2, [r3], #4
 801879a:	42a6      	cmp	r6, r4
 801879c:	d2f9      	bcs.n	8018792 <__hexnan+0xa6>
 801879e:	2200      	movs	r2, #0
 80187a0:	f843 2b04 	str.w	r2, [r3], #4
 80187a4:	429e      	cmp	r6, r3
 80187a6:	d2fb      	bcs.n	80187a0 <__hexnan+0xb4>
 80187a8:	6833      	ldr	r3, [r6, #0]
 80187aa:	b91b      	cbnz	r3, 80187b4 <__hexnan+0xc8>
 80187ac:	4546      	cmp	r6, r8
 80187ae:	d127      	bne.n	8018800 <__hexnan+0x114>
 80187b0:	2301      	movs	r3, #1
 80187b2:	6033      	str	r3, [r6, #0]
 80187b4:	2005      	movs	r0, #5
 80187b6:	e026      	b.n	8018806 <__hexnan+0x11a>
 80187b8:	3501      	adds	r5, #1
 80187ba:	2d08      	cmp	r5, #8
 80187bc:	f10b 0b01 	add.w	fp, fp, #1
 80187c0:	dd06      	ble.n	80187d0 <__hexnan+0xe4>
 80187c2:	4544      	cmp	r4, r8
 80187c4:	d9cf      	bls.n	8018766 <__hexnan+0x7a>
 80187c6:	2300      	movs	r3, #0
 80187c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80187cc:	2501      	movs	r5, #1
 80187ce:	3c04      	subs	r4, #4
 80187d0:	6822      	ldr	r2, [r4, #0]
 80187d2:	f000 000f 	and.w	r0, r0, #15
 80187d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80187da:	6020      	str	r0, [r4, #0]
 80187dc:	e7c3      	b.n	8018766 <__hexnan+0x7a>
 80187de:	2508      	movs	r5, #8
 80187e0:	e7c1      	b.n	8018766 <__hexnan+0x7a>
 80187e2:	9b01      	ldr	r3, [sp, #4]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d0df      	beq.n	80187a8 <__hexnan+0xbc>
 80187e8:	f04f 32ff 	mov.w	r2, #4294967295
 80187ec:	f1c3 0320 	rsb	r3, r3, #32
 80187f0:	fa22 f303 	lsr.w	r3, r2, r3
 80187f4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80187f8:	401a      	ands	r2, r3
 80187fa:	f847 2c04 	str.w	r2, [r7, #-4]
 80187fe:	e7d3      	b.n	80187a8 <__hexnan+0xbc>
 8018800:	3e04      	subs	r6, #4
 8018802:	e7d1      	b.n	80187a8 <__hexnan+0xbc>
 8018804:	2004      	movs	r0, #4
 8018806:	b007      	add	sp, #28
 8018808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801880c <__locale_ctype_ptr_l>:
 801880c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018810:	4770      	bx	lr
	...

08018814 <__locale_ctype_ptr>:
 8018814:	4b04      	ldr	r3, [pc, #16]	; (8018828 <__locale_ctype_ptr+0x14>)
 8018816:	4a05      	ldr	r2, [pc, #20]	; (801882c <__locale_ctype_ptr+0x18>)
 8018818:	681b      	ldr	r3, [r3, #0]
 801881a:	6a1b      	ldr	r3, [r3, #32]
 801881c:	2b00      	cmp	r3, #0
 801881e:	bf08      	it	eq
 8018820:	4613      	moveq	r3, r2
 8018822:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8018826:	4770      	bx	lr
 8018828:	2000002c 	.word	0x2000002c
 801882c:	20000090 	.word	0x20000090

08018830 <__localeconv_l>:
 8018830:	30f0      	adds	r0, #240	; 0xf0
 8018832:	4770      	bx	lr

08018834 <_localeconv_r>:
 8018834:	4b04      	ldr	r3, [pc, #16]	; (8018848 <_localeconv_r+0x14>)
 8018836:	681b      	ldr	r3, [r3, #0]
 8018838:	6a18      	ldr	r0, [r3, #32]
 801883a:	4b04      	ldr	r3, [pc, #16]	; (801884c <_localeconv_r+0x18>)
 801883c:	2800      	cmp	r0, #0
 801883e:	bf08      	it	eq
 8018840:	4618      	moveq	r0, r3
 8018842:	30f0      	adds	r0, #240	; 0xf0
 8018844:	4770      	bx	lr
 8018846:	bf00      	nop
 8018848:	2000002c 	.word	0x2000002c
 801884c:	20000090 	.word	0x20000090

08018850 <__swhatbuf_r>:
 8018850:	b570      	push	{r4, r5, r6, lr}
 8018852:	460e      	mov	r6, r1
 8018854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018858:	2900      	cmp	r1, #0
 801885a:	b096      	sub	sp, #88	; 0x58
 801885c:	4614      	mov	r4, r2
 801885e:	461d      	mov	r5, r3
 8018860:	da07      	bge.n	8018872 <__swhatbuf_r+0x22>
 8018862:	2300      	movs	r3, #0
 8018864:	602b      	str	r3, [r5, #0]
 8018866:	89b3      	ldrh	r3, [r6, #12]
 8018868:	061a      	lsls	r2, r3, #24
 801886a:	d410      	bmi.n	801888e <__swhatbuf_r+0x3e>
 801886c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018870:	e00e      	b.n	8018890 <__swhatbuf_r+0x40>
 8018872:	466a      	mov	r2, sp
 8018874:	f001 fd18 	bl	801a2a8 <_fstat_r>
 8018878:	2800      	cmp	r0, #0
 801887a:	dbf2      	blt.n	8018862 <__swhatbuf_r+0x12>
 801887c:	9a01      	ldr	r2, [sp, #4]
 801887e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018882:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018886:	425a      	negs	r2, r3
 8018888:	415a      	adcs	r2, r3
 801888a:	602a      	str	r2, [r5, #0]
 801888c:	e7ee      	b.n	801886c <__swhatbuf_r+0x1c>
 801888e:	2340      	movs	r3, #64	; 0x40
 8018890:	2000      	movs	r0, #0
 8018892:	6023      	str	r3, [r4, #0]
 8018894:	b016      	add	sp, #88	; 0x58
 8018896:	bd70      	pop	{r4, r5, r6, pc}

08018898 <__smakebuf_r>:
 8018898:	898b      	ldrh	r3, [r1, #12]
 801889a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801889c:	079d      	lsls	r5, r3, #30
 801889e:	4606      	mov	r6, r0
 80188a0:	460c      	mov	r4, r1
 80188a2:	d507      	bpl.n	80188b4 <__smakebuf_r+0x1c>
 80188a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80188a8:	6023      	str	r3, [r4, #0]
 80188aa:	6123      	str	r3, [r4, #16]
 80188ac:	2301      	movs	r3, #1
 80188ae:	6163      	str	r3, [r4, #20]
 80188b0:	b002      	add	sp, #8
 80188b2:	bd70      	pop	{r4, r5, r6, pc}
 80188b4:	ab01      	add	r3, sp, #4
 80188b6:	466a      	mov	r2, sp
 80188b8:	f7ff ffca 	bl	8018850 <__swhatbuf_r>
 80188bc:	9900      	ldr	r1, [sp, #0]
 80188be:	4605      	mov	r5, r0
 80188c0:	4630      	mov	r0, r6
 80188c2:	f000 fc9f 	bl	8019204 <_malloc_r>
 80188c6:	b948      	cbnz	r0, 80188dc <__smakebuf_r+0x44>
 80188c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80188cc:	059a      	lsls	r2, r3, #22
 80188ce:	d4ef      	bmi.n	80188b0 <__smakebuf_r+0x18>
 80188d0:	f023 0303 	bic.w	r3, r3, #3
 80188d4:	f043 0302 	orr.w	r3, r3, #2
 80188d8:	81a3      	strh	r3, [r4, #12]
 80188da:	e7e3      	b.n	80188a4 <__smakebuf_r+0xc>
 80188dc:	4b0d      	ldr	r3, [pc, #52]	; (8018914 <__smakebuf_r+0x7c>)
 80188de:	62b3      	str	r3, [r6, #40]	; 0x28
 80188e0:	89a3      	ldrh	r3, [r4, #12]
 80188e2:	6020      	str	r0, [r4, #0]
 80188e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80188e8:	81a3      	strh	r3, [r4, #12]
 80188ea:	9b00      	ldr	r3, [sp, #0]
 80188ec:	6163      	str	r3, [r4, #20]
 80188ee:	9b01      	ldr	r3, [sp, #4]
 80188f0:	6120      	str	r0, [r4, #16]
 80188f2:	b15b      	cbz	r3, 801890c <__smakebuf_r+0x74>
 80188f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80188f8:	4630      	mov	r0, r6
 80188fa:	f001 fce7 	bl	801a2cc <_isatty_r>
 80188fe:	b128      	cbz	r0, 801890c <__smakebuf_r+0x74>
 8018900:	89a3      	ldrh	r3, [r4, #12]
 8018902:	f023 0303 	bic.w	r3, r3, #3
 8018906:	f043 0301 	orr.w	r3, r3, #1
 801890a:	81a3      	strh	r3, [r4, #12]
 801890c:	89a3      	ldrh	r3, [r4, #12]
 801890e:	431d      	orrs	r5, r3
 8018910:	81a5      	strh	r5, [r4, #12]
 8018912:	e7cd      	b.n	80188b0 <__smakebuf_r+0x18>
 8018914:	0801803d 	.word	0x0801803d

08018918 <malloc>:
 8018918:	4b02      	ldr	r3, [pc, #8]	; (8018924 <malloc+0xc>)
 801891a:	4601      	mov	r1, r0
 801891c:	6818      	ldr	r0, [r3, #0]
 801891e:	f000 bc71 	b.w	8019204 <_malloc_r>
 8018922:	bf00      	nop
 8018924:	2000002c 	.word	0x2000002c

08018928 <__ascii_mbtowc>:
 8018928:	b082      	sub	sp, #8
 801892a:	b901      	cbnz	r1, 801892e <__ascii_mbtowc+0x6>
 801892c:	a901      	add	r1, sp, #4
 801892e:	b142      	cbz	r2, 8018942 <__ascii_mbtowc+0x1a>
 8018930:	b14b      	cbz	r3, 8018946 <__ascii_mbtowc+0x1e>
 8018932:	7813      	ldrb	r3, [r2, #0]
 8018934:	600b      	str	r3, [r1, #0]
 8018936:	7812      	ldrb	r2, [r2, #0]
 8018938:	1c10      	adds	r0, r2, #0
 801893a:	bf18      	it	ne
 801893c:	2001      	movne	r0, #1
 801893e:	b002      	add	sp, #8
 8018940:	4770      	bx	lr
 8018942:	4610      	mov	r0, r2
 8018944:	e7fb      	b.n	801893e <__ascii_mbtowc+0x16>
 8018946:	f06f 0001 	mvn.w	r0, #1
 801894a:	e7f8      	b.n	801893e <__ascii_mbtowc+0x16>

0801894c <_Balloc>:
 801894c:	b570      	push	{r4, r5, r6, lr}
 801894e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018950:	4604      	mov	r4, r0
 8018952:	460e      	mov	r6, r1
 8018954:	b93d      	cbnz	r5, 8018966 <_Balloc+0x1a>
 8018956:	2010      	movs	r0, #16
 8018958:	f7ff ffde 	bl	8018918 <malloc>
 801895c:	6260      	str	r0, [r4, #36]	; 0x24
 801895e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018962:	6005      	str	r5, [r0, #0]
 8018964:	60c5      	str	r5, [r0, #12]
 8018966:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018968:	68eb      	ldr	r3, [r5, #12]
 801896a:	b183      	cbz	r3, 801898e <_Balloc+0x42>
 801896c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801896e:	68db      	ldr	r3, [r3, #12]
 8018970:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018974:	b9b8      	cbnz	r0, 80189a6 <_Balloc+0x5a>
 8018976:	2101      	movs	r1, #1
 8018978:	fa01 f506 	lsl.w	r5, r1, r6
 801897c:	1d6a      	adds	r2, r5, #5
 801897e:	0092      	lsls	r2, r2, #2
 8018980:	4620      	mov	r0, r4
 8018982:	f000 fbe2 	bl	801914a <_calloc_r>
 8018986:	b160      	cbz	r0, 80189a2 <_Balloc+0x56>
 8018988:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801898c:	e00e      	b.n	80189ac <_Balloc+0x60>
 801898e:	2221      	movs	r2, #33	; 0x21
 8018990:	2104      	movs	r1, #4
 8018992:	4620      	mov	r0, r4
 8018994:	f000 fbd9 	bl	801914a <_calloc_r>
 8018998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801899a:	60e8      	str	r0, [r5, #12]
 801899c:	68db      	ldr	r3, [r3, #12]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d1e4      	bne.n	801896c <_Balloc+0x20>
 80189a2:	2000      	movs	r0, #0
 80189a4:	bd70      	pop	{r4, r5, r6, pc}
 80189a6:	6802      	ldr	r2, [r0, #0]
 80189a8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80189ac:	2300      	movs	r3, #0
 80189ae:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80189b2:	e7f7      	b.n	80189a4 <_Balloc+0x58>

080189b4 <_Bfree>:
 80189b4:	b570      	push	{r4, r5, r6, lr}
 80189b6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80189b8:	4606      	mov	r6, r0
 80189ba:	460d      	mov	r5, r1
 80189bc:	b93c      	cbnz	r4, 80189ce <_Bfree+0x1a>
 80189be:	2010      	movs	r0, #16
 80189c0:	f7ff ffaa 	bl	8018918 <malloc>
 80189c4:	6270      	str	r0, [r6, #36]	; 0x24
 80189c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80189ca:	6004      	str	r4, [r0, #0]
 80189cc:	60c4      	str	r4, [r0, #12]
 80189ce:	b13d      	cbz	r5, 80189e0 <_Bfree+0x2c>
 80189d0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80189d2:	686a      	ldr	r2, [r5, #4]
 80189d4:	68db      	ldr	r3, [r3, #12]
 80189d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80189da:	6029      	str	r1, [r5, #0]
 80189dc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80189e0:	bd70      	pop	{r4, r5, r6, pc}

080189e2 <__multadd>:
 80189e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80189e6:	690d      	ldr	r5, [r1, #16]
 80189e8:	461f      	mov	r7, r3
 80189ea:	4606      	mov	r6, r0
 80189ec:	460c      	mov	r4, r1
 80189ee:	f101 0c14 	add.w	ip, r1, #20
 80189f2:	2300      	movs	r3, #0
 80189f4:	f8dc 0000 	ldr.w	r0, [ip]
 80189f8:	b281      	uxth	r1, r0
 80189fa:	fb02 7101 	mla	r1, r2, r1, r7
 80189fe:	0c0f      	lsrs	r7, r1, #16
 8018a00:	0c00      	lsrs	r0, r0, #16
 8018a02:	fb02 7000 	mla	r0, r2, r0, r7
 8018a06:	b289      	uxth	r1, r1
 8018a08:	3301      	adds	r3, #1
 8018a0a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018a0e:	429d      	cmp	r5, r3
 8018a10:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8018a14:	f84c 1b04 	str.w	r1, [ip], #4
 8018a18:	dcec      	bgt.n	80189f4 <__multadd+0x12>
 8018a1a:	b1d7      	cbz	r7, 8018a52 <__multadd+0x70>
 8018a1c:	68a3      	ldr	r3, [r4, #8]
 8018a1e:	42ab      	cmp	r3, r5
 8018a20:	dc12      	bgt.n	8018a48 <__multadd+0x66>
 8018a22:	6861      	ldr	r1, [r4, #4]
 8018a24:	4630      	mov	r0, r6
 8018a26:	3101      	adds	r1, #1
 8018a28:	f7ff ff90 	bl	801894c <_Balloc>
 8018a2c:	6922      	ldr	r2, [r4, #16]
 8018a2e:	3202      	adds	r2, #2
 8018a30:	f104 010c 	add.w	r1, r4, #12
 8018a34:	4680      	mov	r8, r0
 8018a36:	0092      	lsls	r2, r2, #2
 8018a38:	300c      	adds	r0, #12
 8018a3a:	f7fc fca1 	bl	8015380 <memcpy>
 8018a3e:	4621      	mov	r1, r4
 8018a40:	4630      	mov	r0, r6
 8018a42:	f7ff ffb7 	bl	80189b4 <_Bfree>
 8018a46:	4644      	mov	r4, r8
 8018a48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018a4c:	3501      	adds	r5, #1
 8018a4e:	615f      	str	r7, [r3, #20]
 8018a50:	6125      	str	r5, [r4, #16]
 8018a52:	4620      	mov	r0, r4
 8018a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018a58 <__s2b>:
 8018a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a5c:	460c      	mov	r4, r1
 8018a5e:	4615      	mov	r5, r2
 8018a60:	461f      	mov	r7, r3
 8018a62:	2209      	movs	r2, #9
 8018a64:	3308      	adds	r3, #8
 8018a66:	4606      	mov	r6, r0
 8018a68:	fb93 f3f2 	sdiv	r3, r3, r2
 8018a6c:	2100      	movs	r1, #0
 8018a6e:	2201      	movs	r2, #1
 8018a70:	429a      	cmp	r2, r3
 8018a72:	db20      	blt.n	8018ab6 <__s2b+0x5e>
 8018a74:	4630      	mov	r0, r6
 8018a76:	f7ff ff69 	bl	801894c <_Balloc>
 8018a7a:	9b08      	ldr	r3, [sp, #32]
 8018a7c:	6143      	str	r3, [r0, #20]
 8018a7e:	2d09      	cmp	r5, #9
 8018a80:	f04f 0301 	mov.w	r3, #1
 8018a84:	6103      	str	r3, [r0, #16]
 8018a86:	dd19      	ble.n	8018abc <__s2b+0x64>
 8018a88:	f104 0809 	add.w	r8, r4, #9
 8018a8c:	46c1      	mov	r9, r8
 8018a8e:	442c      	add	r4, r5
 8018a90:	f819 3b01 	ldrb.w	r3, [r9], #1
 8018a94:	4601      	mov	r1, r0
 8018a96:	3b30      	subs	r3, #48	; 0x30
 8018a98:	220a      	movs	r2, #10
 8018a9a:	4630      	mov	r0, r6
 8018a9c:	f7ff ffa1 	bl	80189e2 <__multadd>
 8018aa0:	45a1      	cmp	r9, r4
 8018aa2:	d1f5      	bne.n	8018a90 <__s2b+0x38>
 8018aa4:	eb08 0405 	add.w	r4, r8, r5
 8018aa8:	3c08      	subs	r4, #8
 8018aaa:	1b2d      	subs	r5, r5, r4
 8018aac:	1963      	adds	r3, r4, r5
 8018aae:	42bb      	cmp	r3, r7
 8018ab0:	db07      	blt.n	8018ac2 <__s2b+0x6a>
 8018ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ab6:	0052      	lsls	r2, r2, #1
 8018ab8:	3101      	adds	r1, #1
 8018aba:	e7d9      	b.n	8018a70 <__s2b+0x18>
 8018abc:	340a      	adds	r4, #10
 8018abe:	2509      	movs	r5, #9
 8018ac0:	e7f3      	b.n	8018aaa <__s2b+0x52>
 8018ac2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018ac6:	4601      	mov	r1, r0
 8018ac8:	3b30      	subs	r3, #48	; 0x30
 8018aca:	220a      	movs	r2, #10
 8018acc:	4630      	mov	r0, r6
 8018ace:	f7ff ff88 	bl	80189e2 <__multadd>
 8018ad2:	e7eb      	b.n	8018aac <__s2b+0x54>

08018ad4 <__hi0bits>:
 8018ad4:	0c02      	lsrs	r2, r0, #16
 8018ad6:	0412      	lsls	r2, r2, #16
 8018ad8:	4603      	mov	r3, r0
 8018ada:	b9b2      	cbnz	r2, 8018b0a <__hi0bits+0x36>
 8018adc:	0403      	lsls	r3, r0, #16
 8018ade:	2010      	movs	r0, #16
 8018ae0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8018ae4:	bf04      	itt	eq
 8018ae6:	021b      	lsleq	r3, r3, #8
 8018ae8:	3008      	addeq	r0, #8
 8018aea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018aee:	bf04      	itt	eq
 8018af0:	011b      	lsleq	r3, r3, #4
 8018af2:	3004      	addeq	r0, #4
 8018af4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018af8:	bf04      	itt	eq
 8018afa:	009b      	lsleq	r3, r3, #2
 8018afc:	3002      	addeq	r0, #2
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	db06      	blt.n	8018b10 <__hi0bits+0x3c>
 8018b02:	005b      	lsls	r3, r3, #1
 8018b04:	d503      	bpl.n	8018b0e <__hi0bits+0x3a>
 8018b06:	3001      	adds	r0, #1
 8018b08:	4770      	bx	lr
 8018b0a:	2000      	movs	r0, #0
 8018b0c:	e7e8      	b.n	8018ae0 <__hi0bits+0xc>
 8018b0e:	2020      	movs	r0, #32
 8018b10:	4770      	bx	lr

08018b12 <__lo0bits>:
 8018b12:	6803      	ldr	r3, [r0, #0]
 8018b14:	f013 0207 	ands.w	r2, r3, #7
 8018b18:	4601      	mov	r1, r0
 8018b1a:	d00b      	beq.n	8018b34 <__lo0bits+0x22>
 8018b1c:	07da      	lsls	r2, r3, #31
 8018b1e:	d423      	bmi.n	8018b68 <__lo0bits+0x56>
 8018b20:	0798      	lsls	r0, r3, #30
 8018b22:	bf49      	itett	mi
 8018b24:	085b      	lsrmi	r3, r3, #1
 8018b26:	089b      	lsrpl	r3, r3, #2
 8018b28:	2001      	movmi	r0, #1
 8018b2a:	600b      	strmi	r3, [r1, #0]
 8018b2c:	bf5c      	itt	pl
 8018b2e:	600b      	strpl	r3, [r1, #0]
 8018b30:	2002      	movpl	r0, #2
 8018b32:	4770      	bx	lr
 8018b34:	b298      	uxth	r0, r3
 8018b36:	b9a8      	cbnz	r0, 8018b64 <__lo0bits+0x52>
 8018b38:	0c1b      	lsrs	r3, r3, #16
 8018b3a:	2010      	movs	r0, #16
 8018b3c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018b40:	bf04      	itt	eq
 8018b42:	0a1b      	lsreq	r3, r3, #8
 8018b44:	3008      	addeq	r0, #8
 8018b46:	071a      	lsls	r2, r3, #28
 8018b48:	bf04      	itt	eq
 8018b4a:	091b      	lsreq	r3, r3, #4
 8018b4c:	3004      	addeq	r0, #4
 8018b4e:	079a      	lsls	r2, r3, #30
 8018b50:	bf04      	itt	eq
 8018b52:	089b      	lsreq	r3, r3, #2
 8018b54:	3002      	addeq	r0, #2
 8018b56:	07da      	lsls	r2, r3, #31
 8018b58:	d402      	bmi.n	8018b60 <__lo0bits+0x4e>
 8018b5a:	085b      	lsrs	r3, r3, #1
 8018b5c:	d006      	beq.n	8018b6c <__lo0bits+0x5a>
 8018b5e:	3001      	adds	r0, #1
 8018b60:	600b      	str	r3, [r1, #0]
 8018b62:	4770      	bx	lr
 8018b64:	4610      	mov	r0, r2
 8018b66:	e7e9      	b.n	8018b3c <__lo0bits+0x2a>
 8018b68:	2000      	movs	r0, #0
 8018b6a:	4770      	bx	lr
 8018b6c:	2020      	movs	r0, #32
 8018b6e:	4770      	bx	lr

08018b70 <__i2b>:
 8018b70:	b510      	push	{r4, lr}
 8018b72:	460c      	mov	r4, r1
 8018b74:	2101      	movs	r1, #1
 8018b76:	f7ff fee9 	bl	801894c <_Balloc>
 8018b7a:	2201      	movs	r2, #1
 8018b7c:	6144      	str	r4, [r0, #20]
 8018b7e:	6102      	str	r2, [r0, #16]
 8018b80:	bd10      	pop	{r4, pc}

08018b82 <__multiply>:
 8018b82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b86:	4614      	mov	r4, r2
 8018b88:	690a      	ldr	r2, [r1, #16]
 8018b8a:	6923      	ldr	r3, [r4, #16]
 8018b8c:	429a      	cmp	r2, r3
 8018b8e:	bfb8      	it	lt
 8018b90:	460b      	movlt	r3, r1
 8018b92:	4688      	mov	r8, r1
 8018b94:	bfbc      	itt	lt
 8018b96:	46a0      	movlt	r8, r4
 8018b98:	461c      	movlt	r4, r3
 8018b9a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018b9e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8018ba2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018ba6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018baa:	eb07 0609 	add.w	r6, r7, r9
 8018bae:	42b3      	cmp	r3, r6
 8018bb0:	bfb8      	it	lt
 8018bb2:	3101      	addlt	r1, #1
 8018bb4:	f7ff feca 	bl	801894c <_Balloc>
 8018bb8:	f100 0514 	add.w	r5, r0, #20
 8018bbc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018bc0:	462b      	mov	r3, r5
 8018bc2:	2200      	movs	r2, #0
 8018bc4:	4573      	cmp	r3, lr
 8018bc6:	d316      	bcc.n	8018bf6 <__multiply+0x74>
 8018bc8:	f104 0214 	add.w	r2, r4, #20
 8018bcc:	f108 0114 	add.w	r1, r8, #20
 8018bd0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8018bd4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8018bd8:	9300      	str	r3, [sp, #0]
 8018bda:	9b00      	ldr	r3, [sp, #0]
 8018bdc:	9201      	str	r2, [sp, #4]
 8018bde:	4293      	cmp	r3, r2
 8018be0:	d80c      	bhi.n	8018bfc <__multiply+0x7a>
 8018be2:	2e00      	cmp	r6, #0
 8018be4:	dd03      	ble.n	8018bee <__multiply+0x6c>
 8018be6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018bea:	2b00      	cmp	r3, #0
 8018bec:	d05d      	beq.n	8018caa <__multiply+0x128>
 8018bee:	6106      	str	r6, [r0, #16]
 8018bf0:	b003      	add	sp, #12
 8018bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018bf6:	f843 2b04 	str.w	r2, [r3], #4
 8018bfa:	e7e3      	b.n	8018bc4 <__multiply+0x42>
 8018bfc:	f8b2 b000 	ldrh.w	fp, [r2]
 8018c00:	f1bb 0f00 	cmp.w	fp, #0
 8018c04:	d023      	beq.n	8018c4e <__multiply+0xcc>
 8018c06:	4689      	mov	r9, r1
 8018c08:	46ac      	mov	ip, r5
 8018c0a:	f04f 0800 	mov.w	r8, #0
 8018c0e:	f859 4b04 	ldr.w	r4, [r9], #4
 8018c12:	f8dc a000 	ldr.w	sl, [ip]
 8018c16:	b2a3      	uxth	r3, r4
 8018c18:	fa1f fa8a 	uxth.w	sl, sl
 8018c1c:	fb0b a303 	mla	r3, fp, r3, sl
 8018c20:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8018c24:	f8dc 4000 	ldr.w	r4, [ip]
 8018c28:	4443      	add	r3, r8
 8018c2a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018c2e:	fb0b 840a 	mla	r4, fp, sl, r8
 8018c32:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8018c36:	46e2      	mov	sl, ip
 8018c38:	b29b      	uxth	r3, r3
 8018c3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018c3e:	454f      	cmp	r7, r9
 8018c40:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018c44:	f84a 3b04 	str.w	r3, [sl], #4
 8018c48:	d82b      	bhi.n	8018ca2 <__multiply+0x120>
 8018c4a:	f8cc 8004 	str.w	r8, [ip, #4]
 8018c4e:	9b01      	ldr	r3, [sp, #4]
 8018c50:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8018c54:	3204      	adds	r2, #4
 8018c56:	f1ba 0f00 	cmp.w	sl, #0
 8018c5a:	d020      	beq.n	8018c9e <__multiply+0x11c>
 8018c5c:	682b      	ldr	r3, [r5, #0]
 8018c5e:	4689      	mov	r9, r1
 8018c60:	46a8      	mov	r8, r5
 8018c62:	f04f 0b00 	mov.w	fp, #0
 8018c66:	f8b9 c000 	ldrh.w	ip, [r9]
 8018c6a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018c6e:	fb0a 440c 	mla	r4, sl, ip, r4
 8018c72:	445c      	add	r4, fp
 8018c74:	46c4      	mov	ip, r8
 8018c76:	b29b      	uxth	r3, r3
 8018c78:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018c7c:	f84c 3b04 	str.w	r3, [ip], #4
 8018c80:	f859 3b04 	ldr.w	r3, [r9], #4
 8018c84:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8018c88:	0c1b      	lsrs	r3, r3, #16
 8018c8a:	fb0a b303 	mla	r3, sl, r3, fp
 8018c8e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018c92:	454f      	cmp	r7, r9
 8018c94:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8018c98:	d805      	bhi.n	8018ca6 <__multiply+0x124>
 8018c9a:	f8c8 3004 	str.w	r3, [r8, #4]
 8018c9e:	3504      	adds	r5, #4
 8018ca0:	e79b      	b.n	8018bda <__multiply+0x58>
 8018ca2:	46d4      	mov	ip, sl
 8018ca4:	e7b3      	b.n	8018c0e <__multiply+0x8c>
 8018ca6:	46e0      	mov	r8, ip
 8018ca8:	e7dd      	b.n	8018c66 <__multiply+0xe4>
 8018caa:	3e01      	subs	r6, #1
 8018cac:	e799      	b.n	8018be2 <__multiply+0x60>
	...

08018cb0 <__pow5mult>:
 8018cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018cb4:	4615      	mov	r5, r2
 8018cb6:	f012 0203 	ands.w	r2, r2, #3
 8018cba:	4606      	mov	r6, r0
 8018cbc:	460f      	mov	r7, r1
 8018cbe:	d007      	beq.n	8018cd0 <__pow5mult+0x20>
 8018cc0:	3a01      	subs	r2, #1
 8018cc2:	4c21      	ldr	r4, [pc, #132]	; (8018d48 <__pow5mult+0x98>)
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018cca:	f7ff fe8a 	bl	80189e2 <__multadd>
 8018cce:	4607      	mov	r7, r0
 8018cd0:	10ad      	asrs	r5, r5, #2
 8018cd2:	d035      	beq.n	8018d40 <__pow5mult+0x90>
 8018cd4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8018cd6:	b93c      	cbnz	r4, 8018ce8 <__pow5mult+0x38>
 8018cd8:	2010      	movs	r0, #16
 8018cda:	f7ff fe1d 	bl	8018918 <malloc>
 8018cde:	6270      	str	r0, [r6, #36]	; 0x24
 8018ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018ce4:	6004      	str	r4, [r0, #0]
 8018ce6:	60c4      	str	r4, [r0, #12]
 8018ce8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018cec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018cf0:	b94c      	cbnz	r4, 8018d06 <__pow5mult+0x56>
 8018cf2:	f240 2171 	movw	r1, #625	; 0x271
 8018cf6:	4630      	mov	r0, r6
 8018cf8:	f7ff ff3a 	bl	8018b70 <__i2b>
 8018cfc:	2300      	movs	r3, #0
 8018cfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8018d02:	4604      	mov	r4, r0
 8018d04:	6003      	str	r3, [r0, #0]
 8018d06:	f04f 0800 	mov.w	r8, #0
 8018d0a:	07eb      	lsls	r3, r5, #31
 8018d0c:	d50a      	bpl.n	8018d24 <__pow5mult+0x74>
 8018d0e:	4639      	mov	r1, r7
 8018d10:	4622      	mov	r2, r4
 8018d12:	4630      	mov	r0, r6
 8018d14:	f7ff ff35 	bl	8018b82 <__multiply>
 8018d18:	4639      	mov	r1, r7
 8018d1a:	4681      	mov	r9, r0
 8018d1c:	4630      	mov	r0, r6
 8018d1e:	f7ff fe49 	bl	80189b4 <_Bfree>
 8018d22:	464f      	mov	r7, r9
 8018d24:	106d      	asrs	r5, r5, #1
 8018d26:	d00b      	beq.n	8018d40 <__pow5mult+0x90>
 8018d28:	6820      	ldr	r0, [r4, #0]
 8018d2a:	b938      	cbnz	r0, 8018d3c <__pow5mult+0x8c>
 8018d2c:	4622      	mov	r2, r4
 8018d2e:	4621      	mov	r1, r4
 8018d30:	4630      	mov	r0, r6
 8018d32:	f7ff ff26 	bl	8018b82 <__multiply>
 8018d36:	6020      	str	r0, [r4, #0]
 8018d38:	f8c0 8000 	str.w	r8, [r0]
 8018d3c:	4604      	mov	r4, r0
 8018d3e:	e7e4      	b.n	8018d0a <__pow5mult+0x5a>
 8018d40:	4638      	mov	r0, r7
 8018d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d46:	bf00      	nop
 8018d48:	0801a890 	.word	0x0801a890

08018d4c <__lshift>:
 8018d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018d50:	460c      	mov	r4, r1
 8018d52:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018d56:	6923      	ldr	r3, [r4, #16]
 8018d58:	6849      	ldr	r1, [r1, #4]
 8018d5a:	eb0a 0903 	add.w	r9, sl, r3
 8018d5e:	68a3      	ldr	r3, [r4, #8]
 8018d60:	4607      	mov	r7, r0
 8018d62:	4616      	mov	r6, r2
 8018d64:	f109 0501 	add.w	r5, r9, #1
 8018d68:	42ab      	cmp	r3, r5
 8018d6a:	db32      	blt.n	8018dd2 <__lshift+0x86>
 8018d6c:	4638      	mov	r0, r7
 8018d6e:	f7ff fded 	bl	801894c <_Balloc>
 8018d72:	2300      	movs	r3, #0
 8018d74:	4680      	mov	r8, r0
 8018d76:	f100 0114 	add.w	r1, r0, #20
 8018d7a:	461a      	mov	r2, r3
 8018d7c:	4553      	cmp	r3, sl
 8018d7e:	db2b      	blt.n	8018dd8 <__lshift+0x8c>
 8018d80:	6920      	ldr	r0, [r4, #16]
 8018d82:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018d86:	f104 0314 	add.w	r3, r4, #20
 8018d8a:	f016 021f 	ands.w	r2, r6, #31
 8018d8e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018d92:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018d96:	d025      	beq.n	8018de4 <__lshift+0x98>
 8018d98:	f1c2 0e20 	rsb	lr, r2, #32
 8018d9c:	2000      	movs	r0, #0
 8018d9e:	681e      	ldr	r6, [r3, #0]
 8018da0:	468a      	mov	sl, r1
 8018da2:	4096      	lsls	r6, r2
 8018da4:	4330      	orrs	r0, r6
 8018da6:	f84a 0b04 	str.w	r0, [sl], #4
 8018daa:	f853 0b04 	ldr.w	r0, [r3], #4
 8018dae:	459c      	cmp	ip, r3
 8018db0:	fa20 f00e 	lsr.w	r0, r0, lr
 8018db4:	d814      	bhi.n	8018de0 <__lshift+0x94>
 8018db6:	6048      	str	r0, [r1, #4]
 8018db8:	b108      	cbz	r0, 8018dbe <__lshift+0x72>
 8018dba:	f109 0502 	add.w	r5, r9, #2
 8018dbe:	3d01      	subs	r5, #1
 8018dc0:	4638      	mov	r0, r7
 8018dc2:	f8c8 5010 	str.w	r5, [r8, #16]
 8018dc6:	4621      	mov	r1, r4
 8018dc8:	f7ff fdf4 	bl	80189b4 <_Bfree>
 8018dcc:	4640      	mov	r0, r8
 8018dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018dd2:	3101      	adds	r1, #1
 8018dd4:	005b      	lsls	r3, r3, #1
 8018dd6:	e7c7      	b.n	8018d68 <__lshift+0x1c>
 8018dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018ddc:	3301      	adds	r3, #1
 8018dde:	e7cd      	b.n	8018d7c <__lshift+0x30>
 8018de0:	4651      	mov	r1, sl
 8018de2:	e7dc      	b.n	8018d9e <__lshift+0x52>
 8018de4:	3904      	subs	r1, #4
 8018de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8018dea:	f841 2f04 	str.w	r2, [r1, #4]!
 8018dee:	459c      	cmp	ip, r3
 8018df0:	d8f9      	bhi.n	8018de6 <__lshift+0x9a>
 8018df2:	e7e4      	b.n	8018dbe <__lshift+0x72>

08018df4 <__mcmp>:
 8018df4:	6903      	ldr	r3, [r0, #16]
 8018df6:	690a      	ldr	r2, [r1, #16]
 8018df8:	1a9b      	subs	r3, r3, r2
 8018dfa:	b530      	push	{r4, r5, lr}
 8018dfc:	d10c      	bne.n	8018e18 <__mcmp+0x24>
 8018dfe:	0092      	lsls	r2, r2, #2
 8018e00:	3014      	adds	r0, #20
 8018e02:	3114      	adds	r1, #20
 8018e04:	1884      	adds	r4, r0, r2
 8018e06:	4411      	add	r1, r2
 8018e08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018e0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018e10:	4295      	cmp	r5, r2
 8018e12:	d003      	beq.n	8018e1c <__mcmp+0x28>
 8018e14:	d305      	bcc.n	8018e22 <__mcmp+0x2e>
 8018e16:	2301      	movs	r3, #1
 8018e18:	4618      	mov	r0, r3
 8018e1a:	bd30      	pop	{r4, r5, pc}
 8018e1c:	42a0      	cmp	r0, r4
 8018e1e:	d3f3      	bcc.n	8018e08 <__mcmp+0x14>
 8018e20:	e7fa      	b.n	8018e18 <__mcmp+0x24>
 8018e22:	f04f 33ff 	mov.w	r3, #4294967295
 8018e26:	e7f7      	b.n	8018e18 <__mcmp+0x24>

08018e28 <__mdiff>:
 8018e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018e2c:	460d      	mov	r5, r1
 8018e2e:	4607      	mov	r7, r0
 8018e30:	4611      	mov	r1, r2
 8018e32:	4628      	mov	r0, r5
 8018e34:	4614      	mov	r4, r2
 8018e36:	f7ff ffdd 	bl	8018df4 <__mcmp>
 8018e3a:	1e06      	subs	r6, r0, #0
 8018e3c:	d108      	bne.n	8018e50 <__mdiff+0x28>
 8018e3e:	4631      	mov	r1, r6
 8018e40:	4638      	mov	r0, r7
 8018e42:	f7ff fd83 	bl	801894c <_Balloc>
 8018e46:	2301      	movs	r3, #1
 8018e48:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e50:	bfa4      	itt	ge
 8018e52:	4623      	movge	r3, r4
 8018e54:	462c      	movge	r4, r5
 8018e56:	4638      	mov	r0, r7
 8018e58:	6861      	ldr	r1, [r4, #4]
 8018e5a:	bfa6      	itte	ge
 8018e5c:	461d      	movge	r5, r3
 8018e5e:	2600      	movge	r6, #0
 8018e60:	2601      	movlt	r6, #1
 8018e62:	f7ff fd73 	bl	801894c <_Balloc>
 8018e66:	692b      	ldr	r3, [r5, #16]
 8018e68:	60c6      	str	r6, [r0, #12]
 8018e6a:	6926      	ldr	r6, [r4, #16]
 8018e6c:	f105 0914 	add.w	r9, r5, #20
 8018e70:	f104 0214 	add.w	r2, r4, #20
 8018e74:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018e78:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018e7c:	f100 0514 	add.w	r5, r0, #20
 8018e80:	f04f 0e00 	mov.w	lr, #0
 8018e84:	f852 ab04 	ldr.w	sl, [r2], #4
 8018e88:	f859 4b04 	ldr.w	r4, [r9], #4
 8018e8c:	fa1e f18a 	uxtah	r1, lr, sl
 8018e90:	b2a3      	uxth	r3, r4
 8018e92:	1ac9      	subs	r1, r1, r3
 8018e94:	0c23      	lsrs	r3, r4, #16
 8018e96:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018e9a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018e9e:	b289      	uxth	r1, r1
 8018ea0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018ea4:	45c8      	cmp	r8, r9
 8018ea6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018eaa:	4694      	mov	ip, r2
 8018eac:	f845 3b04 	str.w	r3, [r5], #4
 8018eb0:	d8e8      	bhi.n	8018e84 <__mdiff+0x5c>
 8018eb2:	45bc      	cmp	ip, r7
 8018eb4:	d304      	bcc.n	8018ec0 <__mdiff+0x98>
 8018eb6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018eba:	b183      	cbz	r3, 8018ede <__mdiff+0xb6>
 8018ebc:	6106      	str	r6, [r0, #16]
 8018ebe:	e7c5      	b.n	8018e4c <__mdiff+0x24>
 8018ec0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018ec4:	fa1e f381 	uxtah	r3, lr, r1
 8018ec8:	141a      	asrs	r2, r3, #16
 8018eca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018ece:	b29b      	uxth	r3, r3
 8018ed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018ed4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018ed8:	f845 3b04 	str.w	r3, [r5], #4
 8018edc:	e7e9      	b.n	8018eb2 <__mdiff+0x8a>
 8018ede:	3e01      	subs	r6, #1
 8018ee0:	e7e9      	b.n	8018eb6 <__mdiff+0x8e>
	...

08018ee4 <__ulp>:
 8018ee4:	4b12      	ldr	r3, [pc, #72]	; (8018f30 <__ulp+0x4c>)
 8018ee6:	ee10 2a90 	vmov	r2, s1
 8018eea:	401a      	ands	r2, r3
 8018eec:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018ef0:	2b00      	cmp	r3, #0
 8018ef2:	dd04      	ble.n	8018efe <__ulp+0x1a>
 8018ef4:	2000      	movs	r0, #0
 8018ef6:	4619      	mov	r1, r3
 8018ef8:	ec41 0b10 	vmov	d0, r0, r1
 8018efc:	4770      	bx	lr
 8018efe:	425b      	negs	r3, r3
 8018f00:	151b      	asrs	r3, r3, #20
 8018f02:	2b13      	cmp	r3, #19
 8018f04:	f04f 0000 	mov.w	r0, #0
 8018f08:	f04f 0100 	mov.w	r1, #0
 8018f0c:	dc04      	bgt.n	8018f18 <__ulp+0x34>
 8018f0e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018f12:	fa42 f103 	asr.w	r1, r2, r3
 8018f16:	e7ef      	b.n	8018ef8 <__ulp+0x14>
 8018f18:	3b14      	subs	r3, #20
 8018f1a:	2b1e      	cmp	r3, #30
 8018f1c:	f04f 0201 	mov.w	r2, #1
 8018f20:	bfda      	itte	le
 8018f22:	f1c3 031f 	rsble	r3, r3, #31
 8018f26:	fa02 f303 	lslle.w	r3, r2, r3
 8018f2a:	4613      	movgt	r3, r2
 8018f2c:	4618      	mov	r0, r3
 8018f2e:	e7e3      	b.n	8018ef8 <__ulp+0x14>
 8018f30:	7ff00000 	.word	0x7ff00000

08018f34 <__b2d>:
 8018f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f36:	6905      	ldr	r5, [r0, #16]
 8018f38:	f100 0714 	add.w	r7, r0, #20
 8018f3c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018f40:	1f2e      	subs	r6, r5, #4
 8018f42:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018f46:	4620      	mov	r0, r4
 8018f48:	f7ff fdc4 	bl	8018ad4 <__hi0bits>
 8018f4c:	f1c0 0320 	rsb	r3, r0, #32
 8018f50:	280a      	cmp	r0, #10
 8018f52:	600b      	str	r3, [r1, #0]
 8018f54:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018fcc <__b2d+0x98>
 8018f58:	dc14      	bgt.n	8018f84 <__b2d+0x50>
 8018f5a:	f1c0 0e0b 	rsb	lr, r0, #11
 8018f5e:	fa24 f10e 	lsr.w	r1, r4, lr
 8018f62:	42b7      	cmp	r7, r6
 8018f64:	ea41 030c 	orr.w	r3, r1, ip
 8018f68:	bf34      	ite	cc
 8018f6a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018f6e:	2100      	movcs	r1, #0
 8018f70:	3015      	adds	r0, #21
 8018f72:	fa04 f000 	lsl.w	r0, r4, r0
 8018f76:	fa21 f10e 	lsr.w	r1, r1, lr
 8018f7a:	ea40 0201 	orr.w	r2, r0, r1
 8018f7e:	ec43 2b10 	vmov	d0, r2, r3
 8018f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f84:	42b7      	cmp	r7, r6
 8018f86:	bf3a      	itte	cc
 8018f88:	f1a5 0608 	subcc.w	r6, r5, #8
 8018f8c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018f90:	2100      	movcs	r1, #0
 8018f92:	380b      	subs	r0, #11
 8018f94:	d015      	beq.n	8018fc2 <__b2d+0x8e>
 8018f96:	4084      	lsls	r4, r0
 8018f98:	f1c0 0520 	rsb	r5, r0, #32
 8018f9c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018fa0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018fa4:	42be      	cmp	r6, r7
 8018fa6:	fa21 fc05 	lsr.w	ip, r1, r5
 8018faa:	ea44 030c 	orr.w	r3, r4, ip
 8018fae:	bf8c      	ite	hi
 8018fb0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018fb4:	2400      	movls	r4, #0
 8018fb6:	fa01 f000 	lsl.w	r0, r1, r0
 8018fba:	40ec      	lsrs	r4, r5
 8018fbc:	ea40 0204 	orr.w	r2, r0, r4
 8018fc0:	e7dd      	b.n	8018f7e <__b2d+0x4a>
 8018fc2:	ea44 030c 	orr.w	r3, r4, ip
 8018fc6:	460a      	mov	r2, r1
 8018fc8:	e7d9      	b.n	8018f7e <__b2d+0x4a>
 8018fca:	bf00      	nop
 8018fcc:	3ff00000 	.word	0x3ff00000

08018fd0 <__d2b>:
 8018fd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018fd4:	460e      	mov	r6, r1
 8018fd6:	2101      	movs	r1, #1
 8018fd8:	ec59 8b10 	vmov	r8, r9, d0
 8018fdc:	4615      	mov	r5, r2
 8018fde:	f7ff fcb5 	bl	801894c <_Balloc>
 8018fe2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018fe6:	4607      	mov	r7, r0
 8018fe8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018fec:	bb34      	cbnz	r4, 801903c <__d2b+0x6c>
 8018fee:	9301      	str	r3, [sp, #4]
 8018ff0:	f1b8 0300 	subs.w	r3, r8, #0
 8018ff4:	d027      	beq.n	8019046 <__d2b+0x76>
 8018ff6:	a802      	add	r0, sp, #8
 8018ff8:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018ffc:	f7ff fd89 	bl	8018b12 <__lo0bits>
 8019000:	9900      	ldr	r1, [sp, #0]
 8019002:	b1f0      	cbz	r0, 8019042 <__d2b+0x72>
 8019004:	9a01      	ldr	r2, [sp, #4]
 8019006:	f1c0 0320 	rsb	r3, r0, #32
 801900a:	fa02 f303 	lsl.w	r3, r2, r3
 801900e:	430b      	orrs	r3, r1
 8019010:	40c2      	lsrs	r2, r0
 8019012:	617b      	str	r3, [r7, #20]
 8019014:	9201      	str	r2, [sp, #4]
 8019016:	9b01      	ldr	r3, [sp, #4]
 8019018:	61bb      	str	r3, [r7, #24]
 801901a:	2b00      	cmp	r3, #0
 801901c:	bf14      	ite	ne
 801901e:	2102      	movne	r1, #2
 8019020:	2101      	moveq	r1, #1
 8019022:	6139      	str	r1, [r7, #16]
 8019024:	b1c4      	cbz	r4, 8019058 <__d2b+0x88>
 8019026:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801902a:	4404      	add	r4, r0
 801902c:	6034      	str	r4, [r6, #0]
 801902e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019032:	6028      	str	r0, [r5, #0]
 8019034:	4638      	mov	r0, r7
 8019036:	b003      	add	sp, #12
 8019038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801903c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019040:	e7d5      	b.n	8018fee <__d2b+0x1e>
 8019042:	6179      	str	r1, [r7, #20]
 8019044:	e7e7      	b.n	8019016 <__d2b+0x46>
 8019046:	a801      	add	r0, sp, #4
 8019048:	f7ff fd63 	bl	8018b12 <__lo0bits>
 801904c:	9b01      	ldr	r3, [sp, #4]
 801904e:	617b      	str	r3, [r7, #20]
 8019050:	2101      	movs	r1, #1
 8019052:	6139      	str	r1, [r7, #16]
 8019054:	3020      	adds	r0, #32
 8019056:	e7e5      	b.n	8019024 <__d2b+0x54>
 8019058:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801905c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019060:	6030      	str	r0, [r6, #0]
 8019062:	6918      	ldr	r0, [r3, #16]
 8019064:	f7ff fd36 	bl	8018ad4 <__hi0bits>
 8019068:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801906c:	e7e1      	b.n	8019032 <__d2b+0x62>

0801906e <__ratio>:
 801906e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019072:	4688      	mov	r8, r1
 8019074:	4669      	mov	r1, sp
 8019076:	4681      	mov	r9, r0
 8019078:	f7ff ff5c 	bl	8018f34 <__b2d>
 801907c:	a901      	add	r1, sp, #4
 801907e:	4640      	mov	r0, r8
 8019080:	ec57 6b10 	vmov	r6, r7, d0
 8019084:	f7ff ff56 	bl	8018f34 <__b2d>
 8019088:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801908c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8019090:	eba3 0c02 	sub.w	ip, r3, r2
 8019094:	e9dd 3200 	ldrd	r3, r2, [sp]
 8019098:	1a9b      	subs	r3, r3, r2
 801909a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801909e:	ec5b ab10 	vmov	sl, fp, d0
 80190a2:	2b00      	cmp	r3, #0
 80190a4:	bfce      	itee	gt
 80190a6:	463a      	movgt	r2, r7
 80190a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80190ac:	465a      	movle	r2, fp
 80190ae:	4659      	mov	r1, fp
 80190b0:	463d      	mov	r5, r7
 80190b2:	bfd4      	ite	le
 80190b4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80190b8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80190bc:	4630      	mov	r0, r6
 80190be:	ee10 2a10 	vmov	r2, s0
 80190c2:	460b      	mov	r3, r1
 80190c4:	4629      	mov	r1, r5
 80190c6:	f7ef faf9 	bl	80086bc <__aeabi_ddiv>
 80190ca:	ec41 0b10 	vmov	d0, r0, r1
 80190ce:	b003      	add	sp, #12
 80190d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080190d4 <__copybits>:
 80190d4:	3901      	subs	r1, #1
 80190d6:	b510      	push	{r4, lr}
 80190d8:	1149      	asrs	r1, r1, #5
 80190da:	6914      	ldr	r4, [r2, #16]
 80190dc:	3101      	adds	r1, #1
 80190de:	f102 0314 	add.w	r3, r2, #20
 80190e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80190e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80190ea:	42a3      	cmp	r3, r4
 80190ec:	4602      	mov	r2, r0
 80190ee:	d303      	bcc.n	80190f8 <__copybits+0x24>
 80190f0:	2300      	movs	r3, #0
 80190f2:	428a      	cmp	r2, r1
 80190f4:	d305      	bcc.n	8019102 <__copybits+0x2e>
 80190f6:	bd10      	pop	{r4, pc}
 80190f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80190fc:	f840 2b04 	str.w	r2, [r0], #4
 8019100:	e7f3      	b.n	80190ea <__copybits+0x16>
 8019102:	f842 3b04 	str.w	r3, [r2], #4
 8019106:	e7f4      	b.n	80190f2 <__copybits+0x1e>

08019108 <__any_on>:
 8019108:	f100 0214 	add.w	r2, r0, #20
 801910c:	6900      	ldr	r0, [r0, #16]
 801910e:	114b      	asrs	r3, r1, #5
 8019110:	4298      	cmp	r0, r3
 8019112:	b510      	push	{r4, lr}
 8019114:	db11      	blt.n	801913a <__any_on+0x32>
 8019116:	dd0a      	ble.n	801912e <__any_on+0x26>
 8019118:	f011 011f 	ands.w	r1, r1, #31
 801911c:	d007      	beq.n	801912e <__any_on+0x26>
 801911e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019122:	fa24 f001 	lsr.w	r0, r4, r1
 8019126:	fa00 f101 	lsl.w	r1, r0, r1
 801912a:	428c      	cmp	r4, r1
 801912c:	d10b      	bne.n	8019146 <__any_on+0x3e>
 801912e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019132:	4293      	cmp	r3, r2
 8019134:	d803      	bhi.n	801913e <__any_on+0x36>
 8019136:	2000      	movs	r0, #0
 8019138:	bd10      	pop	{r4, pc}
 801913a:	4603      	mov	r3, r0
 801913c:	e7f7      	b.n	801912e <__any_on+0x26>
 801913e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019142:	2900      	cmp	r1, #0
 8019144:	d0f5      	beq.n	8019132 <__any_on+0x2a>
 8019146:	2001      	movs	r0, #1
 8019148:	e7f6      	b.n	8019138 <__any_on+0x30>

0801914a <_calloc_r>:
 801914a:	b538      	push	{r3, r4, r5, lr}
 801914c:	fb02 f401 	mul.w	r4, r2, r1
 8019150:	4621      	mov	r1, r4
 8019152:	f000 f857 	bl	8019204 <_malloc_r>
 8019156:	4605      	mov	r5, r0
 8019158:	b118      	cbz	r0, 8019162 <_calloc_r+0x18>
 801915a:	4622      	mov	r2, r4
 801915c:	2100      	movs	r1, #0
 801915e:	f7fc f91a 	bl	8015396 <memset>
 8019162:	4628      	mov	r0, r5
 8019164:	bd38      	pop	{r3, r4, r5, pc}
	...

08019168 <_free_r>:
 8019168:	b538      	push	{r3, r4, r5, lr}
 801916a:	4605      	mov	r5, r0
 801916c:	2900      	cmp	r1, #0
 801916e:	d045      	beq.n	80191fc <_free_r+0x94>
 8019170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019174:	1f0c      	subs	r4, r1, #4
 8019176:	2b00      	cmp	r3, #0
 8019178:	bfb8      	it	lt
 801917a:	18e4      	addlt	r4, r4, r3
 801917c:	f001 f8e1 	bl	801a342 <__malloc_lock>
 8019180:	4a1f      	ldr	r2, [pc, #124]	; (8019200 <_free_r+0x98>)
 8019182:	6813      	ldr	r3, [r2, #0]
 8019184:	4610      	mov	r0, r2
 8019186:	b933      	cbnz	r3, 8019196 <_free_r+0x2e>
 8019188:	6063      	str	r3, [r4, #4]
 801918a:	6014      	str	r4, [r2, #0]
 801918c:	4628      	mov	r0, r5
 801918e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019192:	f001 b8d7 	b.w	801a344 <__malloc_unlock>
 8019196:	42a3      	cmp	r3, r4
 8019198:	d90c      	bls.n	80191b4 <_free_r+0x4c>
 801919a:	6821      	ldr	r1, [r4, #0]
 801919c:	1862      	adds	r2, r4, r1
 801919e:	4293      	cmp	r3, r2
 80191a0:	bf04      	itt	eq
 80191a2:	681a      	ldreq	r2, [r3, #0]
 80191a4:	685b      	ldreq	r3, [r3, #4]
 80191a6:	6063      	str	r3, [r4, #4]
 80191a8:	bf04      	itt	eq
 80191aa:	1852      	addeq	r2, r2, r1
 80191ac:	6022      	streq	r2, [r4, #0]
 80191ae:	6004      	str	r4, [r0, #0]
 80191b0:	e7ec      	b.n	801918c <_free_r+0x24>
 80191b2:	4613      	mov	r3, r2
 80191b4:	685a      	ldr	r2, [r3, #4]
 80191b6:	b10a      	cbz	r2, 80191bc <_free_r+0x54>
 80191b8:	42a2      	cmp	r2, r4
 80191ba:	d9fa      	bls.n	80191b2 <_free_r+0x4a>
 80191bc:	6819      	ldr	r1, [r3, #0]
 80191be:	1858      	adds	r0, r3, r1
 80191c0:	42a0      	cmp	r0, r4
 80191c2:	d10b      	bne.n	80191dc <_free_r+0x74>
 80191c4:	6820      	ldr	r0, [r4, #0]
 80191c6:	4401      	add	r1, r0
 80191c8:	1858      	adds	r0, r3, r1
 80191ca:	4282      	cmp	r2, r0
 80191cc:	6019      	str	r1, [r3, #0]
 80191ce:	d1dd      	bne.n	801918c <_free_r+0x24>
 80191d0:	6810      	ldr	r0, [r2, #0]
 80191d2:	6852      	ldr	r2, [r2, #4]
 80191d4:	605a      	str	r2, [r3, #4]
 80191d6:	4401      	add	r1, r0
 80191d8:	6019      	str	r1, [r3, #0]
 80191da:	e7d7      	b.n	801918c <_free_r+0x24>
 80191dc:	d902      	bls.n	80191e4 <_free_r+0x7c>
 80191de:	230c      	movs	r3, #12
 80191e0:	602b      	str	r3, [r5, #0]
 80191e2:	e7d3      	b.n	801918c <_free_r+0x24>
 80191e4:	6820      	ldr	r0, [r4, #0]
 80191e6:	1821      	adds	r1, r4, r0
 80191e8:	428a      	cmp	r2, r1
 80191ea:	bf04      	itt	eq
 80191ec:	6811      	ldreq	r1, [r2, #0]
 80191ee:	6852      	ldreq	r2, [r2, #4]
 80191f0:	6062      	str	r2, [r4, #4]
 80191f2:	bf04      	itt	eq
 80191f4:	1809      	addeq	r1, r1, r0
 80191f6:	6021      	streq	r1, [r4, #0]
 80191f8:	605c      	str	r4, [r3, #4]
 80191fa:	e7c7      	b.n	801918c <_free_r+0x24>
 80191fc:	bd38      	pop	{r3, r4, r5, pc}
 80191fe:	bf00      	nop
 8019200:	200004d4 	.word	0x200004d4

08019204 <_malloc_r>:
 8019204:	b570      	push	{r4, r5, r6, lr}
 8019206:	1ccd      	adds	r5, r1, #3
 8019208:	f025 0503 	bic.w	r5, r5, #3
 801920c:	3508      	adds	r5, #8
 801920e:	2d0c      	cmp	r5, #12
 8019210:	bf38      	it	cc
 8019212:	250c      	movcc	r5, #12
 8019214:	2d00      	cmp	r5, #0
 8019216:	4606      	mov	r6, r0
 8019218:	db01      	blt.n	801921e <_malloc_r+0x1a>
 801921a:	42a9      	cmp	r1, r5
 801921c:	d903      	bls.n	8019226 <_malloc_r+0x22>
 801921e:	230c      	movs	r3, #12
 8019220:	6033      	str	r3, [r6, #0]
 8019222:	2000      	movs	r0, #0
 8019224:	bd70      	pop	{r4, r5, r6, pc}
 8019226:	f001 f88c 	bl	801a342 <__malloc_lock>
 801922a:	4a21      	ldr	r2, [pc, #132]	; (80192b0 <_malloc_r+0xac>)
 801922c:	6814      	ldr	r4, [r2, #0]
 801922e:	4621      	mov	r1, r4
 8019230:	b991      	cbnz	r1, 8019258 <_malloc_r+0x54>
 8019232:	4c20      	ldr	r4, [pc, #128]	; (80192b4 <_malloc_r+0xb0>)
 8019234:	6823      	ldr	r3, [r4, #0]
 8019236:	b91b      	cbnz	r3, 8019240 <_malloc_r+0x3c>
 8019238:	4630      	mov	r0, r6
 801923a:	f000 fe35 	bl	8019ea8 <_sbrk_r>
 801923e:	6020      	str	r0, [r4, #0]
 8019240:	4629      	mov	r1, r5
 8019242:	4630      	mov	r0, r6
 8019244:	f000 fe30 	bl	8019ea8 <_sbrk_r>
 8019248:	1c43      	adds	r3, r0, #1
 801924a:	d124      	bne.n	8019296 <_malloc_r+0x92>
 801924c:	230c      	movs	r3, #12
 801924e:	6033      	str	r3, [r6, #0]
 8019250:	4630      	mov	r0, r6
 8019252:	f001 f877 	bl	801a344 <__malloc_unlock>
 8019256:	e7e4      	b.n	8019222 <_malloc_r+0x1e>
 8019258:	680b      	ldr	r3, [r1, #0]
 801925a:	1b5b      	subs	r3, r3, r5
 801925c:	d418      	bmi.n	8019290 <_malloc_r+0x8c>
 801925e:	2b0b      	cmp	r3, #11
 8019260:	d90f      	bls.n	8019282 <_malloc_r+0x7e>
 8019262:	600b      	str	r3, [r1, #0]
 8019264:	50cd      	str	r5, [r1, r3]
 8019266:	18cc      	adds	r4, r1, r3
 8019268:	4630      	mov	r0, r6
 801926a:	f001 f86b 	bl	801a344 <__malloc_unlock>
 801926e:	f104 000b 	add.w	r0, r4, #11
 8019272:	1d23      	adds	r3, r4, #4
 8019274:	f020 0007 	bic.w	r0, r0, #7
 8019278:	1ac3      	subs	r3, r0, r3
 801927a:	d0d3      	beq.n	8019224 <_malloc_r+0x20>
 801927c:	425a      	negs	r2, r3
 801927e:	50e2      	str	r2, [r4, r3]
 8019280:	e7d0      	b.n	8019224 <_malloc_r+0x20>
 8019282:	428c      	cmp	r4, r1
 8019284:	684b      	ldr	r3, [r1, #4]
 8019286:	bf16      	itet	ne
 8019288:	6063      	strne	r3, [r4, #4]
 801928a:	6013      	streq	r3, [r2, #0]
 801928c:	460c      	movne	r4, r1
 801928e:	e7eb      	b.n	8019268 <_malloc_r+0x64>
 8019290:	460c      	mov	r4, r1
 8019292:	6849      	ldr	r1, [r1, #4]
 8019294:	e7cc      	b.n	8019230 <_malloc_r+0x2c>
 8019296:	1cc4      	adds	r4, r0, #3
 8019298:	f024 0403 	bic.w	r4, r4, #3
 801929c:	42a0      	cmp	r0, r4
 801929e:	d005      	beq.n	80192ac <_malloc_r+0xa8>
 80192a0:	1a21      	subs	r1, r4, r0
 80192a2:	4630      	mov	r0, r6
 80192a4:	f000 fe00 	bl	8019ea8 <_sbrk_r>
 80192a8:	3001      	adds	r0, #1
 80192aa:	d0cf      	beq.n	801924c <_malloc_r+0x48>
 80192ac:	6025      	str	r5, [r4, #0]
 80192ae:	e7db      	b.n	8019268 <_malloc_r+0x64>
 80192b0:	200004d4 	.word	0x200004d4
 80192b4:	200004d8 	.word	0x200004d8

080192b8 <__ssputs_r>:
 80192b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80192bc:	688e      	ldr	r6, [r1, #8]
 80192be:	429e      	cmp	r6, r3
 80192c0:	4682      	mov	sl, r0
 80192c2:	460c      	mov	r4, r1
 80192c4:	4690      	mov	r8, r2
 80192c6:	4699      	mov	r9, r3
 80192c8:	d837      	bhi.n	801933a <__ssputs_r+0x82>
 80192ca:	898a      	ldrh	r2, [r1, #12]
 80192cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80192d0:	d031      	beq.n	8019336 <__ssputs_r+0x7e>
 80192d2:	6825      	ldr	r5, [r4, #0]
 80192d4:	6909      	ldr	r1, [r1, #16]
 80192d6:	1a6f      	subs	r7, r5, r1
 80192d8:	6965      	ldr	r5, [r4, #20]
 80192da:	2302      	movs	r3, #2
 80192dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80192e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80192e4:	f109 0301 	add.w	r3, r9, #1
 80192e8:	443b      	add	r3, r7
 80192ea:	429d      	cmp	r5, r3
 80192ec:	bf38      	it	cc
 80192ee:	461d      	movcc	r5, r3
 80192f0:	0553      	lsls	r3, r2, #21
 80192f2:	d530      	bpl.n	8019356 <__ssputs_r+0x9e>
 80192f4:	4629      	mov	r1, r5
 80192f6:	f7ff ff85 	bl	8019204 <_malloc_r>
 80192fa:	4606      	mov	r6, r0
 80192fc:	b950      	cbnz	r0, 8019314 <__ssputs_r+0x5c>
 80192fe:	230c      	movs	r3, #12
 8019300:	f8ca 3000 	str.w	r3, [sl]
 8019304:	89a3      	ldrh	r3, [r4, #12]
 8019306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801930a:	81a3      	strh	r3, [r4, #12]
 801930c:	f04f 30ff 	mov.w	r0, #4294967295
 8019310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019314:	463a      	mov	r2, r7
 8019316:	6921      	ldr	r1, [r4, #16]
 8019318:	f7fc f832 	bl	8015380 <memcpy>
 801931c:	89a3      	ldrh	r3, [r4, #12]
 801931e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019326:	81a3      	strh	r3, [r4, #12]
 8019328:	6126      	str	r6, [r4, #16]
 801932a:	6165      	str	r5, [r4, #20]
 801932c:	443e      	add	r6, r7
 801932e:	1bed      	subs	r5, r5, r7
 8019330:	6026      	str	r6, [r4, #0]
 8019332:	60a5      	str	r5, [r4, #8]
 8019334:	464e      	mov	r6, r9
 8019336:	454e      	cmp	r6, r9
 8019338:	d900      	bls.n	801933c <__ssputs_r+0x84>
 801933a:	464e      	mov	r6, r9
 801933c:	4632      	mov	r2, r6
 801933e:	4641      	mov	r1, r8
 8019340:	6820      	ldr	r0, [r4, #0]
 8019342:	f000 ffe5 	bl	801a310 <memmove>
 8019346:	68a3      	ldr	r3, [r4, #8]
 8019348:	1b9b      	subs	r3, r3, r6
 801934a:	60a3      	str	r3, [r4, #8]
 801934c:	6823      	ldr	r3, [r4, #0]
 801934e:	441e      	add	r6, r3
 8019350:	6026      	str	r6, [r4, #0]
 8019352:	2000      	movs	r0, #0
 8019354:	e7dc      	b.n	8019310 <__ssputs_r+0x58>
 8019356:	462a      	mov	r2, r5
 8019358:	f000 fff5 	bl	801a346 <_realloc_r>
 801935c:	4606      	mov	r6, r0
 801935e:	2800      	cmp	r0, #0
 8019360:	d1e2      	bne.n	8019328 <__ssputs_r+0x70>
 8019362:	6921      	ldr	r1, [r4, #16]
 8019364:	4650      	mov	r0, sl
 8019366:	f7ff feff 	bl	8019168 <_free_r>
 801936a:	e7c8      	b.n	80192fe <__ssputs_r+0x46>

0801936c <_svfiprintf_r>:
 801936c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019370:	461d      	mov	r5, r3
 8019372:	898b      	ldrh	r3, [r1, #12]
 8019374:	061f      	lsls	r7, r3, #24
 8019376:	b09d      	sub	sp, #116	; 0x74
 8019378:	4680      	mov	r8, r0
 801937a:	460c      	mov	r4, r1
 801937c:	4616      	mov	r6, r2
 801937e:	d50f      	bpl.n	80193a0 <_svfiprintf_r+0x34>
 8019380:	690b      	ldr	r3, [r1, #16]
 8019382:	b96b      	cbnz	r3, 80193a0 <_svfiprintf_r+0x34>
 8019384:	2140      	movs	r1, #64	; 0x40
 8019386:	f7ff ff3d 	bl	8019204 <_malloc_r>
 801938a:	6020      	str	r0, [r4, #0]
 801938c:	6120      	str	r0, [r4, #16]
 801938e:	b928      	cbnz	r0, 801939c <_svfiprintf_r+0x30>
 8019390:	230c      	movs	r3, #12
 8019392:	f8c8 3000 	str.w	r3, [r8]
 8019396:	f04f 30ff 	mov.w	r0, #4294967295
 801939a:	e0c8      	b.n	801952e <_svfiprintf_r+0x1c2>
 801939c:	2340      	movs	r3, #64	; 0x40
 801939e:	6163      	str	r3, [r4, #20]
 80193a0:	2300      	movs	r3, #0
 80193a2:	9309      	str	r3, [sp, #36]	; 0x24
 80193a4:	2320      	movs	r3, #32
 80193a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80193aa:	2330      	movs	r3, #48	; 0x30
 80193ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80193b0:	9503      	str	r5, [sp, #12]
 80193b2:	f04f 0b01 	mov.w	fp, #1
 80193b6:	4637      	mov	r7, r6
 80193b8:	463d      	mov	r5, r7
 80193ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80193be:	b10b      	cbz	r3, 80193c4 <_svfiprintf_r+0x58>
 80193c0:	2b25      	cmp	r3, #37	; 0x25
 80193c2:	d13e      	bne.n	8019442 <_svfiprintf_r+0xd6>
 80193c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80193c8:	d00b      	beq.n	80193e2 <_svfiprintf_r+0x76>
 80193ca:	4653      	mov	r3, sl
 80193cc:	4632      	mov	r2, r6
 80193ce:	4621      	mov	r1, r4
 80193d0:	4640      	mov	r0, r8
 80193d2:	f7ff ff71 	bl	80192b8 <__ssputs_r>
 80193d6:	3001      	adds	r0, #1
 80193d8:	f000 80a4 	beq.w	8019524 <_svfiprintf_r+0x1b8>
 80193dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80193de:	4453      	add	r3, sl
 80193e0:	9309      	str	r3, [sp, #36]	; 0x24
 80193e2:	783b      	ldrb	r3, [r7, #0]
 80193e4:	2b00      	cmp	r3, #0
 80193e6:	f000 809d 	beq.w	8019524 <_svfiprintf_r+0x1b8>
 80193ea:	2300      	movs	r3, #0
 80193ec:	f04f 32ff 	mov.w	r2, #4294967295
 80193f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80193f4:	9304      	str	r3, [sp, #16]
 80193f6:	9307      	str	r3, [sp, #28]
 80193f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80193fc:	931a      	str	r3, [sp, #104]	; 0x68
 80193fe:	462f      	mov	r7, r5
 8019400:	2205      	movs	r2, #5
 8019402:	f817 1b01 	ldrb.w	r1, [r7], #1
 8019406:	4850      	ldr	r0, [pc, #320]	; (8019548 <_svfiprintf_r+0x1dc>)
 8019408:	f7ee fe22 	bl	8008050 <memchr>
 801940c:	9b04      	ldr	r3, [sp, #16]
 801940e:	b9d0      	cbnz	r0, 8019446 <_svfiprintf_r+0xda>
 8019410:	06d9      	lsls	r1, r3, #27
 8019412:	bf44      	itt	mi
 8019414:	2220      	movmi	r2, #32
 8019416:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801941a:	071a      	lsls	r2, r3, #28
 801941c:	bf44      	itt	mi
 801941e:	222b      	movmi	r2, #43	; 0x2b
 8019420:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019424:	782a      	ldrb	r2, [r5, #0]
 8019426:	2a2a      	cmp	r2, #42	; 0x2a
 8019428:	d015      	beq.n	8019456 <_svfiprintf_r+0xea>
 801942a:	9a07      	ldr	r2, [sp, #28]
 801942c:	462f      	mov	r7, r5
 801942e:	2000      	movs	r0, #0
 8019430:	250a      	movs	r5, #10
 8019432:	4639      	mov	r1, r7
 8019434:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019438:	3b30      	subs	r3, #48	; 0x30
 801943a:	2b09      	cmp	r3, #9
 801943c:	d94d      	bls.n	80194da <_svfiprintf_r+0x16e>
 801943e:	b1b8      	cbz	r0, 8019470 <_svfiprintf_r+0x104>
 8019440:	e00f      	b.n	8019462 <_svfiprintf_r+0xf6>
 8019442:	462f      	mov	r7, r5
 8019444:	e7b8      	b.n	80193b8 <_svfiprintf_r+0x4c>
 8019446:	4a40      	ldr	r2, [pc, #256]	; (8019548 <_svfiprintf_r+0x1dc>)
 8019448:	1a80      	subs	r0, r0, r2
 801944a:	fa0b f000 	lsl.w	r0, fp, r0
 801944e:	4318      	orrs	r0, r3
 8019450:	9004      	str	r0, [sp, #16]
 8019452:	463d      	mov	r5, r7
 8019454:	e7d3      	b.n	80193fe <_svfiprintf_r+0x92>
 8019456:	9a03      	ldr	r2, [sp, #12]
 8019458:	1d11      	adds	r1, r2, #4
 801945a:	6812      	ldr	r2, [r2, #0]
 801945c:	9103      	str	r1, [sp, #12]
 801945e:	2a00      	cmp	r2, #0
 8019460:	db01      	blt.n	8019466 <_svfiprintf_r+0xfa>
 8019462:	9207      	str	r2, [sp, #28]
 8019464:	e004      	b.n	8019470 <_svfiprintf_r+0x104>
 8019466:	4252      	negs	r2, r2
 8019468:	f043 0302 	orr.w	r3, r3, #2
 801946c:	9207      	str	r2, [sp, #28]
 801946e:	9304      	str	r3, [sp, #16]
 8019470:	783b      	ldrb	r3, [r7, #0]
 8019472:	2b2e      	cmp	r3, #46	; 0x2e
 8019474:	d10c      	bne.n	8019490 <_svfiprintf_r+0x124>
 8019476:	787b      	ldrb	r3, [r7, #1]
 8019478:	2b2a      	cmp	r3, #42	; 0x2a
 801947a:	d133      	bne.n	80194e4 <_svfiprintf_r+0x178>
 801947c:	9b03      	ldr	r3, [sp, #12]
 801947e:	1d1a      	adds	r2, r3, #4
 8019480:	681b      	ldr	r3, [r3, #0]
 8019482:	9203      	str	r2, [sp, #12]
 8019484:	2b00      	cmp	r3, #0
 8019486:	bfb8      	it	lt
 8019488:	f04f 33ff 	movlt.w	r3, #4294967295
 801948c:	3702      	adds	r7, #2
 801948e:	9305      	str	r3, [sp, #20]
 8019490:	4d2e      	ldr	r5, [pc, #184]	; (801954c <_svfiprintf_r+0x1e0>)
 8019492:	7839      	ldrb	r1, [r7, #0]
 8019494:	2203      	movs	r2, #3
 8019496:	4628      	mov	r0, r5
 8019498:	f7ee fdda 	bl	8008050 <memchr>
 801949c:	b138      	cbz	r0, 80194ae <_svfiprintf_r+0x142>
 801949e:	2340      	movs	r3, #64	; 0x40
 80194a0:	1b40      	subs	r0, r0, r5
 80194a2:	fa03 f000 	lsl.w	r0, r3, r0
 80194a6:	9b04      	ldr	r3, [sp, #16]
 80194a8:	4303      	orrs	r3, r0
 80194aa:	3701      	adds	r7, #1
 80194ac:	9304      	str	r3, [sp, #16]
 80194ae:	7839      	ldrb	r1, [r7, #0]
 80194b0:	4827      	ldr	r0, [pc, #156]	; (8019550 <_svfiprintf_r+0x1e4>)
 80194b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80194b6:	2206      	movs	r2, #6
 80194b8:	1c7e      	adds	r6, r7, #1
 80194ba:	f7ee fdc9 	bl	8008050 <memchr>
 80194be:	2800      	cmp	r0, #0
 80194c0:	d038      	beq.n	8019534 <_svfiprintf_r+0x1c8>
 80194c2:	4b24      	ldr	r3, [pc, #144]	; (8019554 <_svfiprintf_r+0x1e8>)
 80194c4:	bb13      	cbnz	r3, 801950c <_svfiprintf_r+0x1a0>
 80194c6:	9b03      	ldr	r3, [sp, #12]
 80194c8:	3307      	adds	r3, #7
 80194ca:	f023 0307 	bic.w	r3, r3, #7
 80194ce:	3308      	adds	r3, #8
 80194d0:	9303      	str	r3, [sp, #12]
 80194d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80194d4:	444b      	add	r3, r9
 80194d6:	9309      	str	r3, [sp, #36]	; 0x24
 80194d8:	e76d      	b.n	80193b6 <_svfiprintf_r+0x4a>
 80194da:	fb05 3202 	mla	r2, r5, r2, r3
 80194de:	2001      	movs	r0, #1
 80194e0:	460f      	mov	r7, r1
 80194e2:	e7a6      	b.n	8019432 <_svfiprintf_r+0xc6>
 80194e4:	2300      	movs	r3, #0
 80194e6:	3701      	adds	r7, #1
 80194e8:	9305      	str	r3, [sp, #20]
 80194ea:	4619      	mov	r1, r3
 80194ec:	250a      	movs	r5, #10
 80194ee:	4638      	mov	r0, r7
 80194f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80194f4:	3a30      	subs	r2, #48	; 0x30
 80194f6:	2a09      	cmp	r2, #9
 80194f8:	d903      	bls.n	8019502 <_svfiprintf_r+0x196>
 80194fa:	2b00      	cmp	r3, #0
 80194fc:	d0c8      	beq.n	8019490 <_svfiprintf_r+0x124>
 80194fe:	9105      	str	r1, [sp, #20]
 8019500:	e7c6      	b.n	8019490 <_svfiprintf_r+0x124>
 8019502:	fb05 2101 	mla	r1, r5, r1, r2
 8019506:	2301      	movs	r3, #1
 8019508:	4607      	mov	r7, r0
 801950a:	e7f0      	b.n	80194ee <_svfiprintf_r+0x182>
 801950c:	ab03      	add	r3, sp, #12
 801950e:	9300      	str	r3, [sp, #0]
 8019510:	4622      	mov	r2, r4
 8019512:	4b11      	ldr	r3, [pc, #68]	; (8019558 <_svfiprintf_r+0x1ec>)
 8019514:	a904      	add	r1, sp, #16
 8019516:	4640      	mov	r0, r8
 8019518:	f7fb ffda 	bl	80154d0 <_printf_float>
 801951c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019520:	4681      	mov	r9, r0
 8019522:	d1d6      	bne.n	80194d2 <_svfiprintf_r+0x166>
 8019524:	89a3      	ldrh	r3, [r4, #12]
 8019526:	065b      	lsls	r3, r3, #25
 8019528:	f53f af35 	bmi.w	8019396 <_svfiprintf_r+0x2a>
 801952c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801952e:	b01d      	add	sp, #116	; 0x74
 8019530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019534:	ab03      	add	r3, sp, #12
 8019536:	9300      	str	r3, [sp, #0]
 8019538:	4622      	mov	r2, r4
 801953a:	4b07      	ldr	r3, [pc, #28]	; (8019558 <_svfiprintf_r+0x1ec>)
 801953c:	a904      	add	r1, sp, #16
 801953e:	4640      	mov	r0, r8
 8019540:	f7fc fa7c 	bl	8015a3c <_printf_i>
 8019544:	e7ea      	b.n	801951c <_svfiprintf_r+0x1b0>
 8019546:	bf00      	nop
 8019548:	0801a89c 	.word	0x0801a89c
 801954c:	0801a8a2 	.word	0x0801a8a2
 8019550:	0801a8a6 	.word	0x0801a8a6
 8019554:	080154d1 	.word	0x080154d1
 8019558:	080192b9 	.word	0x080192b9

0801955c <__sfputc_r>:
 801955c:	6893      	ldr	r3, [r2, #8]
 801955e:	3b01      	subs	r3, #1
 8019560:	2b00      	cmp	r3, #0
 8019562:	b410      	push	{r4}
 8019564:	6093      	str	r3, [r2, #8]
 8019566:	da08      	bge.n	801957a <__sfputc_r+0x1e>
 8019568:	6994      	ldr	r4, [r2, #24]
 801956a:	42a3      	cmp	r3, r4
 801956c:	db01      	blt.n	8019572 <__sfputc_r+0x16>
 801956e:	290a      	cmp	r1, #10
 8019570:	d103      	bne.n	801957a <__sfputc_r+0x1e>
 8019572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019576:	f7fd bd75 	b.w	8017064 <__swbuf_r>
 801957a:	6813      	ldr	r3, [r2, #0]
 801957c:	1c58      	adds	r0, r3, #1
 801957e:	6010      	str	r0, [r2, #0]
 8019580:	7019      	strb	r1, [r3, #0]
 8019582:	4608      	mov	r0, r1
 8019584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019588:	4770      	bx	lr

0801958a <__sfputs_r>:
 801958a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801958c:	4606      	mov	r6, r0
 801958e:	460f      	mov	r7, r1
 8019590:	4614      	mov	r4, r2
 8019592:	18d5      	adds	r5, r2, r3
 8019594:	42ac      	cmp	r4, r5
 8019596:	d101      	bne.n	801959c <__sfputs_r+0x12>
 8019598:	2000      	movs	r0, #0
 801959a:	e007      	b.n	80195ac <__sfputs_r+0x22>
 801959c:	463a      	mov	r2, r7
 801959e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80195a2:	4630      	mov	r0, r6
 80195a4:	f7ff ffda 	bl	801955c <__sfputc_r>
 80195a8:	1c43      	adds	r3, r0, #1
 80195aa:	d1f3      	bne.n	8019594 <__sfputs_r+0xa>
 80195ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080195b0 <_vfiprintf_r>:
 80195b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195b4:	460c      	mov	r4, r1
 80195b6:	b09d      	sub	sp, #116	; 0x74
 80195b8:	4617      	mov	r7, r2
 80195ba:	461d      	mov	r5, r3
 80195bc:	4606      	mov	r6, r0
 80195be:	b118      	cbz	r0, 80195c8 <_vfiprintf_r+0x18>
 80195c0:	6983      	ldr	r3, [r0, #24]
 80195c2:	b90b      	cbnz	r3, 80195c8 <_vfiprintf_r+0x18>
 80195c4:	f7fe fd56 	bl	8018074 <__sinit>
 80195c8:	4b7c      	ldr	r3, [pc, #496]	; (80197bc <_vfiprintf_r+0x20c>)
 80195ca:	429c      	cmp	r4, r3
 80195cc:	d158      	bne.n	8019680 <_vfiprintf_r+0xd0>
 80195ce:	6874      	ldr	r4, [r6, #4]
 80195d0:	89a3      	ldrh	r3, [r4, #12]
 80195d2:	0718      	lsls	r0, r3, #28
 80195d4:	d55e      	bpl.n	8019694 <_vfiprintf_r+0xe4>
 80195d6:	6923      	ldr	r3, [r4, #16]
 80195d8:	2b00      	cmp	r3, #0
 80195da:	d05b      	beq.n	8019694 <_vfiprintf_r+0xe4>
 80195dc:	2300      	movs	r3, #0
 80195de:	9309      	str	r3, [sp, #36]	; 0x24
 80195e0:	2320      	movs	r3, #32
 80195e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80195e6:	2330      	movs	r3, #48	; 0x30
 80195e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80195ec:	9503      	str	r5, [sp, #12]
 80195ee:	f04f 0b01 	mov.w	fp, #1
 80195f2:	46b8      	mov	r8, r7
 80195f4:	4645      	mov	r5, r8
 80195f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80195fa:	b10b      	cbz	r3, 8019600 <_vfiprintf_r+0x50>
 80195fc:	2b25      	cmp	r3, #37	; 0x25
 80195fe:	d154      	bne.n	80196aa <_vfiprintf_r+0xfa>
 8019600:	ebb8 0a07 	subs.w	sl, r8, r7
 8019604:	d00b      	beq.n	801961e <_vfiprintf_r+0x6e>
 8019606:	4653      	mov	r3, sl
 8019608:	463a      	mov	r2, r7
 801960a:	4621      	mov	r1, r4
 801960c:	4630      	mov	r0, r6
 801960e:	f7ff ffbc 	bl	801958a <__sfputs_r>
 8019612:	3001      	adds	r0, #1
 8019614:	f000 80c2 	beq.w	801979c <_vfiprintf_r+0x1ec>
 8019618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801961a:	4453      	add	r3, sl
 801961c:	9309      	str	r3, [sp, #36]	; 0x24
 801961e:	f898 3000 	ldrb.w	r3, [r8]
 8019622:	2b00      	cmp	r3, #0
 8019624:	f000 80ba 	beq.w	801979c <_vfiprintf_r+0x1ec>
 8019628:	2300      	movs	r3, #0
 801962a:	f04f 32ff 	mov.w	r2, #4294967295
 801962e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019632:	9304      	str	r3, [sp, #16]
 8019634:	9307      	str	r3, [sp, #28]
 8019636:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801963a:	931a      	str	r3, [sp, #104]	; 0x68
 801963c:	46a8      	mov	r8, r5
 801963e:	2205      	movs	r2, #5
 8019640:	f818 1b01 	ldrb.w	r1, [r8], #1
 8019644:	485e      	ldr	r0, [pc, #376]	; (80197c0 <_vfiprintf_r+0x210>)
 8019646:	f7ee fd03 	bl	8008050 <memchr>
 801964a:	9b04      	ldr	r3, [sp, #16]
 801964c:	bb78      	cbnz	r0, 80196ae <_vfiprintf_r+0xfe>
 801964e:	06d9      	lsls	r1, r3, #27
 8019650:	bf44      	itt	mi
 8019652:	2220      	movmi	r2, #32
 8019654:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019658:	071a      	lsls	r2, r3, #28
 801965a:	bf44      	itt	mi
 801965c:	222b      	movmi	r2, #43	; 0x2b
 801965e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019662:	782a      	ldrb	r2, [r5, #0]
 8019664:	2a2a      	cmp	r2, #42	; 0x2a
 8019666:	d02a      	beq.n	80196be <_vfiprintf_r+0x10e>
 8019668:	9a07      	ldr	r2, [sp, #28]
 801966a:	46a8      	mov	r8, r5
 801966c:	2000      	movs	r0, #0
 801966e:	250a      	movs	r5, #10
 8019670:	4641      	mov	r1, r8
 8019672:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019676:	3b30      	subs	r3, #48	; 0x30
 8019678:	2b09      	cmp	r3, #9
 801967a:	d969      	bls.n	8019750 <_vfiprintf_r+0x1a0>
 801967c:	b360      	cbz	r0, 80196d8 <_vfiprintf_r+0x128>
 801967e:	e024      	b.n	80196ca <_vfiprintf_r+0x11a>
 8019680:	4b50      	ldr	r3, [pc, #320]	; (80197c4 <_vfiprintf_r+0x214>)
 8019682:	429c      	cmp	r4, r3
 8019684:	d101      	bne.n	801968a <_vfiprintf_r+0xda>
 8019686:	68b4      	ldr	r4, [r6, #8]
 8019688:	e7a2      	b.n	80195d0 <_vfiprintf_r+0x20>
 801968a:	4b4f      	ldr	r3, [pc, #316]	; (80197c8 <_vfiprintf_r+0x218>)
 801968c:	429c      	cmp	r4, r3
 801968e:	bf08      	it	eq
 8019690:	68f4      	ldreq	r4, [r6, #12]
 8019692:	e79d      	b.n	80195d0 <_vfiprintf_r+0x20>
 8019694:	4621      	mov	r1, r4
 8019696:	4630      	mov	r0, r6
 8019698:	f7fd fd36 	bl	8017108 <__swsetup_r>
 801969c:	2800      	cmp	r0, #0
 801969e:	d09d      	beq.n	80195dc <_vfiprintf_r+0x2c>
 80196a0:	f04f 30ff 	mov.w	r0, #4294967295
 80196a4:	b01d      	add	sp, #116	; 0x74
 80196a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196aa:	46a8      	mov	r8, r5
 80196ac:	e7a2      	b.n	80195f4 <_vfiprintf_r+0x44>
 80196ae:	4a44      	ldr	r2, [pc, #272]	; (80197c0 <_vfiprintf_r+0x210>)
 80196b0:	1a80      	subs	r0, r0, r2
 80196b2:	fa0b f000 	lsl.w	r0, fp, r0
 80196b6:	4318      	orrs	r0, r3
 80196b8:	9004      	str	r0, [sp, #16]
 80196ba:	4645      	mov	r5, r8
 80196bc:	e7be      	b.n	801963c <_vfiprintf_r+0x8c>
 80196be:	9a03      	ldr	r2, [sp, #12]
 80196c0:	1d11      	adds	r1, r2, #4
 80196c2:	6812      	ldr	r2, [r2, #0]
 80196c4:	9103      	str	r1, [sp, #12]
 80196c6:	2a00      	cmp	r2, #0
 80196c8:	db01      	blt.n	80196ce <_vfiprintf_r+0x11e>
 80196ca:	9207      	str	r2, [sp, #28]
 80196cc:	e004      	b.n	80196d8 <_vfiprintf_r+0x128>
 80196ce:	4252      	negs	r2, r2
 80196d0:	f043 0302 	orr.w	r3, r3, #2
 80196d4:	9207      	str	r2, [sp, #28]
 80196d6:	9304      	str	r3, [sp, #16]
 80196d8:	f898 3000 	ldrb.w	r3, [r8]
 80196dc:	2b2e      	cmp	r3, #46	; 0x2e
 80196de:	d10e      	bne.n	80196fe <_vfiprintf_r+0x14e>
 80196e0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80196e4:	2b2a      	cmp	r3, #42	; 0x2a
 80196e6:	d138      	bne.n	801975a <_vfiprintf_r+0x1aa>
 80196e8:	9b03      	ldr	r3, [sp, #12]
 80196ea:	1d1a      	adds	r2, r3, #4
 80196ec:	681b      	ldr	r3, [r3, #0]
 80196ee:	9203      	str	r2, [sp, #12]
 80196f0:	2b00      	cmp	r3, #0
 80196f2:	bfb8      	it	lt
 80196f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80196f8:	f108 0802 	add.w	r8, r8, #2
 80196fc:	9305      	str	r3, [sp, #20]
 80196fe:	4d33      	ldr	r5, [pc, #204]	; (80197cc <_vfiprintf_r+0x21c>)
 8019700:	f898 1000 	ldrb.w	r1, [r8]
 8019704:	2203      	movs	r2, #3
 8019706:	4628      	mov	r0, r5
 8019708:	f7ee fca2 	bl	8008050 <memchr>
 801970c:	b140      	cbz	r0, 8019720 <_vfiprintf_r+0x170>
 801970e:	2340      	movs	r3, #64	; 0x40
 8019710:	1b40      	subs	r0, r0, r5
 8019712:	fa03 f000 	lsl.w	r0, r3, r0
 8019716:	9b04      	ldr	r3, [sp, #16]
 8019718:	4303      	orrs	r3, r0
 801971a:	f108 0801 	add.w	r8, r8, #1
 801971e:	9304      	str	r3, [sp, #16]
 8019720:	f898 1000 	ldrb.w	r1, [r8]
 8019724:	482a      	ldr	r0, [pc, #168]	; (80197d0 <_vfiprintf_r+0x220>)
 8019726:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801972a:	2206      	movs	r2, #6
 801972c:	f108 0701 	add.w	r7, r8, #1
 8019730:	f7ee fc8e 	bl	8008050 <memchr>
 8019734:	2800      	cmp	r0, #0
 8019736:	d037      	beq.n	80197a8 <_vfiprintf_r+0x1f8>
 8019738:	4b26      	ldr	r3, [pc, #152]	; (80197d4 <_vfiprintf_r+0x224>)
 801973a:	bb1b      	cbnz	r3, 8019784 <_vfiprintf_r+0x1d4>
 801973c:	9b03      	ldr	r3, [sp, #12]
 801973e:	3307      	adds	r3, #7
 8019740:	f023 0307 	bic.w	r3, r3, #7
 8019744:	3308      	adds	r3, #8
 8019746:	9303      	str	r3, [sp, #12]
 8019748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801974a:	444b      	add	r3, r9
 801974c:	9309      	str	r3, [sp, #36]	; 0x24
 801974e:	e750      	b.n	80195f2 <_vfiprintf_r+0x42>
 8019750:	fb05 3202 	mla	r2, r5, r2, r3
 8019754:	2001      	movs	r0, #1
 8019756:	4688      	mov	r8, r1
 8019758:	e78a      	b.n	8019670 <_vfiprintf_r+0xc0>
 801975a:	2300      	movs	r3, #0
 801975c:	f108 0801 	add.w	r8, r8, #1
 8019760:	9305      	str	r3, [sp, #20]
 8019762:	4619      	mov	r1, r3
 8019764:	250a      	movs	r5, #10
 8019766:	4640      	mov	r0, r8
 8019768:	f810 2b01 	ldrb.w	r2, [r0], #1
 801976c:	3a30      	subs	r2, #48	; 0x30
 801976e:	2a09      	cmp	r2, #9
 8019770:	d903      	bls.n	801977a <_vfiprintf_r+0x1ca>
 8019772:	2b00      	cmp	r3, #0
 8019774:	d0c3      	beq.n	80196fe <_vfiprintf_r+0x14e>
 8019776:	9105      	str	r1, [sp, #20]
 8019778:	e7c1      	b.n	80196fe <_vfiprintf_r+0x14e>
 801977a:	fb05 2101 	mla	r1, r5, r1, r2
 801977e:	2301      	movs	r3, #1
 8019780:	4680      	mov	r8, r0
 8019782:	e7f0      	b.n	8019766 <_vfiprintf_r+0x1b6>
 8019784:	ab03      	add	r3, sp, #12
 8019786:	9300      	str	r3, [sp, #0]
 8019788:	4622      	mov	r2, r4
 801978a:	4b13      	ldr	r3, [pc, #76]	; (80197d8 <_vfiprintf_r+0x228>)
 801978c:	a904      	add	r1, sp, #16
 801978e:	4630      	mov	r0, r6
 8019790:	f7fb fe9e 	bl	80154d0 <_printf_float>
 8019794:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019798:	4681      	mov	r9, r0
 801979a:	d1d5      	bne.n	8019748 <_vfiprintf_r+0x198>
 801979c:	89a3      	ldrh	r3, [r4, #12]
 801979e:	065b      	lsls	r3, r3, #25
 80197a0:	f53f af7e 	bmi.w	80196a0 <_vfiprintf_r+0xf0>
 80197a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80197a6:	e77d      	b.n	80196a4 <_vfiprintf_r+0xf4>
 80197a8:	ab03      	add	r3, sp, #12
 80197aa:	9300      	str	r3, [sp, #0]
 80197ac:	4622      	mov	r2, r4
 80197ae:	4b0a      	ldr	r3, [pc, #40]	; (80197d8 <_vfiprintf_r+0x228>)
 80197b0:	a904      	add	r1, sp, #16
 80197b2:	4630      	mov	r0, r6
 80197b4:	f7fc f942 	bl	8015a3c <_printf_i>
 80197b8:	e7ec      	b.n	8019794 <_vfiprintf_r+0x1e4>
 80197ba:	bf00      	nop
 80197bc:	0801a750 	.word	0x0801a750
 80197c0:	0801a89c 	.word	0x0801a89c
 80197c4:	0801a770 	.word	0x0801a770
 80197c8:	0801a730 	.word	0x0801a730
 80197cc:	0801a8a2 	.word	0x0801a8a2
 80197d0:	0801a8a6 	.word	0x0801a8a6
 80197d4:	080154d1 	.word	0x080154d1
 80197d8:	0801958b 	.word	0x0801958b

080197dc <__svfiscanf_r>:
 80197dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197e0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80197e4:	460c      	mov	r4, r1
 80197e6:	2100      	movs	r1, #0
 80197e8:	9144      	str	r1, [sp, #272]	; 0x110
 80197ea:	9145      	str	r1, [sp, #276]	; 0x114
 80197ec:	499f      	ldr	r1, [pc, #636]	; (8019a6c <__svfiscanf_r+0x290>)
 80197ee:	91a0      	str	r1, [sp, #640]	; 0x280
 80197f0:	f10d 0804 	add.w	r8, sp, #4
 80197f4:	499e      	ldr	r1, [pc, #632]	; (8019a70 <__svfiscanf_r+0x294>)
 80197f6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8019a74 <__svfiscanf_r+0x298>
 80197fa:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80197fe:	4606      	mov	r6, r0
 8019800:	4692      	mov	sl, r2
 8019802:	91a1      	str	r1, [sp, #644]	; 0x284
 8019804:	9300      	str	r3, [sp, #0]
 8019806:	270a      	movs	r7, #10
 8019808:	f89a 3000 	ldrb.w	r3, [sl]
 801980c:	2b00      	cmp	r3, #0
 801980e:	f000 812a 	beq.w	8019a66 <__svfiscanf_r+0x28a>
 8019812:	4655      	mov	r5, sl
 8019814:	f7fe fffe 	bl	8018814 <__locale_ctype_ptr>
 8019818:	f815 bb01 	ldrb.w	fp, [r5], #1
 801981c:	4458      	add	r0, fp
 801981e:	7843      	ldrb	r3, [r0, #1]
 8019820:	f013 0308 	ands.w	r3, r3, #8
 8019824:	d01c      	beq.n	8019860 <__svfiscanf_r+0x84>
 8019826:	6863      	ldr	r3, [r4, #4]
 8019828:	2b00      	cmp	r3, #0
 801982a:	dd12      	ble.n	8019852 <__svfiscanf_r+0x76>
 801982c:	f7fe fff2 	bl	8018814 <__locale_ctype_ptr>
 8019830:	6823      	ldr	r3, [r4, #0]
 8019832:	781a      	ldrb	r2, [r3, #0]
 8019834:	4410      	add	r0, r2
 8019836:	7842      	ldrb	r2, [r0, #1]
 8019838:	0712      	lsls	r2, r2, #28
 801983a:	d401      	bmi.n	8019840 <__svfiscanf_r+0x64>
 801983c:	46aa      	mov	sl, r5
 801983e:	e7e3      	b.n	8019808 <__svfiscanf_r+0x2c>
 8019840:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019842:	3201      	adds	r2, #1
 8019844:	9245      	str	r2, [sp, #276]	; 0x114
 8019846:	6862      	ldr	r2, [r4, #4]
 8019848:	3301      	adds	r3, #1
 801984a:	3a01      	subs	r2, #1
 801984c:	6062      	str	r2, [r4, #4]
 801984e:	6023      	str	r3, [r4, #0]
 8019850:	e7e9      	b.n	8019826 <__svfiscanf_r+0x4a>
 8019852:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019854:	4621      	mov	r1, r4
 8019856:	4630      	mov	r0, r6
 8019858:	4798      	blx	r3
 801985a:	2800      	cmp	r0, #0
 801985c:	d0e6      	beq.n	801982c <__svfiscanf_r+0x50>
 801985e:	e7ed      	b.n	801983c <__svfiscanf_r+0x60>
 8019860:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8019864:	f040 8082 	bne.w	801996c <__svfiscanf_r+0x190>
 8019868:	9343      	str	r3, [sp, #268]	; 0x10c
 801986a:	9341      	str	r3, [sp, #260]	; 0x104
 801986c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8019870:	2b2a      	cmp	r3, #42	; 0x2a
 8019872:	d103      	bne.n	801987c <__svfiscanf_r+0xa0>
 8019874:	2310      	movs	r3, #16
 8019876:	9341      	str	r3, [sp, #260]	; 0x104
 8019878:	f10a 0502 	add.w	r5, sl, #2
 801987c:	46aa      	mov	sl, r5
 801987e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8019882:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8019886:	2a09      	cmp	r2, #9
 8019888:	d922      	bls.n	80198d0 <__svfiscanf_r+0xf4>
 801988a:	2203      	movs	r2, #3
 801988c:	4879      	ldr	r0, [pc, #484]	; (8019a74 <__svfiscanf_r+0x298>)
 801988e:	f7ee fbdf 	bl	8008050 <memchr>
 8019892:	b138      	cbz	r0, 80198a4 <__svfiscanf_r+0xc8>
 8019894:	eba0 0309 	sub.w	r3, r0, r9
 8019898:	2001      	movs	r0, #1
 801989a:	4098      	lsls	r0, r3
 801989c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801989e:	4318      	orrs	r0, r3
 80198a0:	9041      	str	r0, [sp, #260]	; 0x104
 80198a2:	46aa      	mov	sl, r5
 80198a4:	f89a 3000 	ldrb.w	r3, [sl]
 80198a8:	2b67      	cmp	r3, #103	; 0x67
 80198aa:	f10a 0501 	add.w	r5, sl, #1
 80198ae:	d82b      	bhi.n	8019908 <__svfiscanf_r+0x12c>
 80198b0:	2b65      	cmp	r3, #101	; 0x65
 80198b2:	f080 809f 	bcs.w	80199f4 <__svfiscanf_r+0x218>
 80198b6:	2b47      	cmp	r3, #71	; 0x47
 80198b8:	d810      	bhi.n	80198dc <__svfiscanf_r+0x100>
 80198ba:	2b45      	cmp	r3, #69	; 0x45
 80198bc:	f080 809a 	bcs.w	80199f4 <__svfiscanf_r+0x218>
 80198c0:	2b00      	cmp	r3, #0
 80198c2:	d06c      	beq.n	801999e <__svfiscanf_r+0x1c2>
 80198c4:	2b25      	cmp	r3, #37	; 0x25
 80198c6:	d051      	beq.n	801996c <__svfiscanf_r+0x190>
 80198c8:	2303      	movs	r3, #3
 80198ca:	9347      	str	r3, [sp, #284]	; 0x11c
 80198cc:	9742      	str	r7, [sp, #264]	; 0x108
 80198ce:	e027      	b.n	8019920 <__svfiscanf_r+0x144>
 80198d0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80198d2:	fb07 1303 	mla	r3, r7, r3, r1
 80198d6:	3b30      	subs	r3, #48	; 0x30
 80198d8:	9343      	str	r3, [sp, #268]	; 0x10c
 80198da:	e7cf      	b.n	801987c <__svfiscanf_r+0xa0>
 80198dc:	2b5b      	cmp	r3, #91	; 0x5b
 80198de:	d06a      	beq.n	80199b6 <__svfiscanf_r+0x1da>
 80198e0:	d80c      	bhi.n	80198fc <__svfiscanf_r+0x120>
 80198e2:	2b58      	cmp	r3, #88	; 0x58
 80198e4:	d1f0      	bne.n	80198c8 <__svfiscanf_r+0xec>
 80198e6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80198e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80198ec:	9241      	str	r2, [sp, #260]	; 0x104
 80198ee:	2210      	movs	r2, #16
 80198f0:	9242      	str	r2, [sp, #264]	; 0x108
 80198f2:	2b6e      	cmp	r3, #110	; 0x6e
 80198f4:	bf8c      	ite	hi
 80198f6:	2304      	movhi	r3, #4
 80198f8:	2303      	movls	r3, #3
 80198fa:	e010      	b.n	801991e <__svfiscanf_r+0x142>
 80198fc:	2b63      	cmp	r3, #99	; 0x63
 80198fe:	d065      	beq.n	80199cc <__svfiscanf_r+0x1f0>
 8019900:	2b64      	cmp	r3, #100	; 0x64
 8019902:	d1e1      	bne.n	80198c8 <__svfiscanf_r+0xec>
 8019904:	9742      	str	r7, [sp, #264]	; 0x108
 8019906:	e7f4      	b.n	80198f2 <__svfiscanf_r+0x116>
 8019908:	2b70      	cmp	r3, #112	; 0x70
 801990a:	d04b      	beq.n	80199a4 <__svfiscanf_r+0x1c8>
 801990c:	d826      	bhi.n	801995c <__svfiscanf_r+0x180>
 801990e:	2b6e      	cmp	r3, #110	; 0x6e
 8019910:	d062      	beq.n	80199d8 <__svfiscanf_r+0x1fc>
 8019912:	d84c      	bhi.n	80199ae <__svfiscanf_r+0x1d2>
 8019914:	2b69      	cmp	r3, #105	; 0x69
 8019916:	d1d7      	bne.n	80198c8 <__svfiscanf_r+0xec>
 8019918:	2300      	movs	r3, #0
 801991a:	9342      	str	r3, [sp, #264]	; 0x108
 801991c:	2303      	movs	r3, #3
 801991e:	9347      	str	r3, [sp, #284]	; 0x11c
 8019920:	6863      	ldr	r3, [r4, #4]
 8019922:	2b00      	cmp	r3, #0
 8019924:	dd68      	ble.n	80199f8 <__svfiscanf_r+0x21c>
 8019926:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019928:	0659      	lsls	r1, r3, #25
 801992a:	d407      	bmi.n	801993c <__svfiscanf_r+0x160>
 801992c:	f7fe ff72 	bl	8018814 <__locale_ctype_ptr>
 8019930:	6823      	ldr	r3, [r4, #0]
 8019932:	781a      	ldrb	r2, [r3, #0]
 8019934:	4410      	add	r0, r2
 8019936:	7842      	ldrb	r2, [r0, #1]
 8019938:	0712      	lsls	r2, r2, #28
 801993a:	d464      	bmi.n	8019a06 <__svfiscanf_r+0x22a>
 801993c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801993e:	2b02      	cmp	r3, #2
 8019940:	dc73      	bgt.n	8019a2a <__svfiscanf_r+0x24e>
 8019942:	466b      	mov	r3, sp
 8019944:	4622      	mov	r2, r4
 8019946:	a941      	add	r1, sp, #260	; 0x104
 8019948:	4630      	mov	r0, r6
 801994a:	f000 f8bf 	bl	8019acc <_scanf_chars>
 801994e:	2801      	cmp	r0, #1
 8019950:	f000 8089 	beq.w	8019a66 <__svfiscanf_r+0x28a>
 8019954:	2802      	cmp	r0, #2
 8019956:	f47f af71 	bne.w	801983c <__svfiscanf_r+0x60>
 801995a:	e01d      	b.n	8019998 <__svfiscanf_r+0x1bc>
 801995c:	2b75      	cmp	r3, #117	; 0x75
 801995e:	d0d1      	beq.n	8019904 <__svfiscanf_r+0x128>
 8019960:	2b78      	cmp	r3, #120	; 0x78
 8019962:	d0c0      	beq.n	80198e6 <__svfiscanf_r+0x10a>
 8019964:	2b73      	cmp	r3, #115	; 0x73
 8019966:	d1af      	bne.n	80198c8 <__svfiscanf_r+0xec>
 8019968:	2302      	movs	r3, #2
 801996a:	e7d8      	b.n	801991e <__svfiscanf_r+0x142>
 801996c:	6863      	ldr	r3, [r4, #4]
 801996e:	2b00      	cmp	r3, #0
 8019970:	dd0c      	ble.n	801998c <__svfiscanf_r+0x1b0>
 8019972:	6823      	ldr	r3, [r4, #0]
 8019974:	781a      	ldrb	r2, [r3, #0]
 8019976:	455a      	cmp	r2, fp
 8019978:	d175      	bne.n	8019a66 <__svfiscanf_r+0x28a>
 801997a:	3301      	adds	r3, #1
 801997c:	6862      	ldr	r2, [r4, #4]
 801997e:	6023      	str	r3, [r4, #0]
 8019980:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8019982:	3a01      	subs	r2, #1
 8019984:	3301      	adds	r3, #1
 8019986:	6062      	str	r2, [r4, #4]
 8019988:	9345      	str	r3, [sp, #276]	; 0x114
 801998a:	e757      	b.n	801983c <__svfiscanf_r+0x60>
 801998c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801998e:	4621      	mov	r1, r4
 8019990:	4630      	mov	r0, r6
 8019992:	4798      	blx	r3
 8019994:	2800      	cmp	r0, #0
 8019996:	d0ec      	beq.n	8019972 <__svfiscanf_r+0x196>
 8019998:	9844      	ldr	r0, [sp, #272]	; 0x110
 801999a:	2800      	cmp	r0, #0
 801999c:	d159      	bne.n	8019a52 <__svfiscanf_r+0x276>
 801999e:	f04f 30ff 	mov.w	r0, #4294967295
 80199a2:	e05c      	b.n	8019a5e <__svfiscanf_r+0x282>
 80199a4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80199a6:	f042 0220 	orr.w	r2, r2, #32
 80199aa:	9241      	str	r2, [sp, #260]	; 0x104
 80199ac:	e79b      	b.n	80198e6 <__svfiscanf_r+0x10a>
 80199ae:	2308      	movs	r3, #8
 80199b0:	9342      	str	r3, [sp, #264]	; 0x108
 80199b2:	2304      	movs	r3, #4
 80199b4:	e7b3      	b.n	801991e <__svfiscanf_r+0x142>
 80199b6:	4629      	mov	r1, r5
 80199b8:	4640      	mov	r0, r8
 80199ba:	f000 fa85 	bl	8019ec8 <__sccl>
 80199be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80199c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80199c4:	9341      	str	r3, [sp, #260]	; 0x104
 80199c6:	4605      	mov	r5, r0
 80199c8:	2301      	movs	r3, #1
 80199ca:	e7a8      	b.n	801991e <__svfiscanf_r+0x142>
 80199cc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80199ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80199d2:	9341      	str	r3, [sp, #260]	; 0x104
 80199d4:	2300      	movs	r3, #0
 80199d6:	e7a2      	b.n	801991e <__svfiscanf_r+0x142>
 80199d8:	9841      	ldr	r0, [sp, #260]	; 0x104
 80199da:	06c3      	lsls	r3, r0, #27
 80199dc:	f53f af2e 	bmi.w	801983c <__svfiscanf_r+0x60>
 80199e0:	9b00      	ldr	r3, [sp, #0]
 80199e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80199e4:	1d19      	adds	r1, r3, #4
 80199e6:	9100      	str	r1, [sp, #0]
 80199e8:	681b      	ldr	r3, [r3, #0]
 80199ea:	07c0      	lsls	r0, r0, #31
 80199ec:	bf4c      	ite	mi
 80199ee:	801a      	strhmi	r2, [r3, #0]
 80199f0:	601a      	strpl	r2, [r3, #0]
 80199f2:	e723      	b.n	801983c <__svfiscanf_r+0x60>
 80199f4:	2305      	movs	r3, #5
 80199f6:	e792      	b.n	801991e <__svfiscanf_r+0x142>
 80199f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80199fa:	4621      	mov	r1, r4
 80199fc:	4630      	mov	r0, r6
 80199fe:	4798      	blx	r3
 8019a00:	2800      	cmp	r0, #0
 8019a02:	d090      	beq.n	8019926 <__svfiscanf_r+0x14a>
 8019a04:	e7c8      	b.n	8019998 <__svfiscanf_r+0x1bc>
 8019a06:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019a08:	3201      	adds	r2, #1
 8019a0a:	9245      	str	r2, [sp, #276]	; 0x114
 8019a0c:	6862      	ldr	r2, [r4, #4]
 8019a0e:	3a01      	subs	r2, #1
 8019a10:	2a00      	cmp	r2, #0
 8019a12:	6062      	str	r2, [r4, #4]
 8019a14:	dd02      	ble.n	8019a1c <__svfiscanf_r+0x240>
 8019a16:	3301      	adds	r3, #1
 8019a18:	6023      	str	r3, [r4, #0]
 8019a1a:	e787      	b.n	801992c <__svfiscanf_r+0x150>
 8019a1c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019a1e:	4621      	mov	r1, r4
 8019a20:	4630      	mov	r0, r6
 8019a22:	4798      	blx	r3
 8019a24:	2800      	cmp	r0, #0
 8019a26:	d081      	beq.n	801992c <__svfiscanf_r+0x150>
 8019a28:	e7b6      	b.n	8019998 <__svfiscanf_r+0x1bc>
 8019a2a:	2b04      	cmp	r3, #4
 8019a2c:	dc06      	bgt.n	8019a3c <__svfiscanf_r+0x260>
 8019a2e:	466b      	mov	r3, sp
 8019a30:	4622      	mov	r2, r4
 8019a32:	a941      	add	r1, sp, #260	; 0x104
 8019a34:	4630      	mov	r0, r6
 8019a36:	f000 f8ad 	bl	8019b94 <_scanf_i>
 8019a3a:	e788      	b.n	801994e <__svfiscanf_r+0x172>
 8019a3c:	4b0e      	ldr	r3, [pc, #56]	; (8019a78 <__svfiscanf_r+0x29c>)
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	f43f aefc 	beq.w	801983c <__svfiscanf_r+0x60>
 8019a44:	466b      	mov	r3, sp
 8019a46:	4622      	mov	r2, r4
 8019a48:	a941      	add	r1, sp, #260	; 0x104
 8019a4a:	4630      	mov	r0, r6
 8019a4c:	f7fc f908 	bl	8015c60 <_scanf_float>
 8019a50:	e77d      	b.n	801994e <__svfiscanf_r+0x172>
 8019a52:	89a3      	ldrh	r3, [r4, #12]
 8019a54:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019a58:	bf18      	it	ne
 8019a5a:	f04f 30ff 	movne.w	r0, #4294967295
 8019a5e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8019a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a66:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019a68:	e7f9      	b.n	8019a5e <__svfiscanf_r+0x282>
 8019a6a:	bf00      	nop
 8019a6c:	0801a165 	.word	0x0801a165
 8019a70:	08019d91 	.word	0x08019d91
 8019a74:	0801a8a2 	.word	0x0801a8a2
 8019a78:	08015c61 	.word	0x08015c61

08019a7c <_vfiscanf_r>:
 8019a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019a80:	460c      	mov	r4, r1
 8019a82:	4616      	mov	r6, r2
 8019a84:	461f      	mov	r7, r3
 8019a86:	4605      	mov	r5, r0
 8019a88:	b118      	cbz	r0, 8019a92 <_vfiscanf_r+0x16>
 8019a8a:	6983      	ldr	r3, [r0, #24]
 8019a8c:	b90b      	cbnz	r3, 8019a92 <_vfiscanf_r+0x16>
 8019a8e:	f7fe faf1 	bl	8018074 <__sinit>
 8019a92:	4b0b      	ldr	r3, [pc, #44]	; (8019ac0 <_vfiscanf_r+0x44>)
 8019a94:	429c      	cmp	r4, r3
 8019a96:	d108      	bne.n	8019aaa <_vfiscanf_r+0x2e>
 8019a98:	686c      	ldr	r4, [r5, #4]
 8019a9a:	463b      	mov	r3, r7
 8019a9c:	4632      	mov	r2, r6
 8019a9e:	4621      	mov	r1, r4
 8019aa0:	4628      	mov	r0, r5
 8019aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019aa6:	f7ff be99 	b.w	80197dc <__svfiscanf_r>
 8019aaa:	4b06      	ldr	r3, [pc, #24]	; (8019ac4 <_vfiscanf_r+0x48>)
 8019aac:	429c      	cmp	r4, r3
 8019aae:	d101      	bne.n	8019ab4 <_vfiscanf_r+0x38>
 8019ab0:	68ac      	ldr	r4, [r5, #8]
 8019ab2:	e7f2      	b.n	8019a9a <_vfiscanf_r+0x1e>
 8019ab4:	4b04      	ldr	r3, [pc, #16]	; (8019ac8 <_vfiscanf_r+0x4c>)
 8019ab6:	429c      	cmp	r4, r3
 8019ab8:	bf08      	it	eq
 8019aba:	68ec      	ldreq	r4, [r5, #12]
 8019abc:	e7ed      	b.n	8019a9a <_vfiscanf_r+0x1e>
 8019abe:	bf00      	nop
 8019ac0:	0801a750 	.word	0x0801a750
 8019ac4:	0801a770 	.word	0x0801a770
 8019ac8:	0801a730 	.word	0x0801a730

08019acc <_scanf_chars>:
 8019acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ad0:	4615      	mov	r5, r2
 8019ad2:	688a      	ldr	r2, [r1, #8]
 8019ad4:	4680      	mov	r8, r0
 8019ad6:	460c      	mov	r4, r1
 8019ad8:	b932      	cbnz	r2, 8019ae8 <_scanf_chars+0x1c>
 8019ada:	698a      	ldr	r2, [r1, #24]
 8019adc:	2a00      	cmp	r2, #0
 8019ade:	bf14      	ite	ne
 8019ae0:	f04f 32ff 	movne.w	r2, #4294967295
 8019ae4:	2201      	moveq	r2, #1
 8019ae6:	608a      	str	r2, [r1, #8]
 8019ae8:	6822      	ldr	r2, [r4, #0]
 8019aea:	06d1      	lsls	r1, r2, #27
 8019aec:	bf5f      	itttt	pl
 8019aee:	681a      	ldrpl	r2, [r3, #0]
 8019af0:	1d11      	addpl	r1, r2, #4
 8019af2:	6019      	strpl	r1, [r3, #0]
 8019af4:	6817      	ldrpl	r7, [r2, #0]
 8019af6:	2600      	movs	r6, #0
 8019af8:	69a3      	ldr	r3, [r4, #24]
 8019afa:	b1db      	cbz	r3, 8019b34 <_scanf_chars+0x68>
 8019afc:	2b01      	cmp	r3, #1
 8019afe:	d107      	bne.n	8019b10 <_scanf_chars+0x44>
 8019b00:	682b      	ldr	r3, [r5, #0]
 8019b02:	6962      	ldr	r2, [r4, #20]
 8019b04:	781b      	ldrb	r3, [r3, #0]
 8019b06:	5cd3      	ldrb	r3, [r2, r3]
 8019b08:	b9a3      	cbnz	r3, 8019b34 <_scanf_chars+0x68>
 8019b0a:	2e00      	cmp	r6, #0
 8019b0c:	d132      	bne.n	8019b74 <_scanf_chars+0xa8>
 8019b0e:	e006      	b.n	8019b1e <_scanf_chars+0x52>
 8019b10:	2b02      	cmp	r3, #2
 8019b12:	d007      	beq.n	8019b24 <_scanf_chars+0x58>
 8019b14:	2e00      	cmp	r6, #0
 8019b16:	d12d      	bne.n	8019b74 <_scanf_chars+0xa8>
 8019b18:	69a3      	ldr	r3, [r4, #24]
 8019b1a:	2b01      	cmp	r3, #1
 8019b1c:	d12a      	bne.n	8019b74 <_scanf_chars+0xa8>
 8019b1e:	2001      	movs	r0, #1
 8019b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b24:	f7fe fe76 	bl	8018814 <__locale_ctype_ptr>
 8019b28:	682b      	ldr	r3, [r5, #0]
 8019b2a:	781b      	ldrb	r3, [r3, #0]
 8019b2c:	4418      	add	r0, r3
 8019b2e:	7843      	ldrb	r3, [r0, #1]
 8019b30:	071b      	lsls	r3, r3, #28
 8019b32:	d4ef      	bmi.n	8019b14 <_scanf_chars+0x48>
 8019b34:	6823      	ldr	r3, [r4, #0]
 8019b36:	06da      	lsls	r2, r3, #27
 8019b38:	bf5e      	ittt	pl
 8019b3a:	682b      	ldrpl	r3, [r5, #0]
 8019b3c:	781b      	ldrbpl	r3, [r3, #0]
 8019b3e:	703b      	strbpl	r3, [r7, #0]
 8019b40:	682a      	ldr	r2, [r5, #0]
 8019b42:	686b      	ldr	r3, [r5, #4]
 8019b44:	f102 0201 	add.w	r2, r2, #1
 8019b48:	602a      	str	r2, [r5, #0]
 8019b4a:	68a2      	ldr	r2, [r4, #8]
 8019b4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8019b50:	f102 32ff 	add.w	r2, r2, #4294967295
 8019b54:	606b      	str	r3, [r5, #4]
 8019b56:	f106 0601 	add.w	r6, r6, #1
 8019b5a:	bf58      	it	pl
 8019b5c:	3701      	addpl	r7, #1
 8019b5e:	60a2      	str	r2, [r4, #8]
 8019b60:	b142      	cbz	r2, 8019b74 <_scanf_chars+0xa8>
 8019b62:	2b00      	cmp	r3, #0
 8019b64:	dcc8      	bgt.n	8019af8 <_scanf_chars+0x2c>
 8019b66:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019b6a:	4629      	mov	r1, r5
 8019b6c:	4640      	mov	r0, r8
 8019b6e:	4798      	blx	r3
 8019b70:	2800      	cmp	r0, #0
 8019b72:	d0c1      	beq.n	8019af8 <_scanf_chars+0x2c>
 8019b74:	6823      	ldr	r3, [r4, #0]
 8019b76:	f013 0310 	ands.w	r3, r3, #16
 8019b7a:	d105      	bne.n	8019b88 <_scanf_chars+0xbc>
 8019b7c:	68e2      	ldr	r2, [r4, #12]
 8019b7e:	3201      	adds	r2, #1
 8019b80:	60e2      	str	r2, [r4, #12]
 8019b82:	69a2      	ldr	r2, [r4, #24]
 8019b84:	b102      	cbz	r2, 8019b88 <_scanf_chars+0xbc>
 8019b86:	703b      	strb	r3, [r7, #0]
 8019b88:	6923      	ldr	r3, [r4, #16]
 8019b8a:	441e      	add	r6, r3
 8019b8c:	6126      	str	r6, [r4, #16]
 8019b8e:	2000      	movs	r0, #0
 8019b90:	e7c6      	b.n	8019b20 <_scanf_chars+0x54>
	...

08019b94 <_scanf_i>:
 8019b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b98:	469a      	mov	sl, r3
 8019b9a:	4b74      	ldr	r3, [pc, #464]	; (8019d6c <_scanf_i+0x1d8>)
 8019b9c:	460c      	mov	r4, r1
 8019b9e:	4683      	mov	fp, r0
 8019ba0:	4616      	mov	r6, r2
 8019ba2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8019ba6:	b087      	sub	sp, #28
 8019ba8:	ab03      	add	r3, sp, #12
 8019baa:	68a7      	ldr	r7, [r4, #8]
 8019bac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019bb0:	4b6f      	ldr	r3, [pc, #444]	; (8019d70 <_scanf_i+0x1dc>)
 8019bb2:	69a1      	ldr	r1, [r4, #24]
 8019bb4:	4a6f      	ldr	r2, [pc, #444]	; (8019d74 <_scanf_i+0x1e0>)
 8019bb6:	2903      	cmp	r1, #3
 8019bb8:	bf08      	it	eq
 8019bba:	461a      	moveq	r2, r3
 8019bbc:	1e7b      	subs	r3, r7, #1
 8019bbe:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8019bc2:	bf84      	itt	hi
 8019bc4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019bc8:	60a3      	strhi	r3, [r4, #8]
 8019bca:	6823      	ldr	r3, [r4, #0]
 8019bcc:	9200      	str	r2, [sp, #0]
 8019bce:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8019bd2:	bf88      	it	hi
 8019bd4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019bd8:	f104 091c 	add.w	r9, r4, #28
 8019bdc:	6023      	str	r3, [r4, #0]
 8019bde:	bf8c      	ite	hi
 8019be0:	197f      	addhi	r7, r7, r5
 8019be2:	2700      	movls	r7, #0
 8019be4:	464b      	mov	r3, r9
 8019be6:	f04f 0800 	mov.w	r8, #0
 8019bea:	9301      	str	r3, [sp, #4]
 8019bec:	6831      	ldr	r1, [r6, #0]
 8019bee:	ab03      	add	r3, sp, #12
 8019bf0:	2202      	movs	r2, #2
 8019bf2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8019bf6:	7809      	ldrb	r1, [r1, #0]
 8019bf8:	f7ee fa2a 	bl	8008050 <memchr>
 8019bfc:	9b01      	ldr	r3, [sp, #4]
 8019bfe:	b330      	cbz	r0, 8019c4e <_scanf_i+0xba>
 8019c00:	f1b8 0f01 	cmp.w	r8, #1
 8019c04:	d15a      	bne.n	8019cbc <_scanf_i+0x128>
 8019c06:	6862      	ldr	r2, [r4, #4]
 8019c08:	b92a      	cbnz	r2, 8019c16 <_scanf_i+0x82>
 8019c0a:	6822      	ldr	r2, [r4, #0]
 8019c0c:	2108      	movs	r1, #8
 8019c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019c12:	6061      	str	r1, [r4, #4]
 8019c14:	6022      	str	r2, [r4, #0]
 8019c16:	6822      	ldr	r2, [r4, #0]
 8019c18:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8019c1c:	6022      	str	r2, [r4, #0]
 8019c1e:	68a2      	ldr	r2, [r4, #8]
 8019c20:	1e51      	subs	r1, r2, #1
 8019c22:	60a1      	str	r1, [r4, #8]
 8019c24:	b19a      	cbz	r2, 8019c4e <_scanf_i+0xba>
 8019c26:	6832      	ldr	r2, [r6, #0]
 8019c28:	1c51      	adds	r1, r2, #1
 8019c2a:	6031      	str	r1, [r6, #0]
 8019c2c:	7812      	ldrb	r2, [r2, #0]
 8019c2e:	701a      	strb	r2, [r3, #0]
 8019c30:	1c5d      	adds	r5, r3, #1
 8019c32:	6873      	ldr	r3, [r6, #4]
 8019c34:	3b01      	subs	r3, #1
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	6073      	str	r3, [r6, #4]
 8019c3a:	dc07      	bgt.n	8019c4c <_scanf_i+0xb8>
 8019c3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019c40:	4631      	mov	r1, r6
 8019c42:	4658      	mov	r0, fp
 8019c44:	4798      	blx	r3
 8019c46:	2800      	cmp	r0, #0
 8019c48:	f040 8086 	bne.w	8019d58 <_scanf_i+0x1c4>
 8019c4c:	462b      	mov	r3, r5
 8019c4e:	f108 0801 	add.w	r8, r8, #1
 8019c52:	f1b8 0f03 	cmp.w	r8, #3
 8019c56:	d1c8      	bne.n	8019bea <_scanf_i+0x56>
 8019c58:	6862      	ldr	r2, [r4, #4]
 8019c5a:	b90a      	cbnz	r2, 8019c60 <_scanf_i+0xcc>
 8019c5c:	220a      	movs	r2, #10
 8019c5e:	6062      	str	r2, [r4, #4]
 8019c60:	6862      	ldr	r2, [r4, #4]
 8019c62:	4945      	ldr	r1, [pc, #276]	; (8019d78 <_scanf_i+0x1e4>)
 8019c64:	6960      	ldr	r0, [r4, #20]
 8019c66:	9301      	str	r3, [sp, #4]
 8019c68:	1a89      	subs	r1, r1, r2
 8019c6a:	f000 f92d 	bl	8019ec8 <__sccl>
 8019c6e:	9b01      	ldr	r3, [sp, #4]
 8019c70:	f04f 0800 	mov.w	r8, #0
 8019c74:	461d      	mov	r5, r3
 8019c76:	68a3      	ldr	r3, [r4, #8]
 8019c78:	6822      	ldr	r2, [r4, #0]
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	d03a      	beq.n	8019cf4 <_scanf_i+0x160>
 8019c7e:	6831      	ldr	r1, [r6, #0]
 8019c80:	6960      	ldr	r0, [r4, #20]
 8019c82:	f891 c000 	ldrb.w	ip, [r1]
 8019c86:	f810 000c 	ldrb.w	r0, [r0, ip]
 8019c8a:	2800      	cmp	r0, #0
 8019c8c:	d032      	beq.n	8019cf4 <_scanf_i+0x160>
 8019c8e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8019c92:	d121      	bne.n	8019cd8 <_scanf_i+0x144>
 8019c94:	0510      	lsls	r0, r2, #20
 8019c96:	d51f      	bpl.n	8019cd8 <_scanf_i+0x144>
 8019c98:	f108 0801 	add.w	r8, r8, #1
 8019c9c:	b117      	cbz	r7, 8019ca4 <_scanf_i+0x110>
 8019c9e:	3301      	adds	r3, #1
 8019ca0:	3f01      	subs	r7, #1
 8019ca2:	60a3      	str	r3, [r4, #8]
 8019ca4:	6873      	ldr	r3, [r6, #4]
 8019ca6:	3b01      	subs	r3, #1
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	6073      	str	r3, [r6, #4]
 8019cac:	dd1b      	ble.n	8019ce6 <_scanf_i+0x152>
 8019cae:	6833      	ldr	r3, [r6, #0]
 8019cb0:	3301      	adds	r3, #1
 8019cb2:	6033      	str	r3, [r6, #0]
 8019cb4:	68a3      	ldr	r3, [r4, #8]
 8019cb6:	3b01      	subs	r3, #1
 8019cb8:	60a3      	str	r3, [r4, #8]
 8019cba:	e7dc      	b.n	8019c76 <_scanf_i+0xe2>
 8019cbc:	f1b8 0f02 	cmp.w	r8, #2
 8019cc0:	d1ad      	bne.n	8019c1e <_scanf_i+0x8a>
 8019cc2:	6822      	ldr	r2, [r4, #0]
 8019cc4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8019cc8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8019ccc:	d1bf      	bne.n	8019c4e <_scanf_i+0xba>
 8019cce:	2110      	movs	r1, #16
 8019cd0:	6061      	str	r1, [r4, #4]
 8019cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8019cd6:	e7a1      	b.n	8019c1c <_scanf_i+0x88>
 8019cd8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8019cdc:	6022      	str	r2, [r4, #0]
 8019cde:	780b      	ldrb	r3, [r1, #0]
 8019ce0:	702b      	strb	r3, [r5, #0]
 8019ce2:	3501      	adds	r5, #1
 8019ce4:	e7de      	b.n	8019ca4 <_scanf_i+0x110>
 8019ce6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019cea:	4631      	mov	r1, r6
 8019cec:	4658      	mov	r0, fp
 8019cee:	4798      	blx	r3
 8019cf0:	2800      	cmp	r0, #0
 8019cf2:	d0df      	beq.n	8019cb4 <_scanf_i+0x120>
 8019cf4:	6823      	ldr	r3, [r4, #0]
 8019cf6:	05d9      	lsls	r1, r3, #23
 8019cf8:	d50c      	bpl.n	8019d14 <_scanf_i+0x180>
 8019cfa:	454d      	cmp	r5, r9
 8019cfc:	d908      	bls.n	8019d10 <_scanf_i+0x17c>
 8019cfe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019d02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019d06:	4632      	mov	r2, r6
 8019d08:	4658      	mov	r0, fp
 8019d0a:	4798      	blx	r3
 8019d0c:	1e6f      	subs	r7, r5, #1
 8019d0e:	463d      	mov	r5, r7
 8019d10:	454d      	cmp	r5, r9
 8019d12:	d029      	beq.n	8019d68 <_scanf_i+0x1d4>
 8019d14:	6822      	ldr	r2, [r4, #0]
 8019d16:	f012 0210 	ands.w	r2, r2, #16
 8019d1a:	d113      	bne.n	8019d44 <_scanf_i+0x1b0>
 8019d1c:	702a      	strb	r2, [r5, #0]
 8019d1e:	6863      	ldr	r3, [r4, #4]
 8019d20:	9e00      	ldr	r6, [sp, #0]
 8019d22:	4649      	mov	r1, r9
 8019d24:	4658      	mov	r0, fp
 8019d26:	47b0      	blx	r6
 8019d28:	f8da 3000 	ldr.w	r3, [sl]
 8019d2c:	6821      	ldr	r1, [r4, #0]
 8019d2e:	1d1a      	adds	r2, r3, #4
 8019d30:	f8ca 2000 	str.w	r2, [sl]
 8019d34:	f011 0f20 	tst.w	r1, #32
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	d010      	beq.n	8019d5e <_scanf_i+0x1ca>
 8019d3c:	6018      	str	r0, [r3, #0]
 8019d3e:	68e3      	ldr	r3, [r4, #12]
 8019d40:	3301      	adds	r3, #1
 8019d42:	60e3      	str	r3, [r4, #12]
 8019d44:	eba5 0509 	sub.w	r5, r5, r9
 8019d48:	44a8      	add	r8, r5
 8019d4a:	6925      	ldr	r5, [r4, #16]
 8019d4c:	4445      	add	r5, r8
 8019d4e:	6125      	str	r5, [r4, #16]
 8019d50:	2000      	movs	r0, #0
 8019d52:	b007      	add	sp, #28
 8019d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d58:	f04f 0800 	mov.w	r8, #0
 8019d5c:	e7ca      	b.n	8019cf4 <_scanf_i+0x160>
 8019d5e:	07ca      	lsls	r2, r1, #31
 8019d60:	bf4c      	ite	mi
 8019d62:	8018      	strhmi	r0, [r3, #0]
 8019d64:	6018      	strpl	r0, [r3, #0]
 8019d66:	e7ea      	b.n	8019d3e <_scanf_i+0x1aa>
 8019d68:	2001      	movs	r0, #1
 8019d6a:	e7f2      	b.n	8019d52 <_scanf_i+0x1be>
 8019d6c:	0801a660 	.word	0x0801a660
 8019d70:	08017041 	.word	0x08017041
 8019d74:	0801a0cd 	.word	0x0801a0cd
 8019d78:	0801a8bd 	.word	0x0801a8bd

08019d7c <lflush>:
 8019d7c:	8983      	ldrh	r3, [r0, #12]
 8019d7e:	f003 0309 	and.w	r3, r3, #9
 8019d82:	2b09      	cmp	r3, #9
 8019d84:	d101      	bne.n	8019d8a <lflush+0xe>
 8019d86:	f7fe b923 	b.w	8017fd0 <fflush>
 8019d8a:	2000      	movs	r0, #0
 8019d8c:	4770      	bx	lr
	...

08019d90 <__srefill_r>:
 8019d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d92:	460c      	mov	r4, r1
 8019d94:	4605      	mov	r5, r0
 8019d96:	b118      	cbz	r0, 8019da0 <__srefill_r+0x10>
 8019d98:	6983      	ldr	r3, [r0, #24]
 8019d9a:	b90b      	cbnz	r3, 8019da0 <__srefill_r+0x10>
 8019d9c:	f7fe f96a 	bl	8018074 <__sinit>
 8019da0:	4b3c      	ldr	r3, [pc, #240]	; (8019e94 <__srefill_r+0x104>)
 8019da2:	429c      	cmp	r4, r3
 8019da4:	d10a      	bne.n	8019dbc <__srefill_r+0x2c>
 8019da6:	686c      	ldr	r4, [r5, #4]
 8019da8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019dac:	2300      	movs	r3, #0
 8019dae:	6063      	str	r3, [r4, #4]
 8019db0:	b293      	uxth	r3, r2
 8019db2:	069e      	lsls	r6, r3, #26
 8019db4:	d50c      	bpl.n	8019dd0 <__srefill_r+0x40>
 8019db6:	f04f 30ff 	mov.w	r0, #4294967295
 8019dba:	e067      	b.n	8019e8c <__srefill_r+0xfc>
 8019dbc:	4b36      	ldr	r3, [pc, #216]	; (8019e98 <__srefill_r+0x108>)
 8019dbe:	429c      	cmp	r4, r3
 8019dc0:	d101      	bne.n	8019dc6 <__srefill_r+0x36>
 8019dc2:	68ac      	ldr	r4, [r5, #8]
 8019dc4:	e7f0      	b.n	8019da8 <__srefill_r+0x18>
 8019dc6:	4b35      	ldr	r3, [pc, #212]	; (8019e9c <__srefill_r+0x10c>)
 8019dc8:	429c      	cmp	r4, r3
 8019dca:	bf08      	it	eq
 8019dcc:	68ec      	ldreq	r4, [r5, #12]
 8019dce:	e7eb      	b.n	8019da8 <__srefill_r+0x18>
 8019dd0:	0758      	lsls	r0, r3, #29
 8019dd2:	d449      	bmi.n	8019e68 <__srefill_r+0xd8>
 8019dd4:	06d9      	lsls	r1, r3, #27
 8019dd6:	d405      	bmi.n	8019de4 <__srefill_r+0x54>
 8019dd8:	2309      	movs	r3, #9
 8019dda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019dde:	602b      	str	r3, [r5, #0]
 8019de0:	81a2      	strh	r2, [r4, #12]
 8019de2:	e7e8      	b.n	8019db6 <__srefill_r+0x26>
 8019de4:	071a      	lsls	r2, r3, #28
 8019de6:	d50b      	bpl.n	8019e00 <__srefill_r+0x70>
 8019de8:	4621      	mov	r1, r4
 8019dea:	4628      	mov	r0, r5
 8019dec:	f7fe f8c6 	bl	8017f7c <_fflush_r>
 8019df0:	2800      	cmp	r0, #0
 8019df2:	d1e0      	bne.n	8019db6 <__srefill_r+0x26>
 8019df4:	89a3      	ldrh	r3, [r4, #12]
 8019df6:	60a0      	str	r0, [r4, #8]
 8019df8:	f023 0308 	bic.w	r3, r3, #8
 8019dfc:	81a3      	strh	r3, [r4, #12]
 8019dfe:	61a0      	str	r0, [r4, #24]
 8019e00:	89a3      	ldrh	r3, [r4, #12]
 8019e02:	f043 0304 	orr.w	r3, r3, #4
 8019e06:	81a3      	strh	r3, [r4, #12]
 8019e08:	6923      	ldr	r3, [r4, #16]
 8019e0a:	b91b      	cbnz	r3, 8019e14 <__srefill_r+0x84>
 8019e0c:	4621      	mov	r1, r4
 8019e0e:	4628      	mov	r0, r5
 8019e10:	f7fe fd42 	bl	8018898 <__smakebuf_r>
 8019e14:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8019e18:	b2be      	uxth	r6, r7
 8019e1a:	07b3      	lsls	r3, r6, #30
 8019e1c:	d00f      	beq.n	8019e3e <__srefill_r+0xae>
 8019e1e:	2301      	movs	r3, #1
 8019e20:	81a3      	strh	r3, [r4, #12]
 8019e22:	4b1f      	ldr	r3, [pc, #124]	; (8019ea0 <__srefill_r+0x110>)
 8019e24:	491f      	ldr	r1, [pc, #124]	; (8019ea4 <__srefill_r+0x114>)
 8019e26:	6818      	ldr	r0, [r3, #0]
 8019e28:	f006 0609 	and.w	r6, r6, #9
 8019e2c:	f7fe f98e 	bl	801814c <_fwalk>
 8019e30:	2e09      	cmp	r6, #9
 8019e32:	81a7      	strh	r7, [r4, #12]
 8019e34:	d103      	bne.n	8019e3e <__srefill_r+0xae>
 8019e36:	4621      	mov	r1, r4
 8019e38:	4628      	mov	r0, r5
 8019e3a:	f7fe f819 	bl	8017e70 <__sflush_r>
 8019e3e:	6922      	ldr	r2, [r4, #16]
 8019e40:	6022      	str	r2, [r4, #0]
 8019e42:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8019e44:	6963      	ldr	r3, [r4, #20]
 8019e46:	6a21      	ldr	r1, [r4, #32]
 8019e48:	4628      	mov	r0, r5
 8019e4a:	47b0      	blx	r6
 8019e4c:	2800      	cmp	r0, #0
 8019e4e:	6060      	str	r0, [r4, #4]
 8019e50:	dc1d      	bgt.n	8019e8e <__srefill_r+0xfe>
 8019e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019e56:	bf17      	itett	ne
 8019e58:	2200      	movne	r2, #0
 8019e5a:	f043 0320 	orreq.w	r3, r3, #32
 8019e5e:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8019e62:	6062      	strne	r2, [r4, #4]
 8019e64:	81a3      	strh	r3, [r4, #12]
 8019e66:	e7a6      	b.n	8019db6 <__srefill_r+0x26>
 8019e68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019e6a:	2900      	cmp	r1, #0
 8019e6c:	d0cc      	beq.n	8019e08 <__srefill_r+0x78>
 8019e6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019e72:	4299      	cmp	r1, r3
 8019e74:	d002      	beq.n	8019e7c <__srefill_r+0xec>
 8019e76:	4628      	mov	r0, r5
 8019e78:	f7ff f976 	bl	8019168 <_free_r>
 8019e7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019e7e:	6063      	str	r3, [r4, #4]
 8019e80:	2000      	movs	r0, #0
 8019e82:	6360      	str	r0, [r4, #52]	; 0x34
 8019e84:	2b00      	cmp	r3, #0
 8019e86:	d0bf      	beq.n	8019e08 <__srefill_r+0x78>
 8019e88:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019e8a:	6023      	str	r3, [r4, #0]
 8019e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019e8e:	2000      	movs	r0, #0
 8019e90:	e7fc      	b.n	8019e8c <__srefill_r+0xfc>
 8019e92:	bf00      	nop
 8019e94:	0801a750 	.word	0x0801a750
 8019e98:	0801a770 	.word	0x0801a770
 8019e9c:	0801a730 	.word	0x0801a730
 8019ea0:	0801a694 	.word	0x0801a694
 8019ea4:	08019d7d 	.word	0x08019d7d

08019ea8 <_sbrk_r>:
 8019ea8:	b538      	push	{r3, r4, r5, lr}
 8019eaa:	4c06      	ldr	r4, [pc, #24]	; (8019ec4 <_sbrk_r+0x1c>)
 8019eac:	2300      	movs	r3, #0
 8019eae:	4605      	mov	r5, r0
 8019eb0:	4608      	mov	r0, r1
 8019eb2:	6023      	str	r3, [r4, #0]
 8019eb4:	f7f4 fe2c 	bl	800eb10 <_sbrk>
 8019eb8:	1c43      	adds	r3, r0, #1
 8019eba:	d102      	bne.n	8019ec2 <_sbrk_r+0x1a>
 8019ebc:	6823      	ldr	r3, [r4, #0]
 8019ebe:	b103      	cbz	r3, 8019ec2 <_sbrk_r+0x1a>
 8019ec0:	602b      	str	r3, [r5, #0]
 8019ec2:	bd38      	pop	{r3, r4, r5, pc}
 8019ec4:	20000eb0 	.word	0x20000eb0

08019ec8 <__sccl>:
 8019ec8:	b570      	push	{r4, r5, r6, lr}
 8019eca:	780b      	ldrb	r3, [r1, #0]
 8019ecc:	2b5e      	cmp	r3, #94	; 0x5e
 8019ece:	bf13      	iteet	ne
 8019ed0:	1c4a      	addne	r2, r1, #1
 8019ed2:	1c8a      	addeq	r2, r1, #2
 8019ed4:	784b      	ldrbeq	r3, [r1, #1]
 8019ed6:	2100      	movne	r1, #0
 8019ed8:	bf08      	it	eq
 8019eda:	2101      	moveq	r1, #1
 8019edc:	1e44      	subs	r4, r0, #1
 8019ede:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8019ee2:	f804 1f01 	strb.w	r1, [r4, #1]!
 8019ee6:	42ac      	cmp	r4, r5
 8019ee8:	d1fb      	bne.n	8019ee2 <__sccl+0x1a>
 8019eea:	b913      	cbnz	r3, 8019ef2 <__sccl+0x2a>
 8019eec:	3a01      	subs	r2, #1
 8019eee:	4610      	mov	r0, r2
 8019ef0:	bd70      	pop	{r4, r5, r6, pc}
 8019ef2:	f081 0401 	eor.w	r4, r1, #1
 8019ef6:	54c4      	strb	r4, [r0, r3]
 8019ef8:	1c51      	adds	r1, r2, #1
 8019efa:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019efe:	2d2d      	cmp	r5, #45	; 0x2d
 8019f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8019f04:	460a      	mov	r2, r1
 8019f06:	d006      	beq.n	8019f16 <__sccl+0x4e>
 8019f08:	2d5d      	cmp	r5, #93	; 0x5d
 8019f0a:	d0f0      	beq.n	8019eee <__sccl+0x26>
 8019f0c:	b90d      	cbnz	r5, 8019f12 <__sccl+0x4a>
 8019f0e:	4632      	mov	r2, r6
 8019f10:	e7ed      	b.n	8019eee <__sccl+0x26>
 8019f12:	462b      	mov	r3, r5
 8019f14:	e7ef      	b.n	8019ef6 <__sccl+0x2e>
 8019f16:	780e      	ldrb	r6, [r1, #0]
 8019f18:	2e5d      	cmp	r6, #93	; 0x5d
 8019f1a:	d0fa      	beq.n	8019f12 <__sccl+0x4a>
 8019f1c:	42b3      	cmp	r3, r6
 8019f1e:	dcf8      	bgt.n	8019f12 <__sccl+0x4a>
 8019f20:	3301      	adds	r3, #1
 8019f22:	429e      	cmp	r6, r3
 8019f24:	54c4      	strb	r4, [r0, r3]
 8019f26:	dcfb      	bgt.n	8019f20 <__sccl+0x58>
 8019f28:	3102      	adds	r1, #2
 8019f2a:	e7e6      	b.n	8019efa <__sccl+0x32>

08019f2c <__sread>:
 8019f2c:	b510      	push	{r4, lr}
 8019f2e:	460c      	mov	r4, r1
 8019f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f34:	f000 fa2e 	bl	801a394 <_read_r>
 8019f38:	2800      	cmp	r0, #0
 8019f3a:	bfab      	itete	ge
 8019f3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019f3e:	89a3      	ldrhlt	r3, [r4, #12]
 8019f40:	181b      	addge	r3, r3, r0
 8019f42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019f46:	bfac      	ite	ge
 8019f48:	6563      	strge	r3, [r4, #84]	; 0x54
 8019f4a:	81a3      	strhlt	r3, [r4, #12]
 8019f4c:	bd10      	pop	{r4, pc}

08019f4e <__swrite>:
 8019f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f52:	461f      	mov	r7, r3
 8019f54:	898b      	ldrh	r3, [r1, #12]
 8019f56:	05db      	lsls	r3, r3, #23
 8019f58:	4605      	mov	r5, r0
 8019f5a:	460c      	mov	r4, r1
 8019f5c:	4616      	mov	r6, r2
 8019f5e:	d505      	bpl.n	8019f6c <__swrite+0x1e>
 8019f60:	2302      	movs	r3, #2
 8019f62:	2200      	movs	r2, #0
 8019f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f68:	f000 f9c0 	bl	801a2ec <_lseek_r>
 8019f6c:	89a3      	ldrh	r3, [r4, #12]
 8019f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019f72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019f76:	81a3      	strh	r3, [r4, #12]
 8019f78:	4632      	mov	r2, r6
 8019f7a:	463b      	mov	r3, r7
 8019f7c:	4628      	mov	r0, r5
 8019f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019f82:	f000 b96f 	b.w	801a264 <_write_r>

08019f86 <__sseek>:
 8019f86:	b510      	push	{r4, lr}
 8019f88:	460c      	mov	r4, r1
 8019f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f8e:	f000 f9ad 	bl	801a2ec <_lseek_r>
 8019f92:	1c43      	adds	r3, r0, #1
 8019f94:	89a3      	ldrh	r3, [r4, #12]
 8019f96:	bf15      	itete	ne
 8019f98:	6560      	strne	r0, [r4, #84]	; 0x54
 8019f9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019f9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019fa2:	81a3      	strheq	r3, [r4, #12]
 8019fa4:	bf18      	it	ne
 8019fa6:	81a3      	strhne	r3, [r4, #12]
 8019fa8:	bd10      	pop	{r4, pc}

08019faa <__sclose>:
 8019faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fae:	f000 b96b 	b.w	801a288 <_close_r>

08019fb2 <strncmp>:
 8019fb2:	b510      	push	{r4, lr}
 8019fb4:	b16a      	cbz	r2, 8019fd2 <strncmp+0x20>
 8019fb6:	3901      	subs	r1, #1
 8019fb8:	1884      	adds	r4, r0, r2
 8019fba:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019fbe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019fc2:	4293      	cmp	r3, r2
 8019fc4:	d103      	bne.n	8019fce <strncmp+0x1c>
 8019fc6:	42a0      	cmp	r0, r4
 8019fc8:	d001      	beq.n	8019fce <strncmp+0x1c>
 8019fca:	2b00      	cmp	r3, #0
 8019fcc:	d1f5      	bne.n	8019fba <strncmp+0x8>
 8019fce:	1a98      	subs	r0, r3, r2
 8019fd0:	bd10      	pop	{r4, pc}
 8019fd2:	4610      	mov	r0, r2
 8019fd4:	e7fc      	b.n	8019fd0 <strncmp+0x1e>

08019fd6 <_strtoul_l.isra.0>:
 8019fd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019fda:	4680      	mov	r8, r0
 8019fdc:	4689      	mov	r9, r1
 8019fde:	4692      	mov	sl, r2
 8019fe0:	461e      	mov	r6, r3
 8019fe2:	460f      	mov	r7, r1
 8019fe4:	463d      	mov	r5, r7
 8019fe6:	9808      	ldr	r0, [sp, #32]
 8019fe8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019fec:	f7fe fc0e 	bl	801880c <__locale_ctype_ptr_l>
 8019ff0:	4420      	add	r0, r4
 8019ff2:	7843      	ldrb	r3, [r0, #1]
 8019ff4:	f013 0308 	ands.w	r3, r3, #8
 8019ff8:	d130      	bne.n	801a05c <_strtoul_l.isra.0+0x86>
 8019ffa:	2c2d      	cmp	r4, #45	; 0x2d
 8019ffc:	d130      	bne.n	801a060 <_strtoul_l.isra.0+0x8a>
 8019ffe:	787c      	ldrb	r4, [r7, #1]
 801a000:	1cbd      	adds	r5, r7, #2
 801a002:	2101      	movs	r1, #1
 801a004:	2e00      	cmp	r6, #0
 801a006:	d05c      	beq.n	801a0c2 <_strtoul_l.isra.0+0xec>
 801a008:	2e10      	cmp	r6, #16
 801a00a:	d109      	bne.n	801a020 <_strtoul_l.isra.0+0x4a>
 801a00c:	2c30      	cmp	r4, #48	; 0x30
 801a00e:	d107      	bne.n	801a020 <_strtoul_l.isra.0+0x4a>
 801a010:	782b      	ldrb	r3, [r5, #0]
 801a012:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a016:	2b58      	cmp	r3, #88	; 0x58
 801a018:	d14e      	bne.n	801a0b8 <_strtoul_l.isra.0+0xe2>
 801a01a:	786c      	ldrb	r4, [r5, #1]
 801a01c:	2610      	movs	r6, #16
 801a01e:	3502      	adds	r5, #2
 801a020:	f04f 32ff 	mov.w	r2, #4294967295
 801a024:	2300      	movs	r3, #0
 801a026:	fbb2 f2f6 	udiv	r2, r2, r6
 801a02a:	fb06 fc02 	mul.w	ip, r6, r2
 801a02e:	ea6f 0c0c 	mvn.w	ip, ip
 801a032:	4618      	mov	r0, r3
 801a034:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801a038:	2f09      	cmp	r7, #9
 801a03a:	d817      	bhi.n	801a06c <_strtoul_l.isra.0+0x96>
 801a03c:	463c      	mov	r4, r7
 801a03e:	42a6      	cmp	r6, r4
 801a040:	dd23      	ble.n	801a08a <_strtoul_l.isra.0+0xb4>
 801a042:	2b00      	cmp	r3, #0
 801a044:	db1e      	blt.n	801a084 <_strtoul_l.isra.0+0xae>
 801a046:	4282      	cmp	r2, r0
 801a048:	d31c      	bcc.n	801a084 <_strtoul_l.isra.0+0xae>
 801a04a:	d101      	bne.n	801a050 <_strtoul_l.isra.0+0x7a>
 801a04c:	45a4      	cmp	ip, r4
 801a04e:	db19      	blt.n	801a084 <_strtoul_l.isra.0+0xae>
 801a050:	fb00 4006 	mla	r0, r0, r6, r4
 801a054:	2301      	movs	r3, #1
 801a056:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a05a:	e7eb      	b.n	801a034 <_strtoul_l.isra.0+0x5e>
 801a05c:	462f      	mov	r7, r5
 801a05e:	e7c1      	b.n	8019fe4 <_strtoul_l.isra.0+0xe>
 801a060:	2c2b      	cmp	r4, #43	; 0x2b
 801a062:	bf04      	itt	eq
 801a064:	1cbd      	addeq	r5, r7, #2
 801a066:	787c      	ldrbeq	r4, [r7, #1]
 801a068:	4619      	mov	r1, r3
 801a06a:	e7cb      	b.n	801a004 <_strtoul_l.isra.0+0x2e>
 801a06c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801a070:	2f19      	cmp	r7, #25
 801a072:	d801      	bhi.n	801a078 <_strtoul_l.isra.0+0xa2>
 801a074:	3c37      	subs	r4, #55	; 0x37
 801a076:	e7e2      	b.n	801a03e <_strtoul_l.isra.0+0x68>
 801a078:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801a07c:	2f19      	cmp	r7, #25
 801a07e:	d804      	bhi.n	801a08a <_strtoul_l.isra.0+0xb4>
 801a080:	3c57      	subs	r4, #87	; 0x57
 801a082:	e7dc      	b.n	801a03e <_strtoul_l.isra.0+0x68>
 801a084:	f04f 33ff 	mov.w	r3, #4294967295
 801a088:	e7e5      	b.n	801a056 <_strtoul_l.isra.0+0x80>
 801a08a:	2b00      	cmp	r3, #0
 801a08c:	da09      	bge.n	801a0a2 <_strtoul_l.isra.0+0xcc>
 801a08e:	2322      	movs	r3, #34	; 0x22
 801a090:	f8c8 3000 	str.w	r3, [r8]
 801a094:	f04f 30ff 	mov.w	r0, #4294967295
 801a098:	f1ba 0f00 	cmp.w	sl, #0
 801a09c:	d107      	bne.n	801a0ae <_strtoul_l.isra.0+0xd8>
 801a09e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a0a2:	b101      	cbz	r1, 801a0a6 <_strtoul_l.isra.0+0xd0>
 801a0a4:	4240      	negs	r0, r0
 801a0a6:	f1ba 0f00 	cmp.w	sl, #0
 801a0aa:	d0f8      	beq.n	801a09e <_strtoul_l.isra.0+0xc8>
 801a0ac:	b10b      	cbz	r3, 801a0b2 <_strtoul_l.isra.0+0xdc>
 801a0ae:	f105 39ff 	add.w	r9, r5, #4294967295
 801a0b2:	f8ca 9000 	str.w	r9, [sl]
 801a0b6:	e7f2      	b.n	801a09e <_strtoul_l.isra.0+0xc8>
 801a0b8:	2430      	movs	r4, #48	; 0x30
 801a0ba:	2e00      	cmp	r6, #0
 801a0bc:	d1b0      	bne.n	801a020 <_strtoul_l.isra.0+0x4a>
 801a0be:	2608      	movs	r6, #8
 801a0c0:	e7ae      	b.n	801a020 <_strtoul_l.isra.0+0x4a>
 801a0c2:	2c30      	cmp	r4, #48	; 0x30
 801a0c4:	d0a4      	beq.n	801a010 <_strtoul_l.isra.0+0x3a>
 801a0c6:	260a      	movs	r6, #10
 801a0c8:	e7aa      	b.n	801a020 <_strtoul_l.isra.0+0x4a>
	...

0801a0cc <_strtoul_r>:
 801a0cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a0ce:	4c06      	ldr	r4, [pc, #24]	; (801a0e8 <_strtoul_r+0x1c>)
 801a0d0:	4d06      	ldr	r5, [pc, #24]	; (801a0ec <_strtoul_r+0x20>)
 801a0d2:	6824      	ldr	r4, [r4, #0]
 801a0d4:	6a24      	ldr	r4, [r4, #32]
 801a0d6:	2c00      	cmp	r4, #0
 801a0d8:	bf08      	it	eq
 801a0da:	462c      	moveq	r4, r5
 801a0dc:	9400      	str	r4, [sp, #0]
 801a0de:	f7ff ff7a 	bl	8019fd6 <_strtoul_l.isra.0>
 801a0e2:	b003      	add	sp, #12
 801a0e4:	bd30      	pop	{r4, r5, pc}
 801a0e6:	bf00      	nop
 801a0e8:	2000002c 	.word	0x2000002c
 801a0ec:	20000090 	.word	0x20000090

0801a0f0 <__submore>:
 801a0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a0f4:	460c      	mov	r4, r1
 801a0f6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801a0f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a0fc:	4299      	cmp	r1, r3
 801a0fe:	d11d      	bne.n	801a13c <__submore+0x4c>
 801a100:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801a104:	f7ff f87e 	bl	8019204 <_malloc_r>
 801a108:	b918      	cbnz	r0, 801a112 <__submore+0x22>
 801a10a:	f04f 30ff 	mov.w	r0, #4294967295
 801a10e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a116:	63a3      	str	r3, [r4, #56]	; 0x38
 801a118:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801a11c:	6360      	str	r0, [r4, #52]	; 0x34
 801a11e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801a122:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801a126:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801a12a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801a12e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801a132:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801a136:	6020      	str	r0, [r4, #0]
 801a138:	2000      	movs	r0, #0
 801a13a:	e7e8      	b.n	801a10e <__submore+0x1e>
 801a13c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801a13e:	0077      	lsls	r7, r6, #1
 801a140:	463a      	mov	r2, r7
 801a142:	f000 f900 	bl	801a346 <_realloc_r>
 801a146:	4605      	mov	r5, r0
 801a148:	2800      	cmp	r0, #0
 801a14a:	d0de      	beq.n	801a10a <__submore+0x1a>
 801a14c:	eb00 0806 	add.w	r8, r0, r6
 801a150:	4601      	mov	r1, r0
 801a152:	4632      	mov	r2, r6
 801a154:	4640      	mov	r0, r8
 801a156:	f7fb f913 	bl	8015380 <memcpy>
 801a15a:	f8c4 8000 	str.w	r8, [r4]
 801a15e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801a162:	e7e9      	b.n	801a138 <__submore+0x48>

0801a164 <_ungetc_r>:
 801a164:	1c4b      	adds	r3, r1, #1
 801a166:	b570      	push	{r4, r5, r6, lr}
 801a168:	4606      	mov	r6, r0
 801a16a:	460d      	mov	r5, r1
 801a16c:	4614      	mov	r4, r2
 801a16e:	d103      	bne.n	801a178 <_ungetc_r+0x14>
 801a170:	f04f 35ff 	mov.w	r5, #4294967295
 801a174:	4628      	mov	r0, r5
 801a176:	bd70      	pop	{r4, r5, r6, pc}
 801a178:	b118      	cbz	r0, 801a182 <_ungetc_r+0x1e>
 801a17a:	6983      	ldr	r3, [r0, #24]
 801a17c:	b90b      	cbnz	r3, 801a182 <_ungetc_r+0x1e>
 801a17e:	f7fd ff79 	bl	8018074 <__sinit>
 801a182:	4b2e      	ldr	r3, [pc, #184]	; (801a23c <_ungetc_r+0xd8>)
 801a184:	429c      	cmp	r4, r3
 801a186:	d12c      	bne.n	801a1e2 <_ungetc_r+0x7e>
 801a188:	6874      	ldr	r4, [r6, #4]
 801a18a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a18e:	f023 0320 	bic.w	r3, r3, #32
 801a192:	81a3      	strh	r3, [r4, #12]
 801a194:	b29b      	uxth	r3, r3
 801a196:	0759      	lsls	r1, r3, #29
 801a198:	d413      	bmi.n	801a1c2 <_ungetc_r+0x5e>
 801a19a:	06da      	lsls	r2, r3, #27
 801a19c:	d5e8      	bpl.n	801a170 <_ungetc_r+0xc>
 801a19e:	071b      	lsls	r3, r3, #28
 801a1a0:	d50b      	bpl.n	801a1ba <_ungetc_r+0x56>
 801a1a2:	4621      	mov	r1, r4
 801a1a4:	4630      	mov	r0, r6
 801a1a6:	f7fd fee9 	bl	8017f7c <_fflush_r>
 801a1aa:	2800      	cmp	r0, #0
 801a1ac:	d1e0      	bne.n	801a170 <_ungetc_r+0xc>
 801a1ae:	89a3      	ldrh	r3, [r4, #12]
 801a1b0:	60a0      	str	r0, [r4, #8]
 801a1b2:	f023 0308 	bic.w	r3, r3, #8
 801a1b6:	81a3      	strh	r3, [r4, #12]
 801a1b8:	61a0      	str	r0, [r4, #24]
 801a1ba:	89a3      	ldrh	r3, [r4, #12]
 801a1bc:	f043 0304 	orr.w	r3, r3, #4
 801a1c0:	81a3      	strh	r3, [r4, #12]
 801a1c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a1c4:	6862      	ldr	r2, [r4, #4]
 801a1c6:	b2ed      	uxtb	r5, r5
 801a1c8:	b1e3      	cbz	r3, 801a204 <_ungetc_r+0xa0>
 801a1ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a1cc:	4293      	cmp	r3, r2
 801a1ce:	dd12      	ble.n	801a1f6 <_ungetc_r+0x92>
 801a1d0:	6823      	ldr	r3, [r4, #0]
 801a1d2:	1e5a      	subs	r2, r3, #1
 801a1d4:	6022      	str	r2, [r4, #0]
 801a1d6:	f803 5c01 	strb.w	r5, [r3, #-1]
 801a1da:	6863      	ldr	r3, [r4, #4]
 801a1dc:	3301      	adds	r3, #1
 801a1de:	6063      	str	r3, [r4, #4]
 801a1e0:	e7c8      	b.n	801a174 <_ungetc_r+0x10>
 801a1e2:	4b17      	ldr	r3, [pc, #92]	; (801a240 <_ungetc_r+0xdc>)
 801a1e4:	429c      	cmp	r4, r3
 801a1e6:	d101      	bne.n	801a1ec <_ungetc_r+0x88>
 801a1e8:	68b4      	ldr	r4, [r6, #8]
 801a1ea:	e7ce      	b.n	801a18a <_ungetc_r+0x26>
 801a1ec:	4b15      	ldr	r3, [pc, #84]	; (801a244 <_ungetc_r+0xe0>)
 801a1ee:	429c      	cmp	r4, r3
 801a1f0:	bf08      	it	eq
 801a1f2:	68f4      	ldreq	r4, [r6, #12]
 801a1f4:	e7c9      	b.n	801a18a <_ungetc_r+0x26>
 801a1f6:	4621      	mov	r1, r4
 801a1f8:	4630      	mov	r0, r6
 801a1fa:	f7ff ff79 	bl	801a0f0 <__submore>
 801a1fe:	2800      	cmp	r0, #0
 801a200:	d0e6      	beq.n	801a1d0 <_ungetc_r+0x6c>
 801a202:	e7b5      	b.n	801a170 <_ungetc_r+0xc>
 801a204:	6921      	ldr	r1, [r4, #16]
 801a206:	6823      	ldr	r3, [r4, #0]
 801a208:	b151      	cbz	r1, 801a220 <_ungetc_r+0xbc>
 801a20a:	4299      	cmp	r1, r3
 801a20c:	d208      	bcs.n	801a220 <_ungetc_r+0xbc>
 801a20e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801a212:	42a9      	cmp	r1, r5
 801a214:	d104      	bne.n	801a220 <_ungetc_r+0xbc>
 801a216:	3b01      	subs	r3, #1
 801a218:	3201      	adds	r2, #1
 801a21a:	6023      	str	r3, [r4, #0]
 801a21c:	6062      	str	r2, [r4, #4]
 801a21e:	e7a9      	b.n	801a174 <_ungetc_r+0x10>
 801a220:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801a224:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a228:	6363      	str	r3, [r4, #52]	; 0x34
 801a22a:	2303      	movs	r3, #3
 801a22c:	63a3      	str	r3, [r4, #56]	; 0x38
 801a22e:	4623      	mov	r3, r4
 801a230:	f803 5f46 	strb.w	r5, [r3, #70]!
 801a234:	6023      	str	r3, [r4, #0]
 801a236:	2301      	movs	r3, #1
 801a238:	e7d1      	b.n	801a1de <_ungetc_r+0x7a>
 801a23a:	bf00      	nop
 801a23c:	0801a750 	.word	0x0801a750
 801a240:	0801a770 	.word	0x0801a770
 801a244:	0801a730 	.word	0x0801a730

0801a248 <__ascii_wctomb>:
 801a248:	b149      	cbz	r1, 801a25e <__ascii_wctomb+0x16>
 801a24a:	2aff      	cmp	r2, #255	; 0xff
 801a24c:	bf85      	ittet	hi
 801a24e:	238a      	movhi	r3, #138	; 0x8a
 801a250:	6003      	strhi	r3, [r0, #0]
 801a252:	700a      	strbls	r2, [r1, #0]
 801a254:	f04f 30ff 	movhi.w	r0, #4294967295
 801a258:	bf98      	it	ls
 801a25a:	2001      	movls	r0, #1
 801a25c:	4770      	bx	lr
 801a25e:	4608      	mov	r0, r1
 801a260:	4770      	bx	lr
	...

0801a264 <_write_r>:
 801a264:	b538      	push	{r3, r4, r5, lr}
 801a266:	4c07      	ldr	r4, [pc, #28]	; (801a284 <_write_r+0x20>)
 801a268:	4605      	mov	r5, r0
 801a26a:	4608      	mov	r0, r1
 801a26c:	4611      	mov	r1, r2
 801a26e:	2200      	movs	r2, #0
 801a270:	6022      	str	r2, [r4, #0]
 801a272:	461a      	mov	r2, r3
 801a274:	f7f4 fbfb 	bl	800ea6e <_write>
 801a278:	1c43      	adds	r3, r0, #1
 801a27a:	d102      	bne.n	801a282 <_write_r+0x1e>
 801a27c:	6823      	ldr	r3, [r4, #0]
 801a27e:	b103      	cbz	r3, 801a282 <_write_r+0x1e>
 801a280:	602b      	str	r3, [r5, #0]
 801a282:	bd38      	pop	{r3, r4, r5, pc}
 801a284:	20000eb0 	.word	0x20000eb0

0801a288 <_close_r>:
 801a288:	b538      	push	{r3, r4, r5, lr}
 801a28a:	4c06      	ldr	r4, [pc, #24]	; (801a2a4 <_close_r+0x1c>)
 801a28c:	2300      	movs	r3, #0
 801a28e:	4605      	mov	r5, r0
 801a290:	4608      	mov	r0, r1
 801a292:	6023      	str	r3, [r4, #0]
 801a294:	f7f4 fc07 	bl	800eaa6 <_close>
 801a298:	1c43      	adds	r3, r0, #1
 801a29a:	d102      	bne.n	801a2a2 <_close_r+0x1a>
 801a29c:	6823      	ldr	r3, [r4, #0]
 801a29e:	b103      	cbz	r3, 801a2a2 <_close_r+0x1a>
 801a2a0:	602b      	str	r3, [r5, #0]
 801a2a2:	bd38      	pop	{r3, r4, r5, pc}
 801a2a4:	20000eb0 	.word	0x20000eb0

0801a2a8 <_fstat_r>:
 801a2a8:	b538      	push	{r3, r4, r5, lr}
 801a2aa:	4c07      	ldr	r4, [pc, #28]	; (801a2c8 <_fstat_r+0x20>)
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	4605      	mov	r5, r0
 801a2b0:	4608      	mov	r0, r1
 801a2b2:	4611      	mov	r1, r2
 801a2b4:	6023      	str	r3, [r4, #0]
 801a2b6:	f7f4 fc02 	bl	800eabe <_fstat>
 801a2ba:	1c43      	adds	r3, r0, #1
 801a2bc:	d102      	bne.n	801a2c4 <_fstat_r+0x1c>
 801a2be:	6823      	ldr	r3, [r4, #0]
 801a2c0:	b103      	cbz	r3, 801a2c4 <_fstat_r+0x1c>
 801a2c2:	602b      	str	r3, [r5, #0]
 801a2c4:	bd38      	pop	{r3, r4, r5, pc}
 801a2c6:	bf00      	nop
 801a2c8:	20000eb0 	.word	0x20000eb0

0801a2cc <_isatty_r>:
 801a2cc:	b538      	push	{r3, r4, r5, lr}
 801a2ce:	4c06      	ldr	r4, [pc, #24]	; (801a2e8 <_isatty_r+0x1c>)
 801a2d0:	2300      	movs	r3, #0
 801a2d2:	4605      	mov	r5, r0
 801a2d4:	4608      	mov	r0, r1
 801a2d6:	6023      	str	r3, [r4, #0]
 801a2d8:	f7f4 fc01 	bl	800eade <_isatty>
 801a2dc:	1c43      	adds	r3, r0, #1
 801a2de:	d102      	bne.n	801a2e6 <_isatty_r+0x1a>
 801a2e0:	6823      	ldr	r3, [r4, #0]
 801a2e2:	b103      	cbz	r3, 801a2e6 <_isatty_r+0x1a>
 801a2e4:	602b      	str	r3, [r5, #0]
 801a2e6:	bd38      	pop	{r3, r4, r5, pc}
 801a2e8:	20000eb0 	.word	0x20000eb0

0801a2ec <_lseek_r>:
 801a2ec:	b538      	push	{r3, r4, r5, lr}
 801a2ee:	4c07      	ldr	r4, [pc, #28]	; (801a30c <_lseek_r+0x20>)
 801a2f0:	4605      	mov	r5, r0
 801a2f2:	4608      	mov	r0, r1
 801a2f4:	4611      	mov	r1, r2
 801a2f6:	2200      	movs	r2, #0
 801a2f8:	6022      	str	r2, [r4, #0]
 801a2fa:	461a      	mov	r2, r3
 801a2fc:	f7f4 fbfa 	bl	800eaf4 <_lseek>
 801a300:	1c43      	adds	r3, r0, #1
 801a302:	d102      	bne.n	801a30a <_lseek_r+0x1e>
 801a304:	6823      	ldr	r3, [r4, #0]
 801a306:	b103      	cbz	r3, 801a30a <_lseek_r+0x1e>
 801a308:	602b      	str	r3, [r5, #0]
 801a30a:	bd38      	pop	{r3, r4, r5, pc}
 801a30c:	20000eb0 	.word	0x20000eb0

0801a310 <memmove>:
 801a310:	4288      	cmp	r0, r1
 801a312:	b510      	push	{r4, lr}
 801a314:	eb01 0302 	add.w	r3, r1, r2
 801a318:	d807      	bhi.n	801a32a <memmove+0x1a>
 801a31a:	1e42      	subs	r2, r0, #1
 801a31c:	4299      	cmp	r1, r3
 801a31e:	d00a      	beq.n	801a336 <memmove+0x26>
 801a320:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a324:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a328:	e7f8      	b.n	801a31c <memmove+0xc>
 801a32a:	4283      	cmp	r3, r0
 801a32c:	d9f5      	bls.n	801a31a <memmove+0xa>
 801a32e:	1881      	adds	r1, r0, r2
 801a330:	1ad2      	subs	r2, r2, r3
 801a332:	42d3      	cmn	r3, r2
 801a334:	d100      	bne.n	801a338 <memmove+0x28>
 801a336:	bd10      	pop	{r4, pc}
 801a338:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a33c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a340:	e7f7      	b.n	801a332 <memmove+0x22>

0801a342 <__malloc_lock>:
 801a342:	4770      	bx	lr

0801a344 <__malloc_unlock>:
 801a344:	4770      	bx	lr

0801a346 <_realloc_r>:
 801a346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a348:	4607      	mov	r7, r0
 801a34a:	4614      	mov	r4, r2
 801a34c:	460e      	mov	r6, r1
 801a34e:	b921      	cbnz	r1, 801a35a <_realloc_r+0x14>
 801a350:	4611      	mov	r1, r2
 801a352:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a356:	f7fe bf55 	b.w	8019204 <_malloc_r>
 801a35a:	b922      	cbnz	r2, 801a366 <_realloc_r+0x20>
 801a35c:	f7fe ff04 	bl	8019168 <_free_r>
 801a360:	4625      	mov	r5, r4
 801a362:	4628      	mov	r0, r5
 801a364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a366:	f000 f827 	bl	801a3b8 <_malloc_usable_size_r>
 801a36a:	42a0      	cmp	r0, r4
 801a36c:	d20f      	bcs.n	801a38e <_realloc_r+0x48>
 801a36e:	4621      	mov	r1, r4
 801a370:	4638      	mov	r0, r7
 801a372:	f7fe ff47 	bl	8019204 <_malloc_r>
 801a376:	4605      	mov	r5, r0
 801a378:	2800      	cmp	r0, #0
 801a37a:	d0f2      	beq.n	801a362 <_realloc_r+0x1c>
 801a37c:	4631      	mov	r1, r6
 801a37e:	4622      	mov	r2, r4
 801a380:	f7fa fffe 	bl	8015380 <memcpy>
 801a384:	4631      	mov	r1, r6
 801a386:	4638      	mov	r0, r7
 801a388:	f7fe feee 	bl	8019168 <_free_r>
 801a38c:	e7e9      	b.n	801a362 <_realloc_r+0x1c>
 801a38e:	4635      	mov	r5, r6
 801a390:	e7e7      	b.n	801a362 <_realloc_r+0x1c>
	...

0801a394 <_read_r>:
 801a394:	b538      	push	{r3, r4, r5, lr}
 801a396:	4c07      	ldr	r4, [pc, #28]	; (801a3b4 <_read_r+0x20>)
 801a398:	4605      	mov	r5, r0
 801a39a:	4608      	mov	r0, r1
 801a39c:	4611      	mov	r1, r2
 801a39e:	2200      	movs	r2, #0
 801a3a0:	6022      	str	r2, [r4, #0]
 801a3a2:	461a      	mov	r2, r3
 801a3a4:	f7f4 fb46 	bl	800ea34 <_read>
 801a3a8:	1c43      	adds	r3, r0, #1
 801a3aa:	d102      	bne.n	801a3b2 <_read_r+0x1e>
 801a3ac:	6823      	ldr	r3, [r4, #0]
 801a3ae:	b103      	cbz	r3, 801a3b2 <_read_r+0x1e>
 801a3b0:	602b      	str	r3, [r5, #0]
 801a3b2:	bd38      	pop	{r3, r4, r5, pc}
 801a3b4:	20000eb0 	.word	0x20000eb0

0801a3b8 <_malloc_usable_size_r>:
 801a3b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a3bc:	1f18      	subs	r0, r3, #4
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	bfbc      	itt	lt
 801a3c2:	580b      	ldrlt	r3, [r1, r0]
 801a3c4:	18c0      	addlt	r0, r0, r3
 801a3c6:	4770      	bx	lr

0801a3c8 <_init>:
 801a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3ca:	bf00      	nop
 801a3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a3ce:	bc08      	pop	{r3}
 801a3d0:	469e      	mov	lr, r3
 801a3d2:	4770      	bx	lr

0801a3d4 <_fini>:
 801a3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3d6:	bf00      	nop
 801a3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a3da:	bc08      	pop	{r3}
 801a3dc:	469e      	mov	lr, r3
 801a3de:	4770      	bx	lr
