{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571983007307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571983007313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 22:56:47 2019 " "Processing started: Thu Oct 24 22:56:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571983007313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983007313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983007313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571983007634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571983007634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016570 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_testbench " "Found entity 2: reg_file_testbench" {  } { { "reg_file.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/reg_file.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983016570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ctrl.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "fifo_ctrl.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016572 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_ctrl_testbench " "Found entity 2: fifo_ctrl_testbench" {  } { { "fifo_ctrl.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983016572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016573 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_testbench " "Found entity 2: fifo_testbench" {  } { { "fifo.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983016573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8_4port.sv 2 2 " "Found 2 design units, including 2 entities, in source file ram32x8_4port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ram32x8_4port " "Found entity 1: Ram32x8_4port" {  } { { "Ram32x8_4port.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/Ram32x8_4port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016574 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ram32x8_4port_testbench " "Found entity 2: Ram32x8_4port_testbench" {  } { { "Ram32x8_4port.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/Ram32x8_4port.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571983016574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983016574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571983016609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl fifo_ctrl:c_unit " "Elaborating entity \"fifo_ctrl\" for hierarchy \"fifo_ctrl:c_unit\"" {  } { { "fifo.sv" "c_unit" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571983016619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_ctrl.sv(43) " "Verilog HDL assignment warning at fifo_ctrl.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "fifo_ctrl.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571983016620 "|fifo_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_ctrl.sv(44) " "Verilog HDL assignment warning at fifo_ctrl.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "fifo_ctrl.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571983016620 "|fifo_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:f_unit " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:f_unit\"" {  } { { "fifo.sv" "f_unit" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571983016622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571983017116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571983017416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571983017416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571983017497 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571983017497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571983017497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571983017497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571983017529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 22:56:57 2019 " "Processing ended: Thu Oct 24 22:56:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571983017529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571983017529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571983017529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571983017529 ""}
