{"result": {"query": ":facetid:toc:\"db/conf/iccd/iccd2006.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.18"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "83", "@dc": "83", "@oc": "83", "@id": "40552319", "text": ":facetid:toc:db/conf/iccd/iccd2006.bht"}}, "hits": {"@total": "83", "@computed": "83", "@sent": "83", "@first": "0", "hit": [{"@score": "1", "@id": "5360196", "info": {"authors": {"author": [{"@pid": "72/5814", "text": "Erkan Acar"}, {"@pid": "05/85", "text": "Sule Ozev"}]}, "title": "Efficient Testing of RF MIMO Transceivers Used in WLAN Applications.", "venue": "ICCD", "pages": "432-437", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AcarO06", "doi": "10.1109/ICCD.2006.4380852", "ee": "https://doi.org/10.1109/ICCD.2006.4380852", "url": "https://dblp.org/rec/conf/iccd/AcarO06"}, "url": "URL#5360196"}, {"@score": "1", "@id": "5360197", "info": {"authors": {"author": [{"@pid": "38/2969", "text": "Banit Agrawal"}, {"@pid": "23/3778", "text": "Timothy Sherwood"}]}, "title": "Guiding Architectural SRAM Models.", "venue": "ICCD", "pages": "376-382", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AgrawalS06", "doi": "10.1109/ICCD.2006.4380844", "ee": "https://doi.org/10.1109/ICCD.2006.4380844", "url": "https://dblp.org/rec/conf/iccd/AgrawalS06"}, "url": "URL#5360197"}, {"@score": "1", "@id": "5360198", "info": {"authors": {"author": [{"@pid": "44/753", "text": "Osama Daifallah Al-Khaleel"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}, {"@pid": "49/1047", "text": "Francis G. Wolff"}, {"@pid": "03/1577", "text": "Kiamal Z. Pekmestzi"}]}, "title": "FPGA-based Design of a Large Moduli Multiplier for Public Key Cryptographic Systems.", "venue": "ICCD", "pages": "314-319", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Al-KhaleelPWP06", "doi": "10.1109/ICCD.2006.4380834", "ee": "https://doi.org/10.1109/ICCD.2006.4380834", "url": "https://dblp.org/rec/conf/iccd/Al-KhaleelPWP06"}, "url": "URL#5360198"}, {"@score": "1", "@id": "5360199", "info": {"authors": {"author": {"@pid": "64/2789", "text": "Fabio Angelillis"}}, "title": "Scaling Manufacturability Software to Thousands of Processors.", "venue": "ICCD", "pages": "2", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Angelillis06", "doi": "10.1109/ICCD.2006.4380785", "ee": "https://doi.org/10.1109/ICCD.2006.4380785", "url": "https://dblp.org/rec/conf/iccd/Angelillis06"}, "url": "URL#5360199"}, {"@score": "1", "@id": "5360200", "info": {"authors": {"author": [{"@pid": "80/1835", "text": "Federico Angiolini"}, {"@pid": "a/DavidAtienza", "text": "David Atienza"}, {"@pid": "43/6289", "text": "Srinivasan Murali"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Reliability Support for On-Chip Memories Using Networks-on-Chip.", "venue": "ICCD", "pages": "389-396", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AngioliniAMBM06", "doi": "10.1109/ICCD.2006.4380846", "ee": "https://doi.org/10.1109/ICCD.2006.4380846", "url": "https://dblp.org/rec/conf/iccd/AngioliniAMBM06"}, "url": "URL#5360200"}, {"@score": "1", "@id": "5360201", "info": {"authors": {"author": {"@pid": "68/3828", "text": "R. Iris Bahar"}}, "title": "Trends and Future Directions in Nano Structure Based Computing and Fabrication.", "venue": "ICCD", "pages": "522-527", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Bahar06", "doi": "10.1109/ICCD.2006.4380865", "ee": "https://doi.org/10.1109/ICCD.2006.4380865", "url": "https://dblp.org/rec/conf/iccd/Bahar06"}, "url": "URL#5360201"}, {"@score": "1", "@id": "5360202", "info": {"authors": {"author": [{"@pid": "90/3109", "text": "Jason Baumgartner"}, {"@pid": "11/2934", "text": "Hari Mony"}, {"@pid": "37/4979", "text": "Viresh Paruthi"}, {"@pid": "14/280", "text": "Robert Kanzelman"}, {"@pid": "99/5636", "text": "Geert Janssen"}]}, "title": "Scalable Sequential Equivalence Checking across Arbitrary Design Transformations .", "venue": "ICCD", "pages": "259-266", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BaumgartnerMPKJ06", "doi": "10.1109/ICCD.2006.4380826", "ee": "https://doi.org/10.1109/ICCD.2006.4380826", "url": "https://dblp.org/rec/conf/iccd/BaumgartnerMPKJ06"}, "url": "URL#5360202"}, {"@score": "1", "@id": "5360203", "info": {"authors": {"author": [{"@pid": "55/608", "text": "Edson Borin"}, {"@pid": "b/MauricioBreternitz", "text": "Maur\u00edcio Breternitz Jr."}, {"@pid": "14/318", "text": "Youfeng Wu"}, {"@pid": "a/GuidoAraujo", "text": "Guido Araujo"}]}, "title": "Clustering-Based Microcode Compression.", "venue": "ICCD", "pages": "189-196", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BorinBWA06", "doi": "10.1109/ICCD.2006.4380816", "ee": "https://doi.org/10.1109/ICCD.2006.4380816", "url": "https://dblp.org/rec/conf/iccd/BorinBWA06"}, "url": "URL#5360203"}, {"@score": "1", "@id": "5360204", "info": {"authors": {"author": [{"@pid": "12/3448", "text": "Marc Boule"}, {"@pid": "66/1446", "text": "Jean-Samuel Chenard"}, {"@pid": "75/1586", "text": "Zeljko Zilic"}]}, "title": "Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug.", "venue": "ICCD", "pages": "294-299", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BouleCZ06", "doi": "10.1109/ICCD.2006.4380831", "ee": "https://doi.org/10.1109/ICCD.2006.4380831", "url": "https://dblp.org/rec/conf/iccd/BouleCZ06"}, "url": "URL#5360204"}, {"@score": "1", "@id": "5360205", "info": {"authors": {"author": {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}}, "title": "Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD.", "venue": "ICCD", "pages": "93-100", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Chakrabarty06", "doi": "10.1109/ICCD.2006.4380800", "ee": "https://doi.org/10.1109/ICCD.2006.4380800", "url": "https://dblp.org/rec/conf/iccd/Chakrabarty06"}, "url": "URL#5360205"}, {"@score": "1", "@id": "5360206", "info": {"authors": {"author": [{"@pid": "09/1662", "text": "Kameshwar Chandrasekar"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}]}, "title": "Implicit Search-Space Aware Cofactor Expansion: A Novel Preimage Computation Technique.", "venue": "ICCD", "pages": "280-285", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChandrasekarH06", "doi": "10.1109/ICCD.2006.4380829", "ee": "https://doi.org/10.1109/ICCD.2006.4380829", "url": "https://dblp.org/rec/conf/iccd/ChandrasekarH06"}, "url": "URL#5360206"}, {"@score": "1", "@id": "5360207", "info": {"authors": {"author": [{"@pid": "61/4897", "text": "Fu-Chiung Cheng"}, {"@pid": "45/4161", "text": "Hung-Chi Wu"}]}, "title": "Design and Implementation of Software Objects in Hardware.", "venue": "ICCD", "pages": "458-463", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChengW06", "doi": "10.1109/ICCD.2006.4380856", "ee": "https://doi.org/10.1109/ICCD.2006.4380856", "url": "https://dblp.org/rec/conf/iccd/ChengW06"}, "url": "URL#5360207"}, {"@score": "1", "@id": "5360208", "info": {"authors": {"author": {"@pid": "00/2728", "text": "Uri Cummings"}}, "title": "Interconnect Considerations For High Performance Network on Chip Designs.", "venue": "ICCD", "pages": "187", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Cummings06", "doi": "10.1109/ICCD.2006.4380814", "ee": "https://doi.org/10.1109/ICCD.2006.4380814", "url": "https://dblp.org/rec/conf/iccd/Cummings06"}, "url": "URL#5360208"}, {"@score": "1", "@id": "5360209", "info": {"authors": {"author": {"@pid": "d/WJDally", "text": "William J. Dally"}}, "title": "Computer Architecture in the Many-Core Era.", "venue": "ICCD", "pages": "1", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Dally06", "doi": "10.1109/ICCD.2006.4380784", "ee": "https://doi.org/10.1109/ICCD.2006.4380784", "url": "https://dblp.org/rec/conf/iccd/Dally06"}, "url": "URL#5360209"}, {"@score": "1", "@id": "5360210", "info": {"authors": {"author": [{"@pid": "94/6029", "text": "Debasish Das"}, {"@pid": "80/437", "text": "Ahmed Shebaita"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}, {"@pid": "i/YeheaIIsmail", "text": "Yehea I. Ismail"}, {"@pid": "80/5321", "text": "Kip Killpack"}]}, "title": "FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling.", "venue": "ICCD", "pages": "43-49", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DasSZIK06", "doi": "10.1109/ICCD.2006.4380792", "ee": "https://doi.org/10.1109/ICCD.2006.4380792", "url": "https://dblp.org/rec/conf/iccd/DasSZIK06"}, "url": "URL#5360210"}, {"@score": "1", "@id": "5360211", "info": {"authors": {"author": [{"@pid": "36/2250", "text": "Avijit Dutta"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Partial Functional Manipulation Based Wirelength Minimization.", "venue": "ICCD", "pages": "344-349", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DuttaP06", "doi": "10.1109/ICCD.2006.4380839", "ee": "https://doi.org/10.1109/ICCD.2006.4380839", "url": "https://dblp.org/rec/conf/iccd/DuttaP06"}, "url": "URL#5360211"}, {"@score": "1", "@id": "5360212", "info": {"authors": {"author": [{"@pid": "e/WolfgangEcker", "text": "Wolfgang Ecker"}, {"@pid": "92/4282", "text": "Volkan Esen"}, {"@pid": "29/5770", "text": "Michael Hull"}, {"@pid": "67/2383", "text": "Thomas Steininger"}, {"@pid": "54/4346", "text": "Michael Velten"}]}, "title": "Requirements and Concepts for Transaction Level Assertions.", "venue": "ICCD", "pages": "286-293", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/EckerEHSV06", "doi": "10.1109/ICCD.2006.4380830", "ee": "https://doi.org/10.1109/ICCD.2006.4380830", "url": "https://dblp.org/rec/conf/iccd/EckerEHSV06"}, "url": "URL#5360212"}, {"@score": "1", "@id": "5360213", "info": {"authors": {"author": [{"@pid": "98/6649", "text": "Kunal P. Ganeshpure"}, {"@pid": "39/5951", "text": "Alodeep Sanyal"}, {"@pid": "84/1396", "text": "Sandip Kundu"}]}, "title": "A Pattern Generation Technique for Maximizing Power Supply Currents.", "venue": "ICCD", "pages": "338-343", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GaneshpureSK06", "doi": "10.1109/ICCD.2006.4380838", "ee": "https://doi.org/10.1109/ICCD.2006.4380838", "url": "https://dblp.org/rec/conf/iccd/GaneshpureSK06"}, "url": "URL#5360213"}, {"@score": "1", "@id": "5360214", "info": {"authors": {"author": [{"@pid": "16/722", "text": "Fei Gao"}, {"@pid": "20/7001", "text": "Suleyman Sair"}]}, "title": "Long-term Performance Bottleneck Analysis and Prediction.", "venue": "ICCD", "pages": "3-9", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GaoS06", "doi": "10.1109/ICCD.2006.4380786", "ee": "https://doi.org/10.1109/ICCD.2006.4380786", "url": "https://dblp.org/rec/conf/iccd/GaoS06"}, "url": "URL#5360214"}, {"@score": "1", "@id": "5360215", "info": {"authors": {"author": [{"@pid": "62/821", "text": "Rajesh Garg"}, {"@pid": "96/941", "text": "Nikhil Jayakumar"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "On the Improvement of Statistical Static Timing Analysis.", "venue": "ICCD", "pages": "37-42", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GargJK06", "doi": "10.1109/ICCD.2006.4380791", "ee": "https://doi.org/10.1109/ICCD.2006.4380791", "url": "https://dblp.org/rec/conf/iccd/GargJK06"}, "url": "URL#5360215"}, {"@score": "1", "@id": "5360216", "info": {"authors": {"author": [{"@pid": "g/BitaGorjiara", "text": "Bita Gorjiara"}, {"@pid": "72/1903", "text": "Mehrdad Reshadi"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}]}, "title": "Aspect-Oriented Architecture Description for Retargetable Compilation, Simulation and Synthesis of Application-Specific Pipelined Datapaths .", "venue": "ICCD", "pages": "356-361", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GorjiaraRG06", "doi": "10.1109/ICCD.2006.4380841", "ee": "https://doi.org/10.1109/ICCD.2006.4380841", "url": "https://dblp.org/rec/conf/iccd/GorjiaraRG06"}, "url": "URL#5360216"}, {"@score": "1", "@id": "5360217", "info": {"authors": {"author": [{"@pid": "92/864", "text": "Ruben Gran Tejero"}, {"@pid": "56/2282", "text": "Enric Morancho"}, {"@pid": "74/4391", "text": "\u00c0ngel Oliv\u00e9"}, {"@pid": "l/JMLlaberia", "text": "Jos\u00e9 Mar\u00eda Llaber\u00eda"}]}, "title": "An Enhancement for a Scheduling Logic Pipelined over two Cycles .", "venue": "ICCD", "pages": "203-209", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GranMOL06", "doi": "10.1109/ICCD.2006.4380818", "ee": "https://doi.org/10.1109/ICCD.2006.4380818", "url": "https://dblp.org/rec/conf/iccd/GranMOL06"}, "url": "URL#5360217"}, {"@score": "1", "@id": "5360218", "info": {"authors": {"author": [{"@pid": "18/4038", "text": "Paul Gratz"}, {"@pid": "56/1846", "text": "Changkyu Kim"}, {"@pid": "49/4677", "text": "Robert G. McDonald"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}, {"@pid": "b/DougBurger", "text": "Doug Burger"}]}, "title": "Implementation and Evaluation of On-Chip Network Architectures.", "venue": "ICCD", "pages": "477-484", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GratzKMKB06", "doi": "10.1109/ICCD.2006.4380859", "ee": "https://doi.org/10.1109/ICCD.2006.4380859", "url": "https://dblp.org/rec/conf/iccd/GratzKMKB06"}, "url": "URL#5360218"}, {"@score": "1", "@id": "5360219", "info": {"authors": {"author": [{"@pid": "63/787", "text": "Simon Hollis"}, {"@pid": "m/SimonWMoore", "text": "Simon W. Moore"}]}, "title": "RasP: An Area-efficient, On-chip Network.", "venue": "ICCD", "pages": "63-69", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HollisM06", "doi": "10.1109/ICCD.2006.4380795", "ee": "https://doi.org/10.1109/ICCD.2006.4380795", "url": "https://dblp.org/rec/conf/iccd/HollisM06"}, "url": "URL#5360219"}, {"@score": "1", "@id": "5360220", "info": {"authors": {"author": [{"@pid": "19/1415", "text": "Kuo-Su Hsiao"}, {"@pid": "28/5335", "text": "Chung-Ho Chen"}]}, "title": "Improving Scalability and Complexity of Dynamic Scheduler through Wakeup-Based Scheduling.", "venue": "ICCD", "pages": "197-202", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HsiaoC06", "doi": "10.1109/ICCD.2006.4380817", "ee": "https://doi.org/10.1109/ICCD.2006.4380817", "url": "https://dblp.org/rec/conf/iccd/HsiaoC06"}, "url": "URL#5360220"}, {"@score": "1", "@id": "5360221", "info": {"authors": {"author": {"@pid": "76/413", "text": "Alan Hu"}}, "title": "High-Level vs. RTL Combinational Equivalence: An Introduction.", "venue": "ICCD", "pages": "274-279", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Hu06", "doi": "10.1109/ICCD.2006.4380828", "ee": "https://doi.org/10.1109/ICCD.2006.4380828", "url": "https://dblp.org/rec/conf/iccd/Hu06"}, "url": "URL#5360221"}, {"@score": "1", "@id": "5360222", "info": {"authors": {"author": [{"@pid": "29/895", "text": "Fawnizu Azmadi Hussin"}, {"@pid": "56/1496", "text": "Tomokazu Yoneda"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}, {"@pid": "64/1146", "text": "Hideo Fujiwara"}]}, "title": "Power-Constrained SOC Test Schedules through Utilization of Functional Buses.", "venue": "ICCD", "pages": "230-236", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HussinYOF06", "doi": "10.1109/ICCD.2006.4380822", "ee": "https://doi.org/10.1109/ICCD.2006.4380822", "url": "https://dblp.org/rec/conf/iccd/HussinYOF06"}, "url": "URL#5360222"}, {"@score": "1", "@id": "5360223", "info": {"authors": {"author": [{"@pid": "35/3321", "text": "Hailin Jiang"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Power/ground supply network optimization for power-gating.", "venue": "ICCD", "pages": "332-337", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JiangM06", "doi": "10.1109/ICCD.2006.4380837", "ee": "https://doi.org/10.1109/ICCD.2006.4380837", "url": "https://dblp.org/rec/conf/iccd/JiangM06"}, "url": "URL#5360223"}, {"@score": "1", "@id": "5360224", "info": {"authors": {"author": [{"@pid": "54/2677", "text": "Lingling Jin"}, {"@pid": "95/6985-24", "text": "Wei Wu 0024"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "52/3441", "text": "Chuanjun Zhang"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}]}, "title": "Reduce Register Files Leakage Through Discharging Cells.", "venue": "ICCD", "pages": "114-119", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JinWYZZ06", "doi": "10.1109/ICCD.2006.4380803", "ee": "https://doi.org/10.1109/ICCD.2006.4380803", "url": "https://dblp.org/rec/conf/iccd/JinWYZZ06"}, "url": "URL#5360224"}, {"@score": "1", "@id": "5360225", "info": {"authors": {"author": [{"@pid": "83/182", "text": "Hwisung Jung"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach.", "venue": "ICCD", "pages": "452-457", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JungP06", "doi": "10.1109/ICCD.2006.4380855", "ee": "https://doi.org/10.1109/ICCD.2006.4380855", "url": "https://dblp.org/rec/conf/iccd/JungP06"}, "url": "URL#5360225"}, {"@score": "1", "@id": "5360226", "info": {"authors": {"author": [{"@pid": "08/1965", "text": "Daher Kaiss"}, {"@pid": "81/5652", "text": "Silvian Goldenberg"}, {"@pid": "02/1703", "text": "Zurab Khasidashvili"}]}, "title": "Seqver : A Sequential Equivalence Verifier for Hardware Designs .", "venue": "ICCD", "pages": "267-273", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KaissGK06", "doi": "10.1109/ICCD.2006.4380827", "ee": "https://doi.org/10.1109/ICCD.2006.4380827", "url": "https://dblp.org/rec/conf/iccd/KaissGK06"}, "url": "URL#5360226"}, {"@score": "1", "@id": "5360227", "info": {"authors": {"author": [{"@pid": "31/5924", "text": "Kunhyuk Kang"}, {"@pid": "25/972", "text": "Haldun Kufluoglu"}, {"@pid": "34/2859", "text": "Muhammad Ashraful Alam"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI.", "venue": "ICCD", "pages": "216-221", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KangKAR06", "doi": "10.1109/ICCD.2006.4380820", "ee": "https://doi.org/10.1109/ICCD.2006.4380820", "url": "https://dblp.org/rec/conf/iccd/KangKAR06"}, "url": "URL#5360227"}, {"@score": "1", "@id": "5360228", "info": {"authors": {"author": [{"@pid": "08/1623", "text": "Sungjae Kim"}, {"@pid": "59/451", "text": "Eugene Shragowitz"}]}, "title": "Iterative-Constructive Standard Cell Placer for High Speed and Low Power.", "venue": "ICCD", "pages": "350-355", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KimS06", "doi": "10.1109/ICCD.2006.4380840", "ee": "https://doi.org/10.1109/ICCD.2006.4380840", "url": "https://dblp.org/rec/conf/iccd/KimS06"}, "url": "URL#5360228"}, {"@score": "1", "@id": "5360229", "info": {"authors": {"author": [{"@pid": "39/2010", "text": "Ho Fai Ko"}, {"@pid": "20/5950", "text": "Nicola Nicolici"}]}, "title": "RTL Scan Design for Skewed-Load At-speed Test under Power Constraints.", "venue": "ICCD", "pages": "237-242", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KoN06", "doi": "10.1109/ICCD.2006.4380823", "ee": "https://doi.org/10.1109/ICCD.2006.4380823", "url": "https://dblp.org/rec/conf/iccd/KoN06"}, "url": "URL#5360229"}, {"@score": "1", "@id": "5360230", "info": {"authors": {"author": [{"@pid": "53/419", "text": "Sean Leventhal"}, {"@pid": "f/ManojFranklin", "text": "Manoj Franklin"}]}, "title": "Perceptron Based Consumer Prediction in Shared-Memory Multiprocessors.", "venue": "ICCD", "pages": "148-154", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeventhalF06", "doi": "10.1109/ICCD.2006.4380808", "ee": "https://doi.org/10.1109/ICCD.2006.4380808", "url": "https://dblp.org/rec/conf/iccd/LeventhalF06"}, "url": "URL#5360230"}, {"@score": "1", "@id": "5360231", "info": {"authors": {"author": [{"@pid": "34/4803", "text": "Zusong Li"}, {"@pid": "21/3390", "text": "Xianchao Xu"}, {"@pid": "75/5125", "text": "Weiwu Hu"}, {"@pid": "63/749", "text": "Zhimin Tang"}]}, "title": "Microarchitecture and Performance Analysis of Godson-2 SMT Processor.", "venue": "ICCD", "pages": "485-490", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiXHT06", "doi": "10.1109/ICCD.2006.4380860", "ee": "https://doi.org/10.1109/ICCD.2006.4380860", "url": "https://dblp.org/rec/conf/iccd/LiXHT06"}, "url": "URL#5360231"}, {"@score": "1", "@id": "5360232", "info": {"authors": {"author": [{"@pid": "43/433", "text": "Shaobo Liu"}, {"@pid": "64/1120", "text": "Qinru Qiu"}, {"@pid": "62/66", "text": "Qing Wu"}]}, "title": "Task Merging for Dynamic Power Management of Cyclic Applications in Real-Time Multi-Processor Systems.", "venue": "ICCD", "pages": "397-404", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuQW06", "doi": "10.1109/ICCD.2006.4380847", "ee": "https://doi.org/10.1109/ICCD.2006.4380847", "url": "https://dblp.org/rec/conf/iccd/LiuQW06"}, "url": "URL#5360232"}, {"@score": "1", "@id": "5360233", "info": {"authors": {"author": [{"@pid": "18/2542-2", "text": "Jiangjiang Liu 0002"}, {"@pid": "55/4671", "text": "Krishnan Sundaresan"}, {"@pid": "36/722", "text": "Nihar R. Mahapatra"}]}, "title": "Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses.", "venue": "ICCD", "pages": "17-24", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuSM06", "doi": "10.1109/ICCD.2006.4380788", "ee": "https://doi.org/10.1109/ICCD.2006.4380788", "url": "https://dblp.org/rec/conf/iccd/LiuSM06"}, "url": "URL#5360233"}, {"@score": "1", "@id": "5360234", "info": {"authors": {"author": [{"@pid": "69/1112", "text": "Yi Ma"}, {"@pid": "91/3111", "text": "Huiyang Zhou"}]}, "title": "Efficient Transient-Fault Tolerance for Multithreaded Processors using Dual-Thread Execution.", "venue": "ICCD", "pages": "120-126", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MaZ06", "doi": "10.1109/ICCD.2006.4380804", "ee": "https://doi.org/10.1109/ICCD.2006.4380804", "url": "https://dblp.org/rec/conf/iccd/MaZ06"}, "url": "URL#5360234"}, {"@score": "1", "@id": "5360235", "info": {"authors": {"author": [{"@pid": "79/1746", "text": "Eric Menendez"}, {"@pid": "14/2864", "text": "Dumezie Maduike"}, {"@pid": "62/821", "text": "Rajesh Garg"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "CMOS Comparators for High-Speed and Low-Power Applications.", "venue": "ICCD", "pages": "76-81", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MenendezMGK06", "doi": "10.1109/ICCD.2006.4380797", "ee": "https://doi.org/10.1109/ICCD.2006.4380797", "url": "https://dblp.org/rec/conf/iccd/MenendezMGK06"}, "url": "URL#5360235"}, {"@score": "1", "@id": "5360236", "info": {"authors": {"author": [{"@pid": "73/4021", "text": "Ning Mi"}, {"@pid": "51/1268", "text": "Jeffrey Fan"}, {"@pid": "t/SXDTan", "text": "Sheldon X.-D. Tan"}]}, "title": "Statistical Analysis of Power Grid Networks Considering Lognormal Leakage Current Variations with Spatial Correlation.", "venue": "ICCD", "pages": "56-62", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MiFT06", "doi": "10.1109/ICCD.2006.4380794", "ee": "https://doi.org/10.1109/ICCD.2006.4380794", "url": "https://dblp.org/rec/conf/iccd/MiFT06"}, "url": "URL#5360236"}, {"@score": "1", "@id": "5360237", "info": {"authors": {"author": [{"@pid": "22/3048", "text": "Shahnam Mirzaei"}, {"@pid": "70/3693", "text": "Anup Hosangadi"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "FPGA Implementation of High Speed FIR Filters Using Add and Shift Method.", "venue": "ICCD", "pages": "308-313", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MirzaeiHK06", "doi": "10.1109/ICCD.2006.4380833", "ee": "https://doi.org/10.1109/ICCD.2006.4380833", "url": "https://dblp.org/rec/conf/iccd/MirzaeiHK06"}, "url": "URL#5360237"}, {"@score": "1", "@id": "5360238", "info": {"authors": {"author": [{"@pid": "32/5722", "text": "Abhishek Mitra"}, {"@pid": "91/4165", "text": "Zhi Guo"}, {"@pid": "68/5005", "text": "Anirban Banerjee"}, {"@pid": "n/WalidANajjar", "text": "Walid A. Najjar"}]}, "title": "Dynamic Co-Processor Architecture for Software Acceleration on CSoCs.", "venue": "ICCD", "pages": "127-133", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MitraGBN06", "doi": "10.1109/ICCD.2006.4380805", "ee": "https://doi.org/10.1109/ICCD.2006.4380805", "url": "https://dblp.org/rec/conf/iccd/MitraGBN06"}, "url": "URL#5360238"}, {"@score": "1", "@id": "5360239", "info": {"authors": {"author": [{"@pid": "99/4567", "text": "Saraju P. Mohanty"}, {"@pid": "16/3758", "text": "Elias Kougianos"}]}, "title": "Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates.", "venue": "ICCD", "pages": "210-215", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MohantyK06", "doi": "10.1109/ICCD.2006.4380819", "ee": "https://doi.org/10.1109/ICCD.2006.4380819", "url": "https://dblp.org/rec/conf/iccd/MohantyK06"}, "url": "URL#5360239"}, {"@score": "1", "@id": "5360240", "info": {"authors": {"author": [{"@pid": "00/6590", "text": "Karl Mohr"}, {"@pid": "41/3021", "text": "Lawrence Clark"}]}, "title": "Delay and Area Efficient First-level Cache Soft Error Detection and Correction.", "venue": "ICCD", "pages": "88-92", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MohrC06", "doi": "10.1109/ICCD.2006.4380799", "ee": "https://doi.org/10.1109/ICCD.2006.4380799", "url": "https://dblp.org/rec/conf/iccd/MohrC06"}, "url": "URL#5360240"}, {"@score": "1", "@id": "5360241", "info": {"authors": {"author": [{"@pid": "33/2194", "text": "Tinoosh Mohsenin"}, {"@pid": "22/1108", "text": "Bevan M. Baas"}]}, "title": "Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture.", "venue": "ICCD", "pages": "320-325", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MohseninB06", "doi": "10.1109/ICCD.2006.4380835", "ee": "https://doi.org/10.1109/ICCD.2006.4380835", "url": "https://dblp.org/rec/conf/iccd/MohseninB06"}, "url": "URL#5360241"}, {"@score": "1", "@id": "5360242", "info": {"authors": {"author": [{"@pid": "27/3820", "text": "Satish Narayanasamy"}, {"@pid": "26/6835", "text": "Bruce Carneal"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}]}, "title": "Patching Processor Design Errors.", "venue": "ICCD", "pages": "491-498", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NarayanasamyCC06", "doi": "10.1109/ICCD.2006.4380861", "ee": "https://doi.org/10.1109/ICCD.2006.4380861", "url": "https://dblp.org/rec/conf/iccd/NarayanasamyCC06"}, "url": "URL#5360242"}, {"@score": "1", "@id": "5360243", "info": {"authors": {"author": [{"@pid": "14/1584", "text": "Dan Nicolaescu"}, {"@pid": "89/5040", "text": "Babak Salamat"}, {"@pid": "v/AlexanderVVeidenbaum", "text": "Alexander V. Veidenbaum"}]}, "title": "Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy.", "venue": "ICCD", "pages": "101-107", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NicolaescuSV06", "doi": "10.1109/ICCD.2006.4380801", "ee": "https://doi.org/10.1109/ICCD.2006.4380801", "url": "https://dblp.org/rec/conf/iccd/NicolaescuSV06"}, "url": "URL#5360243"}, {"@score": "1", "@id": "5360244", "info": {"authors": {"author": [{"@pid": "n/MehrdadNourani", "text": "Mehrdad Nourani"}, {"@pid": "54/1115", "text": "Deepak S. Vijayasarathi"}, {"@pid": "93/947", "text": "Poras T. Balsara"}]}, "title": "Reconfigurable CAM Architecture for Network Search Engines.", "venue": "ICCD", "pages": "82-87", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NouraniVB06", "doi": "10.1109/ICCD.2006.4380798", "ee": "https://doi.org/10.1109/ICCD.2006.4380798", "url": "https://dblp.org/rec/conf/iccd/NouraniVB06"}, "url": "URL#5360244"}, {"@score": "1", "@id": "5360245", "info": {"authors": {"author": [{"@pid": "39/2009", "text": "Yasuhiro Ogasahara"}, {"@pid": "81/317", "text": "Masanori Hashimoto"}, {"@pid": "39/5945", "text": "Takao Onoye"}]}, "title": "Quantitative Prediction of On-chip Capacitive and Inductive Crosstalk Noise and Discussion on Wire Cross-Sectional Area Toward Inductive Crosstalk Free Interconnects.", "venue": "ICCD", "pages": "70-75", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OgasaharaHO06", "doi": "10.1109/ICCD.2006.4380796", "ee": "https://doi.org/10.1109/ICCD.2006.4380796", "url": "https://dblp.org/rec/conf/iccd/OgasaharaHO06"}, "url": "URL#5360245"}, {"@score": "1", "@id": "5360246", "info": {"authors": {"author": [{"@pid": "32/4223", "text": "Chia Yee Ooi"}, {"@pid": "64/1146", "text": "Hideo Fujiwara"}]}, "title": "A New Class of Sequential Circuits with Acyclic Test Generation Complexity.", "venue": "ICCD", "pages": "425-431", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OoiF06", "doi": "10.1109/ICCD.2006.4380851", "ee": "https://doi.org/10.1109/ICCD.2006.4380851", "url": "https://dblp.org/rec/conf/iccd/OoiF06"}, "url": "URL#5360246"}, {"@score": "1", "@id": "5360247", "info": {"authors": {"author": [{"@pid": "76/6754", "text": "Murthy Palla"}, {"@pid": "51/1550", "text": "Klaus Koch"}, {"@pid": "13/2600", "text": "Jens Bargfrede"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}, {"@pid": "87/4485", "text": "Walter Anheier"}]}, "title": "Reduction of Crosstalk Pessimism using Tendency Graph Approach.", "venue": "ICCD", "pages": "50-55", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PallaKBGA06", "doi": "10.1109/ICCD.2006.4380793", "ee": "https://doi.org/10.1109/ICCD.2006.4380793", "url": "https://dblp.org/rec/conf/iccd/PallaKBGA06"}, "url": "URL#5360247"}, {"@score": "1", "@id": "5360248", "info": {"authors": {"author": [{"@pid": "69/6295", "text": "Sanjay Pant"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks.", "venue": "ICCD", "pages": "168-173", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PantB06", "doi": "10.1109/ICCD.2006.4380811", "ee": "https://doi.org/10.1109/ICCD.2006.4380811", "url": "https://dblp.org/rec/conf/iccd/PantB06"}, "url": "URL#5360248"}, {"@score": "1", "@id": "5360249", "info": {"authors": {"author": [{"@pid": "94/4552", "text": "Ilia Polian"}, {"@pid": "72/11157", "text": "Alejandro Czutro"}, {"@pid": "84/1396", "text": "Sandip Kundu"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}]}, "title": "Power Droop Testing.", "venue": "ICCD", "pages": "243-250", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PolianCKB06", "doi": "10.1109/ICCD.2006.4380824", "ee": "https://doi.org/10.1109/ICCD.2006.4380824", "url": "https://dblp.org/rec/conf/iccd/PolianCKB06"}, "url": "URL#5360249"}, {"@score": "1", "@id": "5360250", "info": {"authors": {"author": [{"@pid": "56/6575", "text": "Dara Rahmati"}, {"@pid": "25/2909", "text": "Abbas Eslami Kiasari"}, {"@pid": "18/731", "text": "Shaahin Hessabi"}, {"@pid": "36/139", "text": "Hamid Sarbazi-Azad"}]}, "title": "A performance and power analysis of WK-Recursive and Mesh Networks for Network-on-Chips.", "venue": "ICCD", "pages": "142-147", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RahmatiKHS06", "doi": "10.1109/ICCD.2006.4380807", "ee": "https://doi.org/10.1109/ICCD.2006.4380807", "url": "https://dblp.org/rec/conf/iccd/RahmatiKHS06"}, "url": "URL#5360250"}, {"@score": "1", "@id": "5360251", "info": {"authors": {"author": [{"@pid": "50/3490", "text": "Subramanian Ramaswamy"}, {"@pid": "14/5230", "text": "Sudhakar Yalamanchili"}]}, "title": "Customizable Fault Tolerant Caches for Embedded Processors.", "venue": "ICCD", "pages": "108-113", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RamaswamyY06", "doi": "10.1109/ICCD.2006.4380802", "ee": "https://doi.org/10.1109/ICCD.2006.4380802", "url": "https://dblp.org/rec/conf/iccd/RamaswamyY06"}, "url": "URL#5360251"}, {"@score": "1", "@id": "5360252", "info": {"authors": {"author": [{"@pid": "03/31", "text": "Vimal K. Reddy"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}, {"@pid": "68/5143", "text": "Ahmed S. Al-Zawawi"}]}, "title": "Assertion-Based Microarchitecture Design for Improved Reliability.", "venue": "ICCD", "pages": "362-369", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ReddyRA06", "doi": "10.1109/ICCD.2006.4380842", "ee": "https://doi.org/10.1109/ICCD.2006.4380842", "url": "https://dblp.org/rec/conf/iccd/ReddyRA06"}, "url": "URL#5360252"}, {"@score": "1", "@id": "5360253", "info": {"authors": {"author": [{"@pid": "22/3513", "text": "Sourav Roy"}, {"@pid": "80/4637", "text": "Rajat Bhatia"}, {"@pid": "31/772", "text": "Ashish Mathur"}]}, "title": "An accurate Energy estimation framework for VLIW Processor Cores.", "venue": "ICCD", "pages": "464-469", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RoyBM06", "doi": "10.1109/ICCD.2006.4380857", "ee": "https://doi.org/10.1109/ICCD.2006.4380857", "url": "https://dblp.org/rec/conf/iccd/RoyBM06"}, "url": "URL#5360253"}, {"@score": "1", "@id": "5360254", "info": {"authors": {"author": [{"@pid": "06/1586", "text": "Nathan Sadler"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "Choosing an Error Protection Scheme for a Microprocessor&apos;s L1 Data Cache.", "venue": "ICCD", "pages": "499-505", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SadlerS06", "doi": "10.1109/ICCD.2006.4380862", "ee": "https://doi.org/10.1109/ICCD.2006.4380862", "url": "https://dblp.org/rec/conf/iccd/SadlerS06"}, "url": "URL#5360254"}, {"@score": "1", "@id": "5360255", "info": {"authors": {"author": [{"@pid": "46/652", "text": "Simha Sethumadhavan"}, {"@pid": "49/4677", "text": "Robert G. McDonald"}, {"@pid": "67/5074", "text": "Rajagopalan Desikan"}, {"@pid": "b/DougBurger", "text": "Doug Burger"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Design and Implementation of the TRIPS Primary Memory System.", "venue": "ICCD", "pages": "470-476", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SethumadhavanMDBK06", "doi": "10.1109/ICCD.2006.4380858", "ee": "https://doi.org/10.1109/ICCD.2006.4380858", "url": "https://dblp.org/rec/conf/iccd/SethumadhavanMDBK06"}, "url": "URL#5360255"}, {"@score": "1", "@id": "5360256", "info": {"authors": {"author": [{"@pid": "71/5701", "text": "Shideh Shahidi"}, {"@pid": "62/3849", "text": "Sandeep Gupta"}]}, "title": "A theory of Error-Rate Testing.", "venue": "ICCD", "pages": "438-445", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShahidiG06", "doi": "10.1109/ICCD.2006.4380853", "ee": "https://doi.org/10.1109/ICCD.2006.4380853", "url": "https://dblp.org/rec/conf/iccd/ShahidiG06"}, "url": "URL#5360256"}, {"@score": "1", "@id": "5360257", "info": {"authors": {"author": [{"@pid": "31/6520", "text": "Yixin Shi"}, {"@pid": "05/6400", "text": "Sean Dempsey"}, {"@pid": "63/6036", "text": "Gyungho Lee"}]}, "title": "Architectural Support for Run-Time Validation of Control Flow Transfer.", "venue": "ICCD", "pages": "506-513", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShiDL06", "doi": "10.1109/ICCD.2006.4380863", "ee": "https://doi.org/10.1109/ICCD.2006.4380863", "url": "https://dblp.org/rec/conf/iccd/ShiDL06"}, "url": "URL#5360257"}, {"@score": "1", "@id": "5360258", "info": {"authors": {"author": [{"@pid": "32/2757", "text": "Vassos Soteriou"}, {"@pid": "54/4419", "text": "Noel Eisley"}, {"@pid": "79/849", "text": "Hangsheng Wang"}, {"@pid": "89/6764-18", "text": "Bin Li 0018"}, {"@pid": "86/2160", "text": "Li-Shiuan Peh"}]}, "title": "Polaris: A System-Level Roadmap for On-Chip Interconnection Networks.", "venue": "ICCD", "pages": "134-141", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SoteriouEWLP06", "doi": "10.1109/ICCD.2006.4380806", "ee": "https://doi.org/10.1109/ICCD.2006.4380806", "url": "https://dblp.org/rec/conf/iccd/SoteriouEWLP06"}, "url": "URL#5360258"}, {"@score": "1", "@id": "5360259", "info": {"authors": {"author": [{"@pid": "23/275", "text": "Kim Yaw Tong"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Design Methodology of Regular Logic Bricks for Robust Integrated Circuits.", "venue": "ICCD", "pages": "162-167", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TongP06", "doi": "10.1109/ICCD.2006.4380810", "ee": "https://doi.org/10.1109/ICCD.2006.4380810", "url": "https://dblp.org/rec/conf/iccd/TongP06"}, "url": "URL#5360259"}, {"@score": "1", "@id": "5360260", "info": {"authors": {"author": [{"@pid": "75/6468", "text": "Rasit Onur Topaloglu"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}]}, "title": "Interconnect Matching Design Rule Inferring and Optimization through Correlation Extraction.", "venue": "ICCD", "pages": "222-229", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TopalogluK06", "doi": "10.1109/ICCD.2006.4380821", "ee": "https://doi.org/10.1109/ICCD.2006.4380821", "url": "https://dblp.org/rec/conf/iccd/TopalogluK06"}, "url": "URL#5360260"}, {"@score": "1", "@id": "5360261", "info": {"authors": {"author": [{"@pid": "96/4754", "text": "Kimiyoshi Usami"}, {"@pid": "45/3420", "text": "Naoaki Ohkubo"}]}, "title": "A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals.", "venue": "ICCD", "pages": "155-161", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/UsamiO06", "doi": "10.1109/ICCD.2006.4380809", "ee": "https://doi.org/10.1109/ICCD.2006.4380809", "url": "https://dblp.org/rec/conf/iccd/UsamiO06"}, "url": "URL#5360261"}, {"@score": "1", "@id": "5360262", "info": {"authors": {"author": [{"@pid": "81/2763", "text": "Mandar Waghmode"}, {"@pid": "55/318", "text": "Kanupriya Gulati"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "s/WPShi", "text": "Weiping Shi"}]}, "title": "An Efficient, Scalable Hardware Engine for Boolean SATisfiability.", "venue": "ICCD", "pages": "326-331", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WaghmodeGKS06", "doi": "10.1109/ICCD.2006.4380836", "ee": "https://doi.org/10.1109/ICCD.2006.4380836", "url": "https://dblp.org/rec/conf/iccd/WaghmodeGKS06"}, "url": "URL#5360262"}, {"@score": "1", "@id": "5360263", "info": {"authors": {"author": [{"@pid": "09/2600", "text": "Jin-Yi Wang"}, {"@pid": "51/1734", "text": "Yen-Shiang Shue"}, {"@pid": "25/4266", "text": "T. N. Vijaykumar"}, {"@pid": "57/95", "text": "Saurabh Bagchi"}]}, "title": "Pesticide: Using SMT Processors to Improve Performance of Pointer Bug Detection.", "venue": "ICCD", "pages": "514-521", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangSVB06", "doi": "10.1109/ICCD.2006.4380864", "ee": "https://doi.org/10.1109/ICCD.2006.4380864", "url": "https://dblp.org/rec/conf/iccd/WangSVB06"}, "url": "URL#5360263"}, {"@score": "1", "@id": "5360264", "info": {"authors": {"author": [{"@pid": "63/1591", "text": "Shuo Wang"}, {"@pid": "w/LeiWang3", "text": "Lei Wang 0003"}]}, "title": "Joint Performance Improvement and Error Tolerance for Memory Design Based on Soft Indexing.", "venue": "ICCD", "pages": "25-30", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangW06", "doi": "10.1109/ICCD.2006.4380789", "ee": "https://doi.org/10.1109/ICCD.2006.4380789", "url": "https://dblp.org/rec/conf/iccd/WangW06"}, "url": "URL#5360264"}, {"@score": "1", "@id": "5360265", "info": {"authors": {"author": [{"@pid": "58/2390", "text": "Xiaofang Wang"}, {"@pid": "65/4758", "text": "Sotirios G. Ziavras"}]}, "title": "System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors.", "venue": "ICCD", "pages": "411-416", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangZ06", "doi": "10.1109/ICCD.2006.4380849", "ee": "https://doi.org/10.1109/ICCD.2006.4380849", "url": "https://dblp.org/rec/conf/iccd/WangZ06"}, "url": "URL#5360265"}, {"@score": "1", "@id": "5360266", "info": {"authors": {"author": [{"@pid": "64/1968", "text": "Frederick A. Ware"}, {"@pid": "54/4101", "text": "Craig Hampel"}]}, "title": "Improving Power and Data Efficiency with Threaded Memory Modules.", "venue": "ICCD", "pages": "417-424", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WareH06", "doi": "10.1109/ICCD.2006.4380850", "ee": "https://doi.org/10.1109/ICCD.2006.4380850", "url": "https://dblp.org/rec/conf/iccd/WareH06"}, "url": "URL#5360266"}, {"@score": "1", "@id": "5360267", "info": {"authors": {"author": {"@pid": "03/1545", "text": "Enno Wein"}}, "title": "Scale in Chip Interconnect requires Network Technology .", "venue": "ICCD", "pages": "180-186", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Wein06", "doi": "10.1109/ICCD.2006.4380813", "ee": "https://doi.org/10.1109/ICCD.2006.4380813", "url": "https://dblp.org/rec/conf/iccd/Wein06"}, "url": "URL#5360267"}, {"@score": "1", "@id": "5360268", "info": {"authors": {"author": [{"@pid": "37/838", "text": "Charles H.-P. Wen"}, {"@pid": "80/6622", "text": "Onur Guzey"}, {"@pid": "w/LiCWang", "text": "Li-C. Wang"}]}, "title": "Simulation-based functional test justification using a decision-digram-based Boolean data miner.", "venue": "ICCD", "pages": "300-307", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WenGW06", "doi": "10.1109/ICCD.2006.4380832", "ee": "https://doi.org/10.1109/ICCD.2006.4380832", "url": "https://dblp.org/rec/conf/iccd/WenGW06"}, "url": "URL#5360268"}, {"@score": "1", "@id": "5360269", "info": {"authors": {"author": [{"@pid": "38/3836", "text": "Xiaoqing Wen"}, {"@pid": "25/3675", "text": "Kohei Miyase"}, {"@pid": "28/328", "text": "Tatsuya Suzuki"}, {"@pid": "64/5610", "text": "Yuta Yamato"}, {"@pid": "52/5832", "text": "Seiji Kajihara"}, {"@pid": "68/898", "text": "Laung-Terng Wang"}, {"@pid": "74/5143", "text": "Kewal K. Saluja"}]}, "title": "Highly-Guided X-Filling Method for Effective Low-Capture-Power Scan Test Generation.", "venue": "ICCD", "pages": "251-258", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WenMSYKWS06", "doi": "10.1109/ICCD.2006.4380825", "ee": "https://doi.org/10.1109/ICCD.2006.4380825", "url": "https://dblp.org/rec/conf/iccd/WenMSYKWS06"}, "url": "URL#5360269"}, {"@score": "1", "@id": "5360270", "info": {"authors": {"author": {"@pid": "65/6840", "text": "Drew Wingard"}}, "title": "Addressing Multicore Communication Challenges Using NoC Technology.", "venue": "ICCD", "pages": "188", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Wingard06", "doi": "10.1109/ICCD.2006.4380815", "ee": "https://doi.org/10.1109/ICCD.2006.4380815", "url": "https://dblp.org/rec/conf/iccd/Wingard06"}, "url": "URL#5360270"}, {"@score": "1", "@id": "5360271", "info": {"authors": {"author": [{"@pid": "95/6375", "text": "Jinwen Xi"}, {"@pid": "z/PeixinZhong", "text": "Peixin Zhong"}]}, "title": "A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models.", "venue": "ICCD", "pages": "383-388", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XiZ06", "doi": "10.1109/ICCD.2006.4380845", "ee": "https://doi.org/10.1109/ICCD.2006.4380845", "url": "https://dblp.org/rec/conf/iccd/XiZ06"}, "url": "URL#5360271"}, {"@score": "1", "@id": "5360272", "info": {"authors": {"author": [{"@pid": "74/1128", "text": "Dong Xiang"}, {"@pid": "60/2811", "text": "Kaiwei Li"}, {"@pid": "64/1146", "text": "Hideo Fujiwara"}, {"@pid": "s/JiaGuangSun", "text": "Jiaguang Sun"}]}, "title": "Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests.", "venue": "ICCD", "pages": "446-451", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XiangLFS06", "doi": "10.1109/ICCD.2006.4380854", "ee": "https://doi.org/10.1109/ICCD.2006.4380854", "url": "https://dblp.org/rec/conf/iccd/XiangLFS06"}, "url": "URL#5360272"}, {"@score": "1", "@id": "5360273", "info": {"authors": {"author": [{"@pid": "09/4195", "text": "Zhiyi Yu"}, {"@pid": "22/1108", "text": "Bevan M. Baas"}]}, "title": "Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles.", "venue": "ICCD", "pages": "174-179", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YuB06", "doi": "10.1109/ICCD.2006.4380812", "ee": "https://doi.org/10.1109/ICCD.2006.4380812", "url": "https://dblp.org/rec/conf/iccd/YuB06"}, "url": "URL#5360273"}, {"@score": "1", "@id": "5360274", "info": {"authors": {"author": {"@pid": "52/3441", "text": "Chuanjun Zhang"}}, "title": "A Low Power Highly Associative Cache for Embedded Systems.", "venue": "ICCD", "pages": "31-36", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Zhang06", "doi": "10.1109/ICCD.2006.4380790", "ee": "https://doi.org/10.1109/ICCD.2006.4380790", "url": "https://dblp.org/rec/conf/iccd/Zhang06"}, "url": "URL#5360274"}, {"@score": "1", "@id": "5360275", "info": {"authors": {"author": {"@pid": "80/3657", "text": "Xinmiao Zhang"}}, "title": "High-speed Factorization Architecture for Soft-decision Reed-Solomon Decoding.", "venue": "ICCD", "pages": "370-375", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Zhang06a", "doi": "10.1109/ICCD.2006.4380843", "ee": "https://doi.org/10.1109/ICCD.2006.4380843", "url": "https://dblp.org/rec/conf/iccd/Zhang06a"}, "url": "URL#5360275"}, {"@score": "1", "@id": "5360276", "info": {"authors": {"author": {"@pid": "52/3441", "text": "Chuanjun Zhang"}}, "title": "A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems.", "venue": "ICCD", "pages": "405-410", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Zhang06b", "doi": "10.1109/ICCD.2006.4380848", "ee": "https://doi.org/10.1109/ICCD.2006.4380848", "url": "https://dblp.org/rec/conf/iccd/Zhang06b"}, "url": "URL#5360276"}, {"@score": "1", "@id": "5360277", "info": {"authors": {"author": [{"@pid": "19/949-3", "text": "Weifeng Zhang 0003"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}, {"@pid": "t/DeanMTullsen", "text": "Dean M. Tullsen"}, {"@pid": "62/336", "text": "Steve Checkoway"}]}, "title": "Speculative Code Value Specialization Using the Trace Cache Fill Unit.", "venue": "ICCD", "pages": "10-16", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangCTC06", "doi": "10.1109/ICCD.2006.4380787", "ee": "https://doi.org/10.1109/ICCD.2006.4380787", "url": "https://dblp.org/rec/conf/iccd/ZhangCTC06"}, "url": "URL#5360277"}, {"@score": "1", "@id": "5421035", "info": {"title": "24th International Conference on Computer Design (ICCD 2006), 1-4 October 2006, San Jose, CA, USA", "publisher": "IEEE", "year": "2006", "type": "Editorship", "key": "conf/iccd/2006", "ee": "https://ieeexplore.ieee.org/xpl/conhome/4380776/proceeding", "url": "https://dblp.org/rec/conf/iccd/2006"}, "url": "URL#5421035"}]}}}