{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600280987452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600280987453 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600280987638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600280987672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600280987673 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1600280987808 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1600280988768 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "20.65 0 1 4 " "Fitter is preserving placement for 20.65 percent of the design from 0 Post-Fit partition(s) and 1 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1600280989702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600280990731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600280992417 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 115 " "No exact pin location assignment(s) for 1 pins of 115 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1600280993031 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1600281008976 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1600281009746 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1600281009746 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (6 global) " "Promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 6454 global CLKCTRL_G11 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 6454 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G10 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 11190 global CLKCTRL_G5 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 11190 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 950 global CLKCTRL_G6 " "fpga_clk_50~inputCLKENA0 with 950 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 257 global CLKCTRL_G2 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 257 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 1 global CLKCTRL_G7 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600281010377 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1600281010377 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281010379 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281017905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 22 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at top.sdc(22): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 22 Argument <targets> is not an object ID " "Ignored create_clock at top.sdc(22): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018226 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 23 altera_reserved_tdi port " "Ignored filter at top.sdc(23): altera_reserved_tdi could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 23 altera_reserved_tck clock " "Ignored filter at top.sdc(23): altera_reserved_tck could not be matched with a clock" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 23 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018227 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 23 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(23): Argument -clock is not an object ID" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 24 altera_reserved_tms port " "Ignored filter at top.sdc(24): altera_reserved_tms could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 24 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018227 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 24 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(24): Argument -clock is not an object ID" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 25 altera_reserved_tdo port " "Ignored filter at top.sdc(25): altera_reserved_tdo could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 25 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018228 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 25 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(25): Argument -clock is not an object ID" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 31 fpga_button_pio\[0\] port " "Ignored filter at top.sdc(31): fpga_button_pio\[0\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018228 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 32 fpga_button_pio\[1\] port " "Ignored filter at top.sdc(32): fpga_button_pio\[1\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018228 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 33 fpga_dipsw_pio\[0\] port " "Ignored filter at top.sdc(33): fpga_dipsw_pio\[0\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018229 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 34 fpga_dipsw_pio\[1\] port " "Ignored filter at top.sdc(34): fpga_dipsw_pio\[1\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018229 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 35 fpga_dipsw_pio\[2\] port " "Ignored filter at top.sdc(35): fpga_dipsw_pio\[2\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018229 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 36 fpga_dipsw_pio\[3\] port " "Ignored filter at top.sdc(36): fpga_dipsw_pio\[3\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018229 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 37 fpga_led_pio\[0\] port " "Ignored filter at top.sdc(37): fpga_led_pio\[0\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018230 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 38 fpga_led_pio\[1\] port " "Ignored filter at top.sdc(38): fpga_led_pio\[1\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018230 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 39 fpga_led_pio\[2\] port " "Ignored filter at top.sdc(39): fpga_led_pio\[2\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018230 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 40 fpga_led_pio\[3\] port " "Ignored filter at top.sdc(40): fpga_led_pio\[3\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018230 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 43 hps_emac1_TX_CLK port " "Ignored filter at top.sdc(43): hps_emac1_TX_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018231 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 44 hps_emac1_TXD0 port " "Ignored filter at top.sdc(44): hps_emac1_TXD0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018231 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 45 hps_emac1_TXD1 port " "Ignored filter at top.sdc(45): hps_emac1_TXD1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018231 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 46 hps_emac1_TXD2 port " "Ignored filter at top.sdc(46): hps_emac1_TXD2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018231 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 47 hps_emac1_TXD3 port " "Ignored filter at top.sdc(47): hps_emac1_TXD3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018232 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 48 hps_emac1_MDC port " "Ignored filter at top.sdc(48): hps_emac1_MDC could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018232 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 49 hps_emac1_TX_CTL port " "Ignored filter at top.sdc(49): hps_emac1_TX_CTL could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018232 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 hps_qspi_SS0 port " "Ignored filter at top.sdc(50): hps_qspi_SS0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018232 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 51 hps_qspi_CLK port " "Ignored filter at top.sdc(51): hps_qspi_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 51 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018233 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 52 hps_sdio_CLK port " "Ignored filter at top.sdc(52): hps_sdio_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018233 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 54 hps_spim0_CLK port " "Ignored filter at top.sdc(54): hps_spim0_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018233 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 55 hps_spim0_MOSI port " "Ignored filter at top.sdc(55): hps_spim0_MOSI could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018234 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 56 hps_spim0_SS0 port " "Ignored filter at top.sdc(56): hps_spim0_SS0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018234 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 57 hps_uart0_TX port " "Ignored filter at top.sdc(57): hps_uart0_TX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018234 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 58 hps_can0_TX port " "Ignored filter at top.sdc(58): hps_can0_TX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018234 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 59 hps_trace_CLK port " "Ignored filter at top.sdc(59): hps_trace_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018235 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 60 hps_trace_D0 port " "Ignored filter at top.sdc(60): hps_trace_D0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018235 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 61 hps_trace_D1 port " "Ignored filter at top.sdc(61): hps_trace_D1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018235 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 62 hps_trace_D2 port " "Ignored filter at top.sdc(62): hps_trace_D2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018235 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 63 hps_trace_D3 port " "Ignored filter at top.sdc(63): hps_trace_D3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018236 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 64 hps_trace_D4 port " "Ignored filter at top.sdc(64): hps_trace_D4 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018236 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 65 hps_trace_D5 port " "Ignored filter at top.sdc(65): hps_trace_D5 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018236 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 66 hps_trace_D6 port " "Ignored filter at top.sdc(66): hps_trace_D6 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018236 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 67 hps_trace_D7 port " "Ignored filter at top.sdc(67): hps_trace_D7 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018237 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 69 hps_emac1_MDIO port " "Ignored filter at top.sdc(69): hps_emac1_MDIO could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018237 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 70 hps_qspi_IO0 port " "Ignored filter at top.sdc(70): hps_qspi_IO0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018237 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 71 hps_qspi_IO1 port " "Ignored filter at top.sdc(71): hps_qspi_IO1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018237 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 72 hps_qspi_IO2 port " "Ignored filter at top.sdc(72): hps_qspi_IO2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018238 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 73 hps_qspi_IO3 port " "Ignored filter at top.sdc(73): hps_qspi_IO3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018238 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 74 hps_sdio_CMD port " "Ignored filter at top.sdc(74): hps_sdio_CMD could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018238 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 75 hps_sdio_D0 port " "Ignored filter at top.sdc(75): hps_sdio_D0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018238 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 76 hps_sdio_D1 port " "Ignored filter at top.sdc(76): hps_sdio_D1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018239 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 77 hps_sdio_D2 port " "Ignored filter at top.sdc(77): hps_sdio_D2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018239 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 78 hps_sdio_D3 port " "Ignored filter at top.sdc(78): hps_sdio_D3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018239 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 87 hps_i2c0_SDA port " "Ignored filter at top.sdc(87): hps_i2c0_SDA could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018240 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 88 hps_i2c0_SCL port " "Ignored filter at top.sdc(88): hps_i2c0_SCL could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018240 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 89 hps_gpio_GPIO09 port " "Ignored filter at top.sdc(89): hps_gpio_GPIO09 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018240 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 90 hps_gpio_GPIO35 port " "Ignored filter at top.sdc(90): hps_gpio_GPIO35 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018241 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 91 hps_gpio_GPIO41 port " "Ignored filter at top.sdc(91): hps_gpio_GPIO41 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018241 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 92 hps_gpio_GPIO42 port " "Ignored filter at top.sdc(92): hps_gpio_GPIO42 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018241 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 93 hps_gpio_GPIO43 port " "Ignored filter at top.sdc(93): hps_gpio_GPIO43 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018241 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 94 hps_gpio_GPIO44 port " "Ignored filter at top.sdc(94): hps_gpio_GPIO44 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\] " {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018242 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 105 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 114 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018243 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 115 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 118 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 119 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 120 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(120): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018244 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 121 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018245 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 126 hps_spim0_MISO port " "Ignored filter at top.sdc(126): hps_spim0_MISO could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 126 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to * " "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018245 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 127 hps_uart0_RX port " "Ignored filter at top.sdc(127): hps_uart0_RX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 127 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(127): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018245 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 128 hps_can0_RX port " "Ignored filter at top.sdc(128): hps_can0_RX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 128 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(128): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018245 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 138 led\[0\] port " "Ignored filter at top.sdc(138): led\[0\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 138 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(138): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[0\]\}\] -to * " "set_false_path -from \[get_ports \{led\[0\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018246 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 139 led\[1\] port " "Ignored filter at top.sdc(139): led\[1\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 139 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(139): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[1\]\}\] -to * " "set_false_path -from \[get_ports \{led\[1\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018246 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 140 led\[2\] port " "Ignored filter at top.sdc(140): led\[2\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 140 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(140): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[2\]\}\] -to * " "set_false_path -from \[get_ports \{led\[2\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018247 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 141 led\[3\] port " "Ignored filter at top.sdc(141): led\[3\] could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 141 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 141 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(141): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[3\]\}\] -to * " "set_false_path -from \[get_ports \{led\[3\]\}\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018247 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 157 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(157): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[0\]\}\] " "set_false_path -from * -to \[get_ports \{led\[0\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018248 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 158 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(158): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[1\]\}\] " "set_false_path -from * -to \[get_ports \{led\[1\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018248 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 159 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(159): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[2\]\}\] " "set_false_path -from * -to \[get_ports \{led\[2\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018248 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 160 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(160): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[3\]\}\] " "set_false_path -from * -to \[get_ports \{led\[3\]\}\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018248 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 175 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(175): system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 175 Argument <from> is not an object ID " "Ignored set_false_path at top.sdc(175): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\]\} -to * " "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\]\} -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018251 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 176 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(176): system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 176 Argument <from> is not an object ID " "Ignored set_false_path at top.sdc(176): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\]\} -to * " "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\]\} -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018253 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 180 system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(180): system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281018256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay top.sdc 180 Argument <from> is not an object ID " "Ignored set_min_delay at top.sdc(180): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 0.5 " "set_min_delay -from system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 0.5" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018257 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay top.sdc 181 Argument <to> is not an object ID " "Ignored set_min_delay at top.sdc(181): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -to system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 1.0 " "set_min_delay -to system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 1.0" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281018257 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281018257 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600281018272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600281018272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600281018272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600281018272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600281018272 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1600281018272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1600281018272 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281018273 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281018417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1600281018420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019449 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019462 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019462 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc " "Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281019472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019473 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019473 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019474 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019475 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019475 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019476 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019476 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019477 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019477 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019478 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019479 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019479 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019480 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019480 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019481 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019481 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019481 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019482 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019482 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019483 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019483 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019484 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019484 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019485 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019485 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019486 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019486 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019486 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019487 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019487 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019488 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019488 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019488 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019489 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019489 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019489 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019490 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019490 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019490 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019490 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019491 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019491 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019491 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019492 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019492 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019492 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 47 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019493 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 48 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019493 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 49 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(49): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019494 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019494 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 51 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(51): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019494 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019495 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 53 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600281019495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019495 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600281019495 ""}  } { { "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600281019495 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc " "Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281019496 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281019569 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281020080 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/mem_org_mode.sdc " "Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281020108 ""}
{ "Info" "ISTA_SDC_FOUND" "top_post.sdc " "Reading SDC File: 'top_post.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600281020117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1600281020117 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "async_counter_30:AC30\|count_a\[14\] " "Node: async_counter_30:AC30\|count_a\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register async_counter_30:AC30\|count_b\[0\] async_counter_30:AC30\|count_a\[14\] " "Register async_counter_30:AC30\|count_b\[0\] is being clocked by async_counter_30:AC30\|count_a\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600281020184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600281020184 "|top|async_counter_30:AC30|count_a[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb1_CLK " "Node: hps_usb1_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb1_CLK " "Register system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb1_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600281020184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600281020184 "|top|hps_usb1_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: the_system\|acl_iface\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1600281020247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1600281020247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1600281020581 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1600281020582 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1600281020605 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1600281020605 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600281020608 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 300.000      i2c_scl " " 300.000      i2c_scl" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.140 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   7.140 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.570 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "   3.570 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.785 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.785 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600281020609 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600281020609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600281021833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600281021836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600281021846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600281021888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600281021995 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600281022080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600281022092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600281022135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600281026978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Block RAM " "Packed 256 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600281027022 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "384 DSP block " "Packed 384 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600281027022 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "88 MLAB cell " "Packed 88 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600281027022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600281027022 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_V11 " "Node \"PIN_V11\" is assigned to location or region, but does not exist in design" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_V11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1600281029577 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1600281029577 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281029577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600281035438 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1600281043519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:28 " "Fitter placement preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281063558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600281081317 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600281107176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281107177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600281117637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X45_Y58 X55_Y69 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69" {  } { { "loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69"} { { 12 { 0 ""} 45 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600281155293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600281155293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:56 " "Fitter routing operations ending: elapsed time is 00:00:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281178287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 48.45 " "Total time spent on timing analysis during the Fitter is 48.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600281189854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600281190336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600281195280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600281195292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600281203865 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:43 " "Fitter post-fit operations ending: elapsed time is 00:00:43" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600281232878 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1600281233914 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/EDA/fpga/altera/18.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "top.v" "" { Text "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/diego/vitis_opencl/dot_mult/accel/vector_add/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1600281234056 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1600281234056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/vitis_opencl/dot_mult/accel/vector_add/top.fit.smsg " "Generated suppressed messages file /home/diego/vitis_opencl/dot_mult/accel/vector_add/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600281236082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 264 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4480 " "Peak virtual memory: 4480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600281242543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 16 13:34:02 2020 " "Processing ended: Wed Sep 16 13:34:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600281242543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600281242543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:12 " "Total CPU time (on all processors): 00:11:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600281242543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600281242543 ""}
