

================================================================
== Vitis HLS Report for 'receive4AIE_1'
================================================================
* Date:           Mon May 12 19:57:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      337|      337|  0.749 us|  0.749 us|  337|  337|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158  |receive4AIE_1_Pipeline_VITIS_LOOP_76_2  |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |      336|      336|        42|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     594|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|      266|     794|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     451|    -|
|Register         |        -|     -|      846|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1112|    1839|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |fpext_32ns_64_1_no_dsp_1_U154                      |fpext_32ns_64_1_no_dsp_1                |        0|   0|    0|    0|    0|
    |fpext_32ns_64_1_no_dsp_1_U155                      |fpext_32ns_64_1_no_dsp_1                |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U153                    |fptrunc_64ns_32_1_no_dsp_1              |        0|   0|    0|    0|    0|
    |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158  |receive4AIE_1_Pipeline_VITIS_LOOP_76_2  |        0|   0|  266|  794|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   0|  266|  794|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_263_p2            |         +|   0|  0|   5|           4|           1|
    |and_ln18_1_fu_548_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_553_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_559_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_4_fu_573_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_5_fu_583_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_6_fu_589_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_7_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_8_fu_622_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_502_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_1_fu_533_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_498_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_452_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln18_2_fu_458_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln18_3_fu_464_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln18_fu_446_p2      |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln25_1_fu_440_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln25_fu_428_p2      |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln69_fu_269_p2      |      icmp|   0|  0|   5|           4|           5|
    |ymaggreater_fu_470_p2    |      icmp|   0|  0|  64|          64|          64|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_612_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_594_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln25_1_fu_434_p2      |        or|   0|  0|  45|          52|          52|
    |or_ln25_fu_422_p2        |        or|   0|  0|  10|          11|          11|
    |conv_1_fu_176_p0         |    select|   0|  0|  58|           1|          64|
    |res_2_fu_565_p3          |    select|   0|  0|  58|           1|          64|
    |res_3_fu_600_p3          |    select|   0|  0|  58|           1|          64|
    |res_fu_506_p3            |    select|   0|  0|  58|           1|          64|
    |select_ln39_fu_482_p3    |    select|   0|  0|   2|           1|           1|
    |ymaggreater_1_fu_490_p3  |    select|   0|  0|   2|           1|           1|
    |xor_ln18_1_fu_577_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_2_fu_607_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_543_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_537_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln39_fu_476_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 594|         352|         422|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |   10|         11|    1|         11|
    |ap_done                  |    2|          2|    1|          2|
    |conv_fu_112              |   32|          2|   32|         64|
    |data_temp_9_fu_124       |  121|          2|  128|        256|
    |data_temp_fu_120         |  121|          2|  128|        256|
    |i_04_fu_116              |    4|          2|    4|          8|
    |receive_fifo_0_blk_n     |    2|          2|    1|          2|
    |receive_fifo_0_din       |  121|          2|  128|        256|
    |receive_fifo_0_write     |    2|          3|    1|          3|
    |return_r                 |   32|          2|   32|         64|
    |sweep_rx0_0_TDATA_blk_n  |    2|          2|    1|          2|
    |sweep_rx0_0_TREADY       |    2|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  451|         35|  458|        927|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |and_ln18_reg_783                                                |    1|   0|    1|          0|
    |ap_CS_fsm                                                       |   10|   0|   10|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |conv_1_reg_798                                                  |   32|   0|   32|          0|
    |conv_fu_112                                                     |   32|   0|   32|          0|
    |data_temp_14_reg_692                                            |  128|   0|  128|          0|
    |data_temp_9_fu_124                                              |  128|   0|  128|          0|
    |data_temp_fu_120                                                |  128|   0|  128|          0|
    |dc_3_reg_724                                                    |   64|   0|   64|          0|
    |dc_reg_717                                                      |   64|   0|   64|          0|
    |grp_fu_179_p0                                                   |   32|   0|   32|          0|
    |grp_fu_182_p0                                                   |   32|   0|   32|          0|
    |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158_ap_start_reg  |    1|   0|    1|          0|
    |i_04_fu_116                                                     |    4|   0|    4|          0|
    |icmp_ln18_1_reg_760                                             |    1|   0|    1|          0|
    |icmp_ln18_2_reg_766                                             |    1|   0|    1|          0|
    |icmp_ln18_3_reg_772                                             |    1|   0|    1|          0|
    |icmp_ln18_reg_753                                               |    1|   0|    1|          0|
    |icmp_ln25_1_reg_747                                             |    1|   0|    1|          0|
    |icmp_ln25_reg_741                                               |    1|   0|    1|          0|
    |res_3_reg_793                                                   |   64|   0|   64|          0|
    |return_r_preg                                                   |   32|   0|   32|          0|
    |trunc_ln86_reg_706                                              |   32|   0|   32|          0|
    |x_fp_sig_1_reg_736                                              |   52|   0|   52|          0|
    |x_fp_sign_reg_731                                               |    1|   0|    1|          0|
    |xor_ln25_reg_788                                                |    1|   0|    1|          0|
    |ymaggreater_1_reg_778                                           |    1|   0|    1|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  846|   0|  846|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|return_r                       |  out|   32|     ap_none|              return_r|       pointer|
|receive_fifo_0_din             |  out|  128|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_num_data_valid  |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_fifo_cap        |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_full_n          |   in|    1|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_write           |  out|    1|     ap_fifo|        receive_fifo_0|       pointer|
|sweep_rx0_0_TDATA              |   in|  128|        axis|  sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TVALID             |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY             |  out|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TLAST              |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TKEEP              |   in|   16|        axis|  sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB              |   in|   16|        axis|  sweep_rx0_0_V_strb_V|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

