/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* us_clk */
.set us_clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set us_clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set us_clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set us_clk__CFG2_SRC_SEL_MASK, 0x07
.set us_clk__INDEX, 0x01
.set us_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set us_clk__PM_ACT_MSK, 0x02
.set us_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set us_clk__PM_STBY_MSK, 0x02

/* ir_l_out */
.set ir_l_out__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ir_l_out__0__MASK, 0x08
.set ir_l_out__0__PC, CYREG_PRT0_PC3
.set ir_l_out__0__PORT, 0
.set ir_l_out__0__SHIFT, 3
.set ir_l_out__AG, CYREG_PRT0_AG
.set ir_l_out__AMUX, CYREG_PRT0_AMUX
.set ir_l_out__BIE, CYREG_PRT0_BIE
.set ir_l_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ir_l_out__BYP, CYREG_PRT0_BYP
.set ir_l_out__CTL, CYREG_PRT0_CTL
.set ir_l_out__DM0, CYREG_PRT0_DM0
.set ir_l_out__DM1, CYREG_PRT0_DM1
.set ir_l_out__DM2, CYREG_PRT0_DM2
.set ir_l_out__DR, CYREG_PRT0_DR
.set ir_l_out__INP_DIS, CYREG_PRT0_INP_DIS
.set ir_l_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ir_l_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ir_l_out__LCD_EN, CYREG_PRT0_LCD_EN
.set ir_l_out__MASK, 0x08
.set ir_l_out__PORT, 0
.set ir_l_out__PRT, CYREG_PRT0_PRT
.set ir_l_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ir_l_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ir_l_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ir_l_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ir_l_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ir_l_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ir_l_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ir_l_out__PS, CYREG_PRT0_PS
.set ir_l_out__SHIFT, 3
.set ir_l_out__SLW, CYREG_PRT0_SLW

/* ir_r_out */
.set ir_r_out__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set ir_r_out__0__MASK, 0x02
.set ir_r_out__0__PC, CYREG_IO_PC_PRT15_PC1
.set ir_r_out__0__PORT, 15
.set ir_r_out__0__SHIFT, 1
.set ir_r_out__AG, CYREG_PRT15_AG
.set ir_r_out__AMUX, CYREG_PRT15_AMUX
.set ir_r_out__BIE, CYREG_PRT15_BIE
.set ir_r_out__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ir_r_out__BYP, CYREG_PRT15_BYP
.set ir_r_out__CTL, CYREG_PRT15_CTL
.set ir_r_out__DM0, CYREG_PRT15_DM0
.set ir_r_out__DM1, CYREG_PRT15_DM1
.set ir_r_out__DM2, CYREG_PRT15_DM2
.set ir_r_out__DR, CYREG_PRT15_DR
.set ir_r_out__INP_DIS, CYREG_PRT15_INP_DIS
.set ir_r_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ir_r_out__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ir_r_out__LCD_EN, CYREG_PRT15_LCD_EN
.set ir_r_out__MASK, 0x02
.set ir_r_out__PORT, 15
.set ir_r_out__PRT, CYREG_PRT15_PRT
.set ir_r_out__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ir_r_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ir_r_out__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ir_r_out__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ir_r_out__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ir_r_out__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ir_r_out__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ir_r_out__PS, CYREG_PRT15_PS
.set ir_r_out__SHIFT, 1
.set ir_r_out__SLW, CYREG_PRT15_SLW

/* us_b_isr */
.set us_b_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set us_b_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set us_b_isr__INTC_MASK, 0x200
.set us_b_isr__INTC_NUMBER, 9
.set us_b_isr__INTC_PRIOR_NUM, 7
.set us_b_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set us_b_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set us_b_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* us_f_isr */
.set us_f_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set us_f_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set us_f_isr__INTC_MASK, 0x400
.set us_f_isr__INTC_NUMBER, 10
.set us_f_isr__INTC_PRIOR_NUM, 7
.set us_f_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set us_f_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set us_f_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* us_l_isr */
.set us_l_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set us_l_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set us_l_isr__INTC_MASK, 0x800
.set us_l_isr__INTC_NUMBER, 11
.set us_l_isr__INTC_PRIOR_NUM, 7
.set us_l_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set us_l_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set us_l_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* us_r_isr */
.set us_r_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set us_r_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set us_r_isr__INTC_MASK, 0x1000
.set us_r_isr__INTC_NUMBER, 12
.set us_r_isr__INTC_PRIOR_NUM, 7
.set us_r_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set us_r_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set us_r_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* motor_clk */
.set motor_clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set motor_clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set motor_clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set motor_clk__CFG2_SRC_SEL_MASK, 0x07
.set motor_clk__INDEX, 0x00
.set motor_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set motor_clk__PM_ACT_MSK, 0x01
.set motor_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set motor_clk__PM_STBY_MSK, 0x01

/* us_b_echo */
.set us_b_echo__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set us_b_echo__0__MASK, 0x10
.set us_b_echo__0__PC, CYREG_PRT0_PC4
.set us_b_echo__0__PORT, 0
.set us_b_echo__0__SHIFT, 4
.set us_b_echo__AG, CYREG_PRT0_AG
.set us_b_echo__AMUX, CYREG_PRT0_AMUX
.set us_b_echo__BIE, CYREG_PRT0_BIE
.set us_b_echo__BIT_MASK, CYREG_PRT0_BIT_MASK
.set us_b_echo__BYP, CYREG_PRT0_BYP
.set us_b_echo__CTL, CYREG_PRT0_CTL
.set us_b_echo__DM0, CYREG_PRT0_DM0
.set us_b_echo__DM1, CYREG_PRT0_DM1
.set us_b_echo__DM2, CYREG_PRT0_DM2
.set us_b_echo__DR, CYREG_PRT0_DR
.set us_b_echo__INP_DIS, CYREG_PRT0_INP_DIS
.set us_b_echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set us_b_echo__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set us_b_echo__LCD_EN, CYREG_PRT0_LCD_EN
.set us_b_echo__MASK, 0x10
.set us_b_echo__PORT, 0
.set us_b_echo__PRT, CYREG_PRT0_PRT
.set us_b_echo__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set us_b_echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set us_b_echo__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set us_b_echo__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set us_b_echo__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set us_b_echo__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set us_b_echo__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set us_b_echo__PS, CYREG_PRT0_PS
.set us_b_echo__SHIFT, 4
.set us_b_echo__SLW, CYREG_PRT0_SLW

/* us_f_echo */
.set us_f_echo__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set us_f_echo__0__MASK, 0x04
.set us_f_echo__0__PC, CYREG_PRT12_PC2
.set us_f_echo__0__PORT, 12
.set us_f_echo__0__SHIFT, 2
.set us_f_echo__AG, CYREG_PRT12_AG
.set us_f_echo__BIE, CYREG_PRT12_BIE
.set us_f_echo__BIT_MASK, CYREG_PRT12_BIT_MASK
.set us_f_echo__BYP, CYREG_PRT12_BYP
.set us_f_echo__DM0, CYREG_PRT12_DM0
.set us_f_echo__DM1, CYREG_PRT12_DM1
.set us_f_echo__DM2, CYREG_PRT12_DM2
.set us_f_echo__DR, CYREG_PRT12_DR
.set us_f_echo__INP_DIS, CYREG_PRT12_INP_DIS
.set us_f_echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set us_f_echo__MASK, 0x04
.set us_f_echo__PORT, 12
.set us_f_echo__PRT, CYREG_PRT12_PRT
.set us_f_echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set us_f_echo__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set us_f_echo__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set us_f_echo__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set us_f_echo__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set us_f_echo__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set us_f_echo__PS, CYREG_PRT12_PS
.set us_f_echo__SHIFT, 2
.set us_f_echo__SIO_CFG, CYREG_PRT12_SIO_CFG
.set us_f_echo__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set us_f_echo__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set us_f_echo__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set us_f_echo__SLW, CYREG_PRT12_SLW

/* us_l_echo */
.set us_l_echo__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set us_l_echo__0__MASK, 0x04
.set us_l_echo__0__PC, CYREG_PRT3_PC2
.set us_l_echo__0__PORT, 3
.set us_l_echo__0__SHIFT, 2
.set us_l_echo__AG, CYREG_PRT3_AG
.set us_l_echo__AMUX, CYREG_PRT3_AMUX
.set us_l_echo__BIE, CYREG_PRT3_BIE
.set us_l_echo__BIT_MASK, CYREG_PRT3_BIT_MASK
.set us_l_echo__BYP, CYREG_PRT3_BYP
.set us_l_echo__CTL, CYREG_PRT3_CTL
.set us_l_echo__DM0, CYREG_PRT3_DM0
.set us_l_echo__DM1, CYREG_PRT3_DM1
.set us_l_echo__DM2, CYREG_PRT3_DM2
.set us_l_echo__DR, CYREG_PRT3_DR
.set us_l_echo__INP_DIS, CYREG_PRT3_INP_DIS
.set us_l_echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set us_l_echo__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set us_l_echo__LCD_EN, CYREG_PRT3_LCD_EN
.set us_l_echo__MASK, 0x04
.set us_l_echo__PORT, 3
.set us_l_echo__PRT, CYREG_PRT3_PRT
.set us_l_echo__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set us_l_echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set us_l_echo__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set us_l_echo__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set us_l_echo__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set us_l_echo__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set us_l_echo__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set us_l_echo__PS, CYREG_PRT3_PS
.set us_l_echo__SHIFT, 2
.set us_l_echo__SLW, CYREG_PRT3_SLW

/* us_r_echo */
.set us_r_echo__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set us_r_echo__0__MASK, 0x80
.set us_r_echo__0__PC, CYREG_PRT0_PC7
.set us_r_echo__0__PORT, 0
.set us_r_echo__0__SHIFT, 7
.set us_r_echo__AG, CYREG_PRT0_AG
.set us_r_echo__AMUX, CYREG_PRT0_AMUX
.set us_r_echo__BIE, CYREG_PRT0_BIE
.set us_r_echo__BIT_MASK, CYREG_PRT0_BIT_MASK
.set us_r_echo__BYP, CYREG_PRT0_BYP
.set us_r_echo__CTL, CYREG_PRT0_CTL
.set us_r_echo__DM0, CYREG_PRT0_DM0
.set us_r_echo__DM1, CYREG_PRT0_DM1
.set us_r_echo__DM2, CYREG_PRT0_DM2
.set us_r_echo__DR, CYREG_PRT0_DR
.set us_r_echo__INP_DIS, CYREG_PRT0_INP_DIS
.set us_r_echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set us_r_echo__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set us_r_echo__LCD_EN, CYREG_PRT0_LCD_EN
.set us_r_echo__MASK, 0x80
.set us_r_echo__PORT, 0
.set us_r_echo__PRT, CYREG_PRT0_PRT
.set us_r_echo__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set us_r_echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set us_r_echo__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set us_r_echo__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set us_r_echo__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set us_r_echo__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set us_r_echo__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set us_r_echo__PS, CYREG_PRT0_PS
.set us_r_echo__SHIFT, 7
.set us_r_echo__SLW, CYREG_PRT0_SLW

/* motor_l_en */
.set motor_l_en__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set motor_l_en__0__MASK, 0x04
.set motor_l_en__0__PC, CYREG_PRT1_PC2
.set motor_l_en__0__PORT, 1
.set motor_l_en__0__SHIFT, 2
.set motor_l_en__AG, CYREG_PRT1_AG
.set motor_l_en__AMUX, CYREG_PRT1_AMUX
.set motor_l_en__BIE, CYREG_PRT1_BIE
.set motor_l_en__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor_l_en__BYP, CYREG_PRT1_BYP
.set motor_l_en__CTL, CYREG_PRT1_CTL
.set motor_l_en__DM0, CYREG_PRT1_DM0
.set motor_l_en__DM1, CYREG_PRT1_DM1
.set motor_l_en__DM2, CYREG_PRT1_DM2
.set motor_l_en__DR, CYREG_PRT1_DR
.set motor_l_en__INP_DIS, CYREG_PRT1_INP_DIS
.set motor_l_en__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor_l_en__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor_l_en__LCD_EN, CYREG_PRT1_LCD_EN
.set motor_l_en__MASK, 0x04
.set motor_l_en__PORT, 1
.set motor_l_en__PRT, CYREG_PRT1_PRT
.set motor_l_en__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor_l_en__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor_l_en__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor_l_en__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor_l_en__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor_l_en__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor_l_en__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor_l_en__PS, CYREG_PRT1_PS
.set motor_l_en__SHIFT, 2
.set motor_l_en__SLW, CYREG_PRT1_SLW

/* motor_r_en */
.set motor_r_en__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set motor_r_en__0__MASK, 0x04
.set motor_r_en__0__PC, CYREG_PRT2_PC2
.set motor_r_en__0__PORT, 2
.set motor_r_en__0__SHIFT, 2
.set motor_r_en__AG, CYREG_PRT2_AG
.set motor_r_en__AMUX, CYREG_PRT2_AMUX
.set motor_r_en__BIE, CYREG_PRT2_BIE
.set motor_r_en__BIT_MASK, CYREG_PRT2_BIT_MASK
.set motor_r_en__BYP, CYREG_PRT2_BYP
.set motor_r_en__CTL, CYREG_PRT2_CTL
.set motor_r_en__DM0, CYREG_PRT2_DM0
.set motor_r_en__DM1, CYREG_PRT2_DM1
.set motor_r_en__DM2, CYREG_PRT2_DM2
.set motor_r_en__DR, CYREG_PRT2_DR
.set motor_r_en__INP_DIS, CYREG_PRT2_INP_DIS
.set motor_r_en__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set motor_r_en__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set motor_r_en__LCD_EN, CYREG_PRT2_LCD_EN
.set motor_r_en__MASK, 0x04
.set motor_r_en__PORT, 2
.set motor_r_en__PRT, CYREG_PRT2_PRT
.set motor_r_en__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set motor_r_en__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set motor_r_en__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set motor_r_en__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set motor_r_en__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set motor_r_en__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set motor_r_en__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set motor_r_en__PS, CYREG_PRT2_PS
.set motor_r_en__SHIFT, 2
.set motor_r_en__SLW, CYREG_PRT2_SLW

/* us_b_timer */
.set us_b_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set us_b_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set us_b_timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set us_b_timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set us_b_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set us_b_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set us_b_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set us_b_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set us_b_timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set us_b_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set us_b_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set us_b_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set us_b_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set us_b_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set us_b_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set us_b_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set us_b_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set us_b_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set us_b_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set us_b_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set us_b_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set us_b_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* us_f_timer */
.set us_f_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set us_f_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set us_f_timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set us_f_timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set us_f_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set us_f_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set us_f_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set us_f_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set us_f_timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set us_f_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set us_f_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set us_f_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set us_f_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set us_f_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set us_f_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set us_f_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set us_f_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set us_f_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* us_l_timer */
.set us_l_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set us_l_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set us_l_timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set us_l_timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set us_l_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set us_l_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set us_l_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set us_l_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set us_l_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set us_l_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set us_l_timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set us_l_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set us_l_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set us_l_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set us_l_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set us_l_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set us_l_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set us_l_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set us_l_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set us_l_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* us_r_timer */
.set us_r_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set us_r_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set us_r_timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set us_r_timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set us_r_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set us_r_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set us_r_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set us_r_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set us_r_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set us_r_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set us_r_timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set us_r_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set us_r_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set us_r_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set us_r_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set us_r_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set us_r_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set us_r_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set us_r_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set us_r_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set us_r_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set us_r_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set us_r_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set us_r_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* us_trigger */
.set us_trigger__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set us_trigger__0__MASK, 0x40
.set us_trigger__0__PC, CYREG_PRT0_PC6
.set us_trigger__0__PORT, 0
.set us_trigger__0__SHIFT, 6
.set us_trigger__AG, CYREG_PRT0_AG
.set us_trigger__AMUX, CYREG_PRT0_AMUX
.set us_trigger__BIE, CYREG_PRT0_BIE
.set us_trigger__BIT_MASK, CYREG_PRT0_BIT_MASK
.set us_trigger__BYP, CYREG_PRT0_BYP
.set us_trigger__CTL, CYREG_PRT0_CTL
.set us_trigger__DM0, CYREG_PRT0_DM0
.set us_trigger__DM1, CYREG_PRT0_DM1
.set us_trigger__DM2, CYREG_PRT0_DM2
.set us_trigger__DR, CYREG_PRT0_DR
.set us_trigger__INP_DIS, CYREG_PRT0_INP_DIS
.set us_trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set us_trigger__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set us_trigger__LCD_EN, CYREG_PRT0_LCD_EN
.set us_trigger__MASK, 0x40
.set us_trigger__PORT, 0
.set us_trigger__PRT, CYREG_PRT0_PRT
.set us_trigger__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set us_trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set us_trigger__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set us_trigger__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set us_trigger__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set us_trigger__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set us_trigger__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set us_trigger__PS, CYREG_PRT0_PS
.set us_trigger__SHIFT, 6
.set us_trigger__SLW, CYREG_PRT0_SLW
.set us_trigger_pwm_PWMHW__CAP0, CYREG_TMR3_CAP0
.set us_trigger_pwm_PWMHW__CAP1, CYREG_TMR3_CAP1
.set us_trigger_pwm_PWMHW__CFG0, CYREG_TMR3_CFG0
.set us_trigger_pwm_PWMHW__CFG1, CYREG_TMR3_CFG1
.set us_trigger_pwm_PWMHW__CFG2, CYREG_TMR3_CFG2
.set us_trigger_pwm_PWMHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set us_trigger_pwm_PWMHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set us_trigger_pwm_PWMHW__PER0, CYREG_TMR3_PER0
.set us_trigger_pwm_PWMHW__PER1, CYREG_TMR3_PER1
.set us_trigger_pwm_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set us_trigger_pwm_PWMHW__PM_ACT_MSK, 0x08
.set us_trigger_pwm_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set us_trigger_pwm_PWMHW__PM_STBY_MSK, 0x08
.set us_trigger_pwm_PWMHW__RT0, CYREG_TMR3_RT0
.set us_trigger_pwm_PWMHW__RT1, CYREG_TMR3_RT1
.set us_trigger_pwm_PWMHW__SR0, CYREG_TMR3_SR0

/* ir_side_out */
.set ir_side_out__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set ir_side_out__0__MASK, 0x08
.set ir_side_out__0__PC, CYREG_PRT12_PC3
.set ir_side_out__0__PORT, 12
.set ir_side_out__0__SHIFT, 3
.set ir_side_out__AG, CYREG_PRT12_AG
.set ir_side_out__BIE, CYREG_PRT12_BIE
.set ir_side_out__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ir_side_out__BYP, CYREG_PRT12_BYP
.set ir_side_out__DM0, CYREG_PRT12_DM0
.set ir_side_out__DM1, CYREG_PRT12_DM1
.set ir_side_out__DM2, CYREG_PRT12_DM2
.set ir_side_out__DR, CYREG_PRT12_DR
.set ir_side_out__INP_DIS, CYREG_PRT12_INP_DIS
.set ir_side_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ir_side_out__MASK, 0x08
.set ir_side_out__PORT, 12
.set ir_side_out__PRT, CYREG_PRT12_PRT
.set ir_side_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ir_side_out__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ir_side_out__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ir_side_out__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ir_side_out__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ir_side_out__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ir_side_out__PS, CYREG_PRT12_PS
.set ir_side_out__SHIFT, 3
.set ir_side_out__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ir_side_out__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ir_side_out__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ir_side_out__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ir_side_out__SLW, CYREG_PRT12_SLW

/* motor_l_in1 */
.set motor_l_in1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set motor_l_in1__0__MASK, 0x20
.set motor_l_in1__0__PC, CYREG_PRT1_PC5
.set motor_l_in1__0__PORT, 1
.set motor_l_in1__0__SHIFT, 5
.set motor_l_in1__AG, CYREG_PRT1_AG
.set motor_l_in1__AMUX, CYREG_PRT1_AMUX
.set motor_l_in1__BIE, CYREG_PRT1_BIE
.set motor_l_in1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor_l_in1__BYP, CYREG_PRT1_BYP
.set motor_l_in1__CTL, CYREG_PRT1_CTL
.set motor_l_in1__DM0, CYREG_PRT1_DM0
.set motor_l_in1__DM1, CYREG_PRT1_DM1
.set motor_l_in1__DM2, CYREG_PRT1_DM2
.set motor_l_in1__DR, CYREG_PRT1_DR
.set motor_l_in1__INP_DIS, CYREG_PRT1_INP_DIS
.set motor_l_in1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor_l_in1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor_l_in1__LCD_EN, CYREG_PRT1_LCD_EN
.set motor_l_in1__MASK, 0x20
.set motor_l_in1__PORT, 1
.set motor_l_in1__PRT, CYREG_PRT1_PRT
.set motor_l_in1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor_l_in1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor_l_in1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor_l_in1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor_l_in1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor_l_in1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor_l_in1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor_l_in1__PS, CYREG_PRT1_PS
.set motor_l_in1__SHIFT, 5
.set motor_l_in1__SLW, CYREG_PRT1_SLW

/* motor_l_in2 */
.set motor_l_in2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set motor_l_in2__0__MASK, 0x10
.set motor_l_in2__0__PC, CYREG_PRT1_PC4
.set motor_l_in2__0__PORT, 1
.set motor_l_in2__0__SHIFT, 4
.set motor_l_in2__AG, CYREG_PRT1_AG
.set motor_l_in2__AMUX, CYREG_PRT1_AMUX
.set motor_l_in2__BIE, CYREG_PRT1_BIE
.set motor_l_in2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor_l_in2__BYP, CYREG_PRT1_BYP
.set motor_l_in2__CTL, CYREG_PRT1_CTL
.set motor_l_in2__DM0, CYREG_PRT1_DM0
.set motor_l_in2__DM1, CYREG_PRT1_DM1
.set motor_l_in2__DM2, CYREG_PRT1_DM2
.set motor_l_in2__DR, CYREG_PRT1_DR
.set motor_l_in2__INP_DIS, CYREG_PRT1_INP_DIS
.set motor_l_in2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor_l_in2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor_l_in2__LCD_EN, CYREG_PRT1_LCD_EN
.set motor_l_in2__MASK, 0x10
.set motor_l_in2__PORT, 1
.set motor_l_in2__PRT, CYREG_PRT1_PRT
.set motor_l_in2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor_l_in2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor_l_in2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor_l_in2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor_l_in2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor_l_in2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor_l_in2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor_l_in2__PS, CYREG_PRT1_PS
.set motor_l_in2__SHIFT, 4
.set motor_l_in2__SLW, CYREG_PRT1_SLW

/* motor_l_pwm */
.set motor_l_pwm_PWMHW__CAP0, CYREG_TMR0_CAP0
.set motor_l_pwm_PWMHW__CAP1, CYREG_TMR0_CAP1
.set motor_l_pwm_PWMHW__CFG0, CYREG_TMR0_CFG0
.set motor_l_pwm_PWMHW__CFG1, CYREG_TMR0_CFG1
.set motor_l_pwm_PWMHW__CFG2, CYREG_TMR0_CFG2
.set motor_l_pwm_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set motor_l_pwm_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set motor_l_pwm_PWMHW__PER0, CYREG_TMR0_PER0
.set motor_l_pwm_PWMHW__PER1, CYREG_TMR0_PER1
.set motor_l_pwm_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set motor_l_pwm_PWMHW__PM_ACT_MSK, 0x01
.set motor_l_pwm_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set motor_l_pwm_PWMHW__PM_STBY_MSK, 0x01
.set motor_l_pwm_PWMHW__RT0, CYREG_TMR0_RT0
.set motor_l_pwm_PWMHW__RT1, CYREG_TMR0_RT1
.set motor_l_pwm_PWMHW__SR0, CYREG_TMR0_SR0

/* motor_r_in1 */
.set motor_r_in1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set motor_r_in1__0__MASK, 0x20
.set motor_r_in1__0__PC, CYREG_PRT2_PC5
.set motor_r_in1__0__PORT, 2
.set motor_r_in1__0__SHIFT, 5
.set motor_r_in1__AG, CYREG_PRT2_AG
.set motor_r_in1__AMUX, CYREG_PRT2_AMUX
.set motor_r_in1__BIE, CYREG_PRT2_BIE
.set motor_r_in1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set motor_r_in1__BYP, CYREG_PRT2_BYP
.set motor_r_in1__CTL, CYREG_PRT2_CTL
.set motor_r_in1__DM0, CYREG_PRT2_DM0
.set motor_r_in1__DM1, CYREG_PRT2_DM1
.set motor_r_in1__DM2, CYREG_PRT2_DM2
.set motor_r_in1__DR, CYREG_PRT2_DR
.set motor_r_in1__INP_DIS, CYREG_PRT2_INP_DIS
.set motor_r_in1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set motor_r_in1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set motor_r_in1__LCD_EN, CYREG_PRT2_LCD_EN
.set motor_r_in1__MASK, 0x20
.set motor_r_in1__PORT, 2
.set motor_r_in1__PRT, CYREG_PRT2_PRT
.set motor_r_in1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set motor_r_in1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set motor_r_in1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set motor_r_in1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set motor_r_in1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set motor_r_in1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set motor_r_in1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set motor_r_in1__PS, CYREG_PRT2_PS
.set motor_r_in1__SHIFT, 5
.set motor_r_in1__SLW, CYREG_PRT2_SLW

/* motor_r_in2 */
.set motor_r_in2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set motor_r_in2__0__MASK, 0x10
.set motor_r_in2__0__PC, CYREG_PRT2_PC4
.set motor_r_in2__0__PORT, 2
.set motor_r_in2__0__SHIFT, 4
.set motor_r_in2__AG, CYREG_PRT2_AG
.set motor_r_in2__AMUX, CYREG_PRT2_AMUX
.set motor_r_in2__BIE, CYREG_PRT2_BIE
.set motor_r_in2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set motor_r_in2__BYP, CYREG_PRT2_BYP
.set motor_r_in2__CTL, CYREG_PRT2_CTL
.set motor_r_in2__DM0, CYREG_PRT2_DM0
.set motor_r_in2__DM1, CYREG_PRT2_DM1
.set motor_r_in2__DM2, CYREG_PRT2_DM2
.set motor_r_in2__DR, CYREG_PRT2_DR
.set motor_r_in2__INP_DIS, CYREG_PRT2_INP_DIS
.set motor_r_in2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set motor_r_in2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set motor_r_in2__LCD_EN, CYREG_PRT2_LCD_EN
.set motor_r_in2__MASK, 0x10
.set motor_r_in2__PORT, 2
.set motor_r_in2__PRT, CYREG_PRT2_PRT
.set motor_r_in2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set motor_r_in2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set motor_r_in2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set motor_r_in2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set motor_r_in2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set motor_r_in2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set motor_r_in2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set motor_r_in2__PS, CYREG_PRT2_PS
.set motor_r_in2__SHIFT, 4
.set motor_r_in2__SLW, CYREG_PRT2_SLW

/* motor_r_pwm */
.set motor_r_pwm_PWMHW__CAP0, CYREG_TMR1_CAP0
.set motor_r_pwm_PWMHW__CAP1, CYREG_TMR1_CAP1
.set motor_r_pwm_PWMHW__CFG0, CYREG_TMR1_CFG0
.set motor_r_pwm_PWMHW__CFG1, CYREG_TMR1_CFG1
.set motor_r_pwm_PWMHW__CFG2, CYREG_TMR1_CFG2
.set motor_r_pwm_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set motor_r_pwm_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set motor_r_pwm_PWMHW__PER0, CYREG_TMR1_PER0
.set motor_r_pwm_PWMHW__PER1, CYREG_TMR1_PER1
.set motor_r_pwm_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set motor_r_pwm_PWMHW__PM_ACT_MSK, 0x02
.set motor_r_pwm_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set motor_r_pwm_PWMHW__PM_STBY_MSK, 0x02
.set motor_r_pwm_PWMHW__RT0, CYREG_TMR1_RT0
.set motor_r_pwm_PWMHW__RT1, CYREG_TMR1_RT1
.set motor_r_pwm_PWMHW__SR0, CYREG_TMR1_SR0

/* motor_l_phaseA */
.set motor_l_phaseA__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set motor_l_phaseA__0__MASK, 0x40
.set motor_l_phaseA__0__PC, CYREG_PRT1_PC6
.set motor_l_phaseA__0__PORT, 1
.set motor_l_phaseA__0__SHIFT, 6
.set motor_l_phaseA__AG, CYREG_PRT1_AG
.set motor_l_phaseA__AMUX, CYREG_PRT1_AMUX
.set motor_l_phaseA__BIE, CYREG_PRT1_BIE
.set motor_l_phaseA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor_l_phaseA__BYP, CYREG_PRT1_BYP
.set motor_l_phaseA__CTL, CYREG_PRT1_CTL
.set motor_l_phaseA__DM0, CYREG_PRT1_DM0
.set motor_l_phaseA__DM1, CYREG_PRT1_DM1
.set motor_l_phaseA__DM2, CYREG_PRT1_DM2
.set motor_l_phaseA__DR, CYREG_PRT1_DR
.set motor_l_phaseA__INP_DIS, CYREG_PRT1_INP_DIS
.set motor_l_phaseA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor_l_phaseA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor_l_phaseA__LCD_EN, CYREG_PRT1_LCD_EN
.set motor_l_phaseA__MASK, 0x40
.set motor_l_phaseA__PORT, 1
.set motor_l_phaseA__PRT, CYREG_PRT1_PRT
.set motor_l_phaseA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor_l_phaseA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor_l_phaseA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor_l_phaseA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor_l_phaseA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor_l_phaseA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor_l_phaseA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor_l_phaseA__PS, CYREG_PRT1_PS
.set motor_l_phaseA__SHIFT, 6
.set motor_l_phaseA__SLW, CYREG_PRT1_SLW

/* motor_l_phaseB */
.set motor_l_phaseB__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set motor_l_phaseB__0__MASK, 0x80
.set motor_l_phaseB__0__PC, CYREG_PRT1_PC7
.set motor_l_phaseB__0__PORT, 1
.set motor_l_phaseB__0__SHIFT, 7
.set motor_l_phaseB__AG, CYREG_PRT1_AG
.set motor_l_phaseB__AMUX, CYREG_PRT1_AMUX
.set motor_l_phaseB__BIE, CYREG_PRT1_BIE
.set motor_l_phaseB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set motor_l_phaseB__BYP, CYREG_PRT1_BYP
.set motor_l_phaseB__CTL, CYREG_PRT1_CTL
.set motor_l_phaseB__DM0, CYREG_PRT1_DM0
.set motor_l_phaseB__DM1, CYREG_PRT1_DM1
.set motor_l_phaseB__DM2, CYREG_PRT1_DM2
.set motor_l_phaseB__DR, CYREG_PRT1_DR
.set motor_l_phaseB__INP_DIS, CYREG_PRT1_INP_DIS
.set motor_l_phaseB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set motor_l_phaseB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set motor_l_phaseB__LCD_EN, CYREG_PRT1_LCD_EN
.set motor_l_phaseB__MASK, 0x80
.set motor_l_phaseB__PORT, 1
.set motor_l_phaseB__PRT, CYREG_PRT1_PRT
.set motor_l_phaseB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set motor_l_phaseB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set motor_l_phaseB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set motor_l_phaseB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set motor_l_phaseB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set motor_l_phaseB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set motor_l_phaseB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set motor_l_phaseB__PS, CYREG_PRT1_PS
.set motor_l_phaseB__SHIFT, 7
.set motor_l_phaseB__SLW, CYREG_PRT1_SLW

/* motor_r_phaseA */
.set motor_r_phaseA__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set motor_r_phaseA__0__MASK, 0x04
.set motor_r_phaseA__0__PC, CYREG_IO_PC_PRT15_PC2
.set motor_r_phaseA__0__PORT, 15
.set motor_r_phaseA__0__SHIFT, 2
.set motor_r_phaseA__AG, CYREG_PRT15_AG
.set motor_r_phaseA__AMUX, CYREG_PRT15_AMUX
.set motor_r_phaseA__BIE, CYREG_PRT15_BIE
.set motor_r_phaseA__BIT_MASK, CYREG_PRT15_BIT_MASK
.set motor_r_phaseA__BYP, CYREG_PRT15_BYP
.set motor_r_phaseA__CTL, CYREG_PRT15_CTL
.set motor_r_phaseA__DM0, CYREG_PRT15_DM0
.set motor_r_phaseA__DM1, CYREG_PRT15_DM1
.set motor_r_phaseA__DM2, CYREG_PRT15_DM2
.set motor_r_phaseA__DR, CYREG_PRT15_DR
.set motor_r_phaseA__INP_DIS, CYREG_PRT15_INP_DIS
.set motor_r_phaseA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set motor_r_phaseA__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set motor_r_phaseA__LCD_EN, CYREG_PRT15_LCD_EN
.set motor_r_phaseA__MASK, 0x04
.set motor_r_phaseA__PORT, 15
.set motor_r_phaseA__PRT, CYREG_PRT15_PRT
.set motor_r_phaseA__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set motor_r_phaseA__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set motor_r_phaseA__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set motor_r_phaseA__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set motor_r_phaseA__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set motor_r_phaseA__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set motor_r_phaseA__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set motor_r_phaseA__PS, CYREG_PRT15_PS
.set motor_r_phaseA__SHIFT, 2
.set motor_r_phaseA__SLW, CYREG_PRT15_SLW

/* motor_r_phaseB */
.set motor_r_phaseB__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set motor_r_phaseB__0__MASK, 0x08
.set motor_r_phaseB__0__PC, CYREG_IO_PC_PRT15_PC3
.set motor_r_phaseB__0__PORT, 15
.set motor_r_phaseB__0__SHIFT, 3
.set motor_r_phaseB__AG, CYREG_PRT15_AG
.set motor_r_phaseB__AMUX, CYREG_PRT15_AMUX
.set motor_r_phaseB__BIE, CYREG_PRT15_BIE
.set motor_r_phaseB__BIT_MASK, CYREG_PRT15_BIT_MASK
.set motor_r_phaseB__BYP, CYREG_PRT15_BYP
.set motor_r_phaseB__CTL, CYREG_PRT15_CTL
.set motor_r_phaseB__DM0, CYREG_PRT15_DM0
.set motor_r_phaseB__DM1, CYREG_PRT15_DM1
.set motor_r_phaseB__DM2, CYREG_PRT15_DM2
.set motor_r_phaseB__DR, CYREG_PRT15_DR
.set motor_r_phaseB__INP_DIS, CYREG_PRT15_INP_DIS
.set motor_r_phaseB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set motor_r_phaseB__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set motor_r_phaseB__LCD_EN, CYREG_PRT15_LCD_EN
.set motor_r_phaseB__MASK, 0x08
.set motor_r_phaseB__PORT, 15
.set motor_r_phaseB__PRT, CYREG_PRT15_PRT
.set motor_r_phaseB__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set motor_r_phaseB__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set motor_r_phaseB__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set motor_r_phaseB__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set motor_r_phaseB__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set motor_r_phaseB__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set motor_r_phaseB__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set motor_r_phaseB__PS, CYREG_PRT15_PS
.set motor_r_phaseB__SHIFT, 3
.set motor_r_phaseB__SLW, CYREG_PRT15_SLW

/* color_sensor_s0 */
.set color_sensor_s0__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set color_sensor_s0__0__MASK, 0x80
.set color_sensor_s0__0__PC, CYREG_PRT2_PC7
.set color_sensor_s0__0__PORT, 2
.set color_sensor_s0__0__SHIFT, 7
.set color_sensor_s0__AG, CYREG_PRT2_AG
.set color_sensor_s0__AMUX, CYREG_PRT2_AMUX
.set color_sensor_s0__BIE, CYREG_PRT2_BIE
.set color_sensor_s0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set color_sensor_s0__BYP, CYREG_PRT2_BYP
.set color_sensor_s0__CTL, CYREG_PRT2_CTL
.set color_sensor_s0__DM0, CYREG_PRT2_DM0
.set color_sensor_s0__DM1, CYREG_PRT2_DM1
.set color_sensor_s0__DM2, CYREG_PRT2_DM2
.set color_sensor_s0__DR, CYREG_PRT2_DR
.set color_sensor_s0__INP_DIS, CYREG_PRT2_INP_DIS
.set color_sensor_s0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set color_sensor_s0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set color_sensor_s0__LCD_EN, CYREG_PRT2_LCD_EN
.set color_sensor_s0__MASK, 0x80
.set color_sensor_s0__PORT, 2
.set color_sensor_s0__PRT, CYREG_PRT2_PRT
.set color_sensor_s0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set color_sensor_s0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set color_sensor_s0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set color_sensor_s0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set color_sensor_s0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set color_sensor_s0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set color_sensor_s0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set color_sensor_s0__PS, CYREG_PRT2_PS
.set color_sensor_s0__SHIFT, 7
.set color_sensor_s0__SLW, CYREG_PRT2_SLW

/* color_sensor_s1 */
.set color_sensor_s1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set color_sensor_s1__0__MASK, 0x02
.set color_sensor_s1__0__PC, CYREG_PRT2_PC1
.set color_sensor_s1__0__PORT, 2
.set color_sensor_s1__0__SHIFT, 1
.set color_sensor_s1__AG, CYREG_PRT2_AG
.set color_sensor_s1__AMUX, CYREG_PRT2_AMUX
.set color_sensor_s1__BIE, CYREG_PRT2_BIE
.set color_sensor_s1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set color_sensor_s1__BYP, CYREG_PRT2_BYP
.set color_sensor_s1__CTL, CYREG_PRT2_CTL
.set color_sensor_s1__DM0, CYREG_PRT2_DM0
.set color_sensor_s1__DM1, CYREG_PRT2_DM1
.set color_sensor_s1__DM2, CYREG_PRT2_DM2
.set color_sensor_s1__DR, CYREG_PRT2_DR
.set color_sensor_s1__INP_DIS, CYREG_PRT2_INP_DIS
.set color_sensor_s1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set color_sensor_s1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set color_sensor_s1__LCD_EN, CYREG_PRT2_LCD_EN
.set color_sensor_s1__MASK, 0x02
.set color_sensor_s1__PORT, 2
.set color_sensor_s1__PRT, CYREG_PRT2_PRT
.set color_sensor_s1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set color_sensor_s1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set color_sensor_s1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set color_sensor_s1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set color_sensor_s1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set color_sensor_s1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set color_sensor_s1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set color_sensor_s1__PS, CYREG_PRT2_PS
.set color_sensor_s1__SHIFT, 1
.set color_sensor_s1__SLW, CYREG_PRT2_SLW

/* color_sensor_s2 */
.set color_sensor_s2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set color_sensor_s2__0__MASK, 0x08
.set color_sensor_s2__0__PC, CYREG_PRT2_PC3
.set color_sensor_s2__0__PORT, 2
.set color_sensor_s2__0__SHIFT, 3
.set color_sensor_s2__AG, CYREG_PRT2_AG
.set color_sensor_s2__AMUX, CYREG_PRT2_AMUX
.set color_sensor_s2__BIE, CYREG_PRT2_BIE
.set color_sensor_s2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set color_sensor_s2__BYP, CYREG_PRT2_BYP
.set color_sensor_s2__CTL, CYREG_PRT2_CTL
.set color_sensor_s2__DM0, CYREG_PRT2_DM0
.set color_sensor_s2__DM1, CYREG_PRT2_DM1
.set color_sensor_s2__DM2, CYREG_PRT2_DM2
.set color_sensor_s2__DR, CYREG_PRT2_DR
.set color_sensor_s2__INP_DIS, CYREG_PRT2_INP_DIS
.set color_sensor_s2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set color_sensor_s2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set color_sensor_s2__LCD_EN, CYREG_PRT2_LCD_EN
.set color_sensor_s2__MASK, 0x08
.set color_sensor_s2__PORT, 2
.set color_sensor_s2__PRT, CYREG_PRT2_PRT
.set color_sensor_s2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set color_sensor_s2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set color_sensor_s2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set color_sensor_s2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set color_sensor_s2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set color_sensor_s2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set color_sensor_s2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set color_sensor_s2__PS, CYREG_PRT2_PS
.set color_sensor_s2__SHIFT, 3
.set color_sensor_s2__SLW, CYREG_PRT2_SLW

/* color_sensor_s3 */
.set color_sensor_s3__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set color_sensor_s3__0__MASK, 0x40
.set color_sensor_s3__0__PC, CYREG_PRT2_PC6
.set color_sensor_s3__0__PORT, 2
.set color_sensor_s3__0__SHIFT, 6
.set color_sensor_s3__AG, CYREG_PRT2_AG
.set color_sensor_s3__AMUX, CYREG_PRT2_AMUX
.set color_sensor_s3__BIE, CYREG_PRT2_BIE
.set color_sensor_s3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set color_sensor_s3__BYP, CYREG_PRT2_BYP
.set color_sensor_s3__CTL, CYREG_PRT2_CTL
.set color_sensor_s3__DM0, CYREG_PRT2_DM0
.set color_sensor_s3__DM1, CYREG_PRT2_DM1
.set color_sensor_s3__DM2, CYREG_PRT2_DM2
.set color_sensor_s3__DR, CYREG_PRT2_DR
.set color_sensor_s3__INP_DIS, CYREG_PRT2_INP_DIS
.set color_sensor_s3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set color_sensor_s3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set color_sensor_s3__LCD_EN, CYREG_PRT2_LCD_EN
.set color_sensor_s3__MASK, 0x40
.set color_sensor_s3__PORT, 2
.set color_sensor_s3__PRT, CYREG_PRT2_PRT
.set color_sensor_s3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set color_sensor_s3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set color_sensor_s3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set color_sensor_s3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set color_sensor_s3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set color_sensor_s3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set color_sensor_s3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set color_sensor_s3__PS, CYREG_PRT2_PS
.set color_sensor_s3__SHIFT, 6
.set color_sensor_s3__SLW, CYREG_PRT2_SLW

/* motor_l_quaddec */
.set motor_l_quaddec_bQuadDec_Stsreg__0__MASK, 0x01
.set motor_l_quaddec_bQuadDec_Stsreg__0__POS, 0
.set motor_l_quaddec_bQuadDec_Stsreg__1__MASK, 0x02
.set motor_l_quaddec_bQuadDec_Stsreg__1__POS, 1
.set motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set motor_l_quaddec_bQuadDec_Stsreg__2__MASK, 0x04
.set motor_l_quaddec_bQuadDec_Stsreg__2__POS, 2
.set motor_l_quaddec_bQuadDec_Stsreg__3__MASK, 0x08
.set motor_l_quaddec_bQuadDec_Stsreg__3__POS, 3
.set motor_l_quaddec_bQuadDec_Stsreg__MASK, 0x0F
.set motor_l_quaddec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set motor_l_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set motor_l_quaddec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set motor_l_quaddec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set motor_l_quaddec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set motor_l_quaddec_isr__INTC_MASK, 0x01
.set motor_l_quaddec_isr__INTC_NUMBER, 0
.set motor_l_quaddec_isr__INTC_PRIOR_NUM, 7
.set motor_l_quaddec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set motor_l_quaddec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set motor_l_quaddec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* motor_r_quaddec */
.set motor_r_quaddec_bQuadDec_Stsreg__0__MASK, 0x01
.set motor_r_quaddec_bQuadDec_Stsreg__0__POS, 0
.set motor_r_quaddec_bQuadDec_Stsreg__1__MASK, 0x02
.set motor_r_quaddec_bQuadDec_Stsreg__1__POS, 1
.set motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set motor_r_quaddec_bQuadDec_Stsreg__2__MASK, 0x04
.set motor_r_quaddec_bQuadDec_Stsreg__2__POS, 2
.set motor_r_quaddec_bQuadDec_Stsreg__3__MASK, 0x08
.set motor_r_quaddec_bQuadDec_Stsreg__3__POS, 3
.set motor_r_quaddec_bQuadDec_Stsreg__MASK, 0x0F
.set motor_r_quaddec_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set motor_r_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set motor_r_quaddec_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set motor_r_quaddec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set motor_r_quaddec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set motor_r_quaddec_isr__INTC_MASK, 0x02
.set motor_r_quaddec_isr__INTC_NUMBER, 1
.set motor_r_quaddec_isr__INTC_PRIOR_NUM, 7
.set motor_r_quaddec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set motor_r_quaddec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set motor_r_quaddec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* color_sensor_clk */
.set color_sensor_clk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set color_sensor_clk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set color_sensor_clk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set color_sensor_clk__CFG2_SRC_SEL_MASK, 0x07
.set color_sensor_clk__INDEX, 0x03
.set color_sensor_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set color_sensor_clk__PM_ACT_MSK, 0x08
.set color_sensor_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set color_sensor_clk__PM_STBY_MSK, 0x08

/* color_sensor_led */
.set color_sensor_led__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set color_sensor_led__0__MASK, 0x01
.set color_sensor_led__0__PC, CYREG_PRT2_PC0
.set color_sensor_led__0__PORT, 2
.set color_sensor_led__0__SHIFT, 0
.set color_sensor_led__AG, CYREG_PRT2_AG
.set color_sensor_led__AMUX, CYREG_PRT2_AMUX
.set color_sensor_led__BIE, CYREG_PRT2_BIE
.set color_sensor_led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set color_sensor_led__BYP, CYREG_PRT2_BYP
.set color_sensor_led__CTL, CYREG_PRT2_CTL
.set color_sensor_led__DM0, CYREG_PRT2_DM0
.set color_sensor_led__DM1, CYREG_PRT2_DM1
.set color_sensor_led__DM2, CYREG_PRT2_DM2
.set color_sensor_led__DR, CYREG_PRT2_DR
.set color_sensor_led__INP_DIS, CYREG_PRT2_INP_DIS
.set color_sensor_led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set color_sensor_led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set color_sensor_led__LCD_EN, CYREG_PRT2_LCD_EN
.set color_sensor_led__MASK, 0x01
.set color_sensor_led__PORT, 2
.set color_sensor_led__PRT, CYREG_PRT2_PRT
.set color_sensor_led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set color_sensor_led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set color_sensor_led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set color_sensor_led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set color_sensor_led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set color_sensor_led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set color_sensor_led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set color_sensor_led__PS, CYREG_PRT2_PS
.set color_sensor_led__SHIFT, 0
.set color_sensor_led__SLW, CYREG_PRT2_SLW

/* color_sensor_out */
.set color_sensor_out__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set color_sensor_out__0__MASK, 0x01
.set color_sensor_out__0__PC, CYREG_IO_PC_PRT15_PC0
.set color_sensor_out__0__PORT, 15
.set color_sensor_out__0__SHIFT, 0
.set color_sensor_out__AG, CYREG_PRT15_AG
.set color_sensor_out__AMUX, CYREG_PRT15_AMUX
.set color_sensor_out__BIE, CYREG_PRT15_BIE
.set color_sensor_out__BIT_MASK, CYREG_PRT15_BIT_MASK
.set color_sensor_out__BYP, CYREG_PRT15_BYP
.set color_sensor_out__CTL, CYREG_PRT15_CTL
.set color_sensor_out__DM0, CYREG_PRT15_DM0
.set color_sensor_out__DM1, CYREG_PRT15_DM1
.set color_sensor_out__DM2, CYREG_PRT15_DM2
.set color_sensor_out__DR, CYREG_PRT15_DR
.set color_sensor_out__INP_DIS, CYREG_PRT15_INP_DIS
.set color_sensor_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set color_sensor_out__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set color_sensor_out__LCD_EN, CYREG_PRT15_LCD_EN
.set color_sensor_out__MASK, 0x01
.set color_sensor_out__PORT, 15
.set color_sensor_out__PRT, CYREG_PRT15_PRT
.set color_sensor_out__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set color_sensor_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set color_sensor_out__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set color_sensor_out__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set color_sensor_out__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set color_sensor_out__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set color_sensor_out__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set color_sensor_out__PS, CYREG_PRT15_PS
.set color_sensor_out__SHIFT, 0
.set color_sensor_out__SLW, CYREG_PRT15_SLW

/* color_sensor_pwm */
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__0__POS, 0
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__2__POS, 2
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__3__POS, 3
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* ir_debouncer_clk */
.set ir_debouncer_clk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ir_debouncer_clk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ir_debouncer_clk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ir_debouncer_clk__CFG2_SRC_SEL_MASK, 0x07
.set ir_debouncer_clk__INDEX, 0x04
.set ir_debouncer_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ir_debouncer_clk__PM_ACT_MSK, 0x10
.set ir_debouncer_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ir_debouncer_clk__PM_STBY_MSK, 0x10

/* ir_l_negedge_isr */
.set ir_l_negedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_l_negedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_l_negedge_isr__INTC_MASK, 0x08
.set ir_l_negedge_isr__INTC_NUMBER, 3
.set ir_l_negedge_isr__INTC_PRIOR_NUM, 7
.set ir_l_negedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ir_l_negedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_l_negedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ir_l_posedge_isr */
.set ir_l_posedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_l_posedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_l_posedge_isr__INTC_MASK, 0x10
.set ir_l_posedge_isr__INTC_NUMBER, 4
.set ir_l_posedge_isr__INTC_PRIOR_NUM, 7
.set ir_l_posedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ir_l_posedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_l_posedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ir_r_negedge_isr */
.set ir_r_negedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_r_negedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_r_negedge_isr__INTC_MASK, 0x20
.set ir_r_negedge_isr__INTC_NUMBER, 5
.set ir_r_negedge_isr__INTC_PRIOR_NUM, 7
.set ir_r_negedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set ir_r_negedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_r_negedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ir_r_posedge_isr */
.set ir_r_posedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_r_posedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_r_posedge_isr__INTC_MASK, 0x40
.set ir_r_posedge_isr__INTC_NUMBER, 6
.set ir_r_posedge_isr__INTC_PRIOR_NUM, 7
.set ir_r_posedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set ir_r_posedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_r_posedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* p_controller_isr */
.set p_controller_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set p_controller_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set p_controller_isr__INTC_MASK, 0x80000
.set p_controller_isr__INTC_NUMBER, 19
.set p_controller_isr__INTC_PRIOR_NUM, 7
.set p_controller_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set p_controller_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set p_controller_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* color_sensor_creg */
.set color_sensor_creg_Sync_ctrl_reg__0__MASK, 0x01
.set color_sensor_creg_Sync_ctrl_reg__0__POS, 0
.set color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set color_sensor_creg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set color_sensor_creg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set color_sensor_creg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set color_sensor_creg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set color_sensor_creg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set color_sensor_creg_Sync_ctrl_reg__MASK, 0x01
.set color_sensor_creg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set color_sensor_creg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set color_sensor_creg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* color_sensor_ready */
.set color_sensor_ready__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set color_sensor_ready__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set color_sensor_ready__INTC_MASK, 0x04
.set color_sensor_ready__INTC_NUMBER, 2
.set color_sensor_ready__INTC_PRIOR_NUM, 7
.set color_sensor_ready__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set color_sensor_ready__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set color_sensor_ready__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* p_controller_timer */
.set p_controller_timer_TimerHW__CAP0, CYREG_TMR2_CAP0
.set p_controller_timer_TimerHW__CAP1, CYREG_TMR2_CAP1
.set p_controller_timer_TimerHW__CFG0, CYREG_TMR2_CFG0
.set p_controller_timer_TimerHW__CFG1, CYREG_TMR2_CFG1
.set p_controller_timer_TimerHW__CFG2, CYREG_TMR2_CFG2
.set p_controller_timer_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set p_controller_timer_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set p_controller_timer_TimerHW__PER0, CYREG_TMR2_PER0
.set p_controller_timer_TimerHW__PER1, CYREG_TMR2_PER1
.set p_controller_timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set p_controller_timer_TimerHW__PM_ACT_MSK, 0x04
.set p_controller_timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set p_controller_timer_TimerHW__PM_STBY_MSK, 0x04
.set p_controller_timer_TimerHW__RT0, CYREG_TMR2_RT0
.set p_controller_timer_TimerHW__RT1, CYREG_TMR2_RT1
.set p_controller_timer_TimerHW__SR0, CYREG_TMR2_SR0

/* ir_side_negedge_isr */
.set ir_side_negedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_side_negedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_side_negedge_isr__INTC_MASK, 0x80
.set ir_side_negedge_isr__INTC_NUMBER, 7
.set ir_side_negedge_isr__INTC_PRIOR_NUM, 7
.set ir_side_negedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set ir_side_negedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_side_negedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ir_side_posedge_isr */
.set ir_side_posedge_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ir_side_posedge_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ir_side_posedge_isr__INTC_MASK, 0x100
.set ir_side_posedge_isr__INTC_NUMBER, 8
.set ir_side_posedge_isr__INTC_PRIOR_NUM, 7
.set ir_side_posedge_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set ir_side_posedge_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ir_side_posedge_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* color_sensor_counter */
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB08_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB08_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB08_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB08_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB08_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB08_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB09_A0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB09_A1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB09_D0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB09_D1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB09_F0
.set color_sensor_counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB09_F1
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00001FFF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
