
---------- Begin Simulation Statistics ----------
final_tick                               1340312391000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 478361                       # Simulator instruction rate (inst/s)
host_mem_usage                                4614668                       # Number of bytes of host memory used
host_op_rate                                   828848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2717.61                       # Real time elapsed on the host
host_tick_rate                               42886092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116548                       # Number of seconds simulated
sim_ticks                                116547843750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       744878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1488463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2755                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321780                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       317995                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318328                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          333                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        321952                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590428                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9614308                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2755                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28904758                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       354827                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157623                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    233047074                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.699904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.868805                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    153900683     66.04%     66.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     13924341      5.97%     72.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7588750      3.26%     75.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7163241      3.07%     78.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6714297      2.88%     81.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5978223      2.57%     83.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4529775      1.94%     85.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4343006      1.86%     87.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28904758     12.40%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    233047074                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997073                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683004                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764676                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398671     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723818     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823110     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719300     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804496      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157623                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246912                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.932383                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.932383                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    154818924                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396593941                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       20968197                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50410994                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7764                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6889742                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107876295                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28521058                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            321952                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25388495                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           207696868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250422544                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15528                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001381                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25391055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       317995                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.074334                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    233095687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.702252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.094390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      171324577     73.50%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5025455      2.16%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3655779      1.57%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2034127      0.87%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2098005      0.90%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3540861      1.52%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3451571      1.48%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4179935      1.79%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37785377     16.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    233095687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547730875                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337348464                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2785                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318612                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.738255                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          145143823                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28521058                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      17089225                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107889821                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           83                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28538431                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396509584                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    116622765                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        17060                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    405179639                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       462519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     36322558                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7764                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     37180141                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1278163                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6873046                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3447                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       125135                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        56195                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3447                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       442434514                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396410286                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628676                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       278148166                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.700633                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396419891                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      303475305                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230500                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.072521                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.072521                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1355      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85441457     21.09%     21.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          106      0.00%     21.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44999851     11.11%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858501      1.20%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71745066     17.71%     51.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52843347     13.04%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     16525679      4.08%     68.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679276      0.66%     68.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    100106379     24.71%     93.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25844478      6.38%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    405196706                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     373178048                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    742706622                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363182885                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363536187                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           5089927                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.012562                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           114      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        52328      1.03%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      1.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       128997      2.53%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        69910      1.37%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1303906     25.62%     30.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       134235      2.64%     33.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3346914     65.76%     98.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        53523      1.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     37107230                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    305876246                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33227401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33328740                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396509584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       405196706                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       351909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         3849                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       291899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    233095687                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.738328                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.433713                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    130555433     56.01%     56.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     16848489      7.23%     63.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     16858601      7.23%     70.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12857523      5.52%     75.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     14570381      6.25%     82.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12792286      5.49%     87.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13570632      5.82%     93.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7947036      3.41%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7095306      3.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    233095687                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.738328                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25388495                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2410235                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1031533                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107889821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28538431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     151993373                       # number of misc regfile reads
system.switch_cpus_1.numCycles              233095687                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      57952842                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      7662994                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       24059127                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     38212118                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        22713                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978870038                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396546388                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377299121                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        53973370                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     50900259                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7764                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     97102518                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         343046                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547877929                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286096427                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        42390531                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          600630612                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793073604                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3750862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       169232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7492905                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         169232                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3417620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       231915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6835169                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         231915                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             507746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       253397                       # Transaction distribution
system.membus.trans_dist::CleanEvict           491481                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235839                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        507746                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2232048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2232048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2232048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     63806848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     63806848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63806848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            743585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  743585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              743585                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2667879500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4107452000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1340312391000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3092976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1031027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3316062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8819                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           649067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          649067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3092976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11243746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11243767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    281595648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              281596544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          605053                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23880384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4355915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4186683     96.11%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 169232      3.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4355915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4404355500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5617463500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       324494                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324494                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       324494                       # number of overall hits
system.l2.overall_hits::total                  324494                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3417542                       # number of demand (read+write) misses
system.l2.demand_misses::total                3417549                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3417542                       # number of overall misses
system.l2.overall_misses::total               3417549                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       740000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 170795299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     170796039000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       740000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 170795299000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    170796039000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3742036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3742043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3742036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3742043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 105714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 49976.064376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 49976.178542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 105714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 49976.064376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 49976.178542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373131                       # number of writebacks
system.l2.writebacks::total                    373131                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3417542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3417549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3417542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3417549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 136619879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 136620549000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 136619879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 136620549000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913284                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95714.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 39976.064376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39976.178542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95714.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 39976.064376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39976.178542                       # average overall mshr miss latency
system.l2.replacements                         373138                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657896                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3044403                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3044403                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         8740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8740                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         8819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1305500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1305500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16525.316456                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16525.316456                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       276018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                276018                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373049                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  29864298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29864298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       649067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            649067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.574747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80054.625532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80054.625532                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26133808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26133808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.574747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70054.625532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70054.625532                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        48476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3044493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3044500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       740000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 140931001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 140931741000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3092969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3092976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 105714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 46290.466426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 46290.603055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3044493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3044500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 110486071000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 110486741000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95714.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 36290.466426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 36290.603055                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.688569                       # Cycle average of tags in use
system.l2.tags.total_refs                     1035422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    661980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.564129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.688569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995774                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          873                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60601143                       # Number of tag accesses
system.l2.tags.data_accesses                 60601143                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2673964                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2673964                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2673964                       # number of overall hits
system.l3.overall_hits::total                 2673964                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       743578                       # number of demand (read+write) misses
system.l3.demand_misses::total                 743585                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       743578                       # number of overall misses
system.l3.overall_misses::total                743585                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       628000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82273117500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      82273745500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       628000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82273117500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     82273745500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3417542                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3417549                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3417542                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3417549                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.217577                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.217578                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.217577                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.217578                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89714.285714                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 110644.905444                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 110644.708406                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89714.285714                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 110644.905444                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 110644.708406                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              253397                       # number of writebacks
system.l3.writebacks::total                    253397                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       743578                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            743585                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       743578                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           743585                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       544000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  73350181500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  73350725500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       544000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  73350181500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  73350725500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.217577                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.217578                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.217577                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.217578                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77714.285714                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 98644.905444                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 98644.708406                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77714.285714                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 98644.905444                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 98644.708406                       # average overall mshr miss latency
system.l3.replacements                         910319                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373131                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373131                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373131                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373131                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        66474                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         66474                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           79                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   79                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       137210                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                137210                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       235839                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              235839                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22179432000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22179432000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373049                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373049                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.632193                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.632193                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94044.801750                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 94044.801750                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       235839                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         235839                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19349364000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19349364000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.632193                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.632193                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82044.801750                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82044.801750                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2536754                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2536754                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       507739                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           507746                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       628000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  60093685500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  60094313500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3044493                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3044500                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.166773                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.166775                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89714.285714                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 118355.465111                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 118355.070252                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       507739                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       507746                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       544000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  54000817500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  54001361500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.166773                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.166775                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77714.285714                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 106355.465111                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 106355.070252                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                     9757217                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    975855                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      9.998634                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1422.956926                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     28676.685329                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2759.241898                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.125813                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32676.990035                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.021713                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.437571                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.042103                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.498611                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4984                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24479                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        35751                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 110273023                       # Number of tag accesses
system.l3.tags.data_accesses                110273023                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3044500                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       626528                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3701332                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              79                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373049                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373049                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3044500                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10252797                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    242603520                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          910319                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16217408                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4327947                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.053585                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.225198                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4096032     94.64%     94.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 231915      5.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4327947                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3790715500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5126363000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     47588992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47589440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16217408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16217408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       743578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              743585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       253397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             253397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    408321514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             408325358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139148074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139148074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139148074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    408321514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            547473432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    253397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    743463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000310334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1581437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             238569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      743585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     253397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    743585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   253397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            48742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15092                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  28727428500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3717350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42667491000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38639.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57389.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    90647                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  167465                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                743585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               253397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  379111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  213885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  111224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       738724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.361759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.673968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.940612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       655140     88.69%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44467      6.02%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19432      2.63%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10508      1.42%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4747      0.64%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2438      0.33%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1338      0.18%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          491      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       738724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.974901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.135497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.101302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             90      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3718     24.49%     25.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5375     35.41%     60.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          3035     19.99%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1426      9.39%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           707      4.66%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          291      1.92%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          203      1.34%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          110      0.72%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           65      0.43%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           49      0.32%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           38      0.25%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           24      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           14      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            6      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.691041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.658551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.065018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10414     68.60%     68.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      0.62%     69.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3790     24.97%     94.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              749      4.93%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              101      0.67%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47582080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16215680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47589440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16217408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       408.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    408.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116561475000                       # Total gap between requests
system.mem_ctrls.avgGap                     116914.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     47581632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16215680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3843.914958744142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 408258363.853256583214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139133247.585286200047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       743578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       253397                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       255000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  42667236000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2823024124750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36428.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     57380.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11140716.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    25.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2644941600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1405804620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2659671420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          660256920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9199931520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47726970960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4563238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        68860815600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.837320                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10074104250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3891680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102582059500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2629576320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1397652960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2648704380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          662334480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9199931520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47561246310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4702796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        68802242130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.334749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10394948750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3891680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 102261215000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380408617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25388486                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489450902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380408617                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653799                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25388486                       # number of overall hits
system.cpu.icache.overall_hits::total      1489450902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total         24343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       964500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       964500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       964500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       964500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25388495                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489475245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25388495                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489475245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 107166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    39.621246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 107166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    39.621246                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       751500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       751500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       751500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       751500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 107357.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 107357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107357.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380408617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25388486                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489450902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       964500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       964500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25388495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489475245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 107166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    39.621246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       751500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       751500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 107357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.981995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489475243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61192.031675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.373779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.608217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957925321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957925321                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391678483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    124949359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543044402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391678483                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416560                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    124949359                       # number of overall hits
system.cpu.dcache.overall_hits::total       543044402                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4534685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27586675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264949                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787041                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4534685                       # number of overall misses
system.cpu.dcache.overall_misses::total      27586675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34928879000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 205455683844                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 240384562844                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34928879000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 205455683844                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 240384562844                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129484044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570631077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129484044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570631077                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44379.999263                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 45307.597737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8713.792541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44379.999263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 45307.597737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8713.792541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46511282                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1302797                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.701097                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16182958                       # number of writebacks
system.cpu.dcache.writebacks::total          16182958                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       783830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       783830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       783830                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       783830                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3750855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4537896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3750855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4537896                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  34141838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 181913114344                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 216054952344                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  34141838000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 181913114344                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 216054952344                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.028968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007952                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.028968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007952                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43379.999263                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48499.106029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47611.261330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43379.999263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48499.106029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47611.261330                       # average overall mshr miss latency
system.cpu.dcache.replacements               26783384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284827744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97125009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       402851545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6896241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3876799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11403674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  28007619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 169109436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 197117055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101001808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414255219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44411.844271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 43620.893423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17285.398986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       783830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       783830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3092969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3723603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27376985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 146224752500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 173601737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43411.844271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 47276.501155                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46621.978095                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106850739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27824350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140192857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       657886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16183001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6921260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  36346247844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  43267507844                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44251.599992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 55247.030403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2673.639323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       657886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       814293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6764853000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  35688361844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42453214844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43251.599992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 54247.030403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52135.060530                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569849895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26783896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.275840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   412.490469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    55.025162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    44.476169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.107471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.086868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2309308204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2309308204                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1340312391000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753153500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 261559237500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
