0.6
2018.3
Dec  7 2018
00:33:28
D:/study/Digital logic experiment/Ex1/Ex_1_27/lqyproject_1.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
D:/study/Digital logic experiment/Ex1/Ex_1_27/lqyproject_1.srcs/sim_1/new/Ex_1_sim.v,1572916290,verilog,,,,Ex_1_sim,,,,,,,,
D:/study/Digital logic experiment/Ex1/Ex_1_27/lqyproject_1.srcs/sources_1/new/Ex_1.v,1572915064,verilog,,D:/study/Digital logic experiment/Ex1/Ex_1_27/lqyproject_1.srcs/sim_1/new/Ex_1_sim.v,,Ex_1,,,,,,,,
