INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_XMIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_MX_XMIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_RCVR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_UART_RCVR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sim_1/new/WF_XMIT_SCTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WF_XMIT_SCTB
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sim_1/new/WF_XMIT_SCTB.sv:38]
WARNING: [VRFC 10-3824] variable 'random_number' must explicitly be declared as automatic or static [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sim_1/new/WF_XMIT_SCTB.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WimpFi_Transmitter
INFO: [VRFC 10-2458] undeclared symbol urdy, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:34]
INFO: [VRFC 10-2458] undeclared symbol uvalid, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:34]
INFO: [VRFC 10-2458] undeclared symbol error_uart_rcvr, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:34]
INFO: [VRFC 10-2458] undeclared symbol mx_br_en, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:45]
INFO: [VRFC 10-2458] undeclared symbol mx_br_en_8x, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:45]
INFO: [VRFC 10-2458] undeclared symbol xrdy, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:45]
INFO: [VRFC 10-2458] undeclared symbol data_transmitting, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sim_1/new/clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc_lookup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_lookup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsafe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsafe_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mem2p_sw_sr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p_sw_sr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_data_constructor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_data_constructor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_TL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_xmit_TL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_shreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_xmit_shreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rate_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sh_reg_uart_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_reg_uart_rcvr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_rcvr_TL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rcvr_TL
INFO: [VRFC 10-2458] undeclared symbol baud_st, assumed default net type wire [C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_rcvr_TL.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/xmit_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xmit_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natha/Desktop/GitHub Repositories/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sim_1/new/WimpFi_Simulation_TL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WimpFi_Simulation_TL
