module test_tb_tb();
reg [127:0] in;
wire [127:0] out;

test_tb tb(
.in(in),
.out(out)
);

initial begin

in=128'h2B7E151628AED2A6ABF7158809CF4F3C;
#5 $finish
end

endmodule 