INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s rakshith/OneDrive/Documents/vivado projects/project_1/project_1.srcs/sources_1/new/logic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s rakshith/OneDrive/Documents/vivado projects/project_1/project_1.srcs/sim_1/new/allgates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allgates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s rakshith/OneDrive/Documents/vivado projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
