{"vcs1":{"timestamp_begin":1748197242.838644220, "rt":7.01, "ut":7.15, "st":0.26}}
{"vcselab":{"timestamp_begin":1748197249.902104007, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748197250.127942335, "rt":0.28, "ut":0.21, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748197242.482507980}
{"VCS_COMP_START_TIME": 1748197242.482507980}
{"VCS_COMP_END_TIME": 1748197250.495413483}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 456696}}
{"vcselab": {"peak_mem": 161900}}
