/*
 * s32v344 pinctrl driver based on imx pinmux and pinconf core
 *
 * Copyright 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2017-2018 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-s32.h"

enum s32_pins {
	S32V344_MSCR_PA_00 =  0,
	S32V344_MSCR_PA_01 =  1,
	S32V344_MSCR_PA_02 =  2,
	S32V344_MSCR_PA_03 =  3,
	S32V344_MSCR_PA_04 =  4,
	S32V344_MSCR_PA_05 =  5,
	S32V344_MSCR_PA_06 =  6,
	S32V344_MSCR_PA_07 =  7,
	S32V344_MSCR_PA_08 =  8,
	S32V344_MSCR_PA_09 =  9,
	S32V344_MSCR_PA_10 =  10,
	S32V344_MSCR_PA_11 =  11,
	S32V344_MSCR_PA_12 =  12,
	S32V344_MSCR_PA_13 =  13,
	S32V344_MSCR_PA_14 =  14,
	S32V344_MSCR_PA_15 =  15,
	S32V344_MSCR_PB_00 =  16,
	S32V344_MSCR_PB_01 =  17,
	S32V344_MSCR_PB_02 =  18,
	S32V344_MSCR_PB_03 =  19,
	S32V344_MSCR_PB_04 =  20,
	S32V344_MSCR_PB_05 =  21,
	S32V344_MSCR_PB_06 =  22,
	S32V344_MSCR_PB_07 =  23,
	S32V344_MSCR_PB_08 =  24,
	S32V344_MSCR_PB_09 =  25,
	S32V344_MSCR_PB_10 =  26,
	S32V344_MSCR_PB_11 =  27,
	S32V344_MSCR_PB_12 =  28,
	S32V344_MSCR_PB_13 =  29,
	S32V344_MSCR_PB_14 =  30,
	S32V344_MSCR_PB_15 =  31,
	S32V344_MSCR_PC_00 =  32,
	S32V344_MSCR_PC_01 =  33,
	S32V344_MSCR_PC_02 =  34,
	S32V344_MSCR_PC_03 =  35,
	S32V344_MSCR_PC_04 =  36,
	S32V344_MSCR_PC_05 =  37,
	S32V344_MSCR_PC_06 =  38,
	S32V344_MSCR_PC_07 =  39,
	S32V344_MSCR_PC_08 =  40,
	S32V344_MSCR_PC_09 =  41,
	S32V344_MSCR_PC_10 =  42,
	S32V344_MSCR_PC_11 =  43,
	S32V344_MSCR_PC_12 =  44,
	S32V344_MSCR_PC_13 =  45,
	S32V344_MSCR_PC_14 =  46,
	S32V344_MSCR_PC_15 =  47,
	S32V344_MSCR_PD_00 =  48,
	S32V344_MSCR_PD_01 =  49,
	S32V344_MSCR_PD_02 =  50,
	S32V344_MSCR_PD_03 =  51,
	S32V344_MSCR_PD_04 =  52,
	S32V344_MSCR_PD_05 =  53,
	S32V344_MSCR_PD_06 =  54,
	S32V344_MSCR_PD_07 =  55,
	S32V344_MSCR_PD_08 =  56,
	S32V344_MSCR_PD_09 =  57,
	S32V344_MSCR_PD_10 =  58,
	S32V344_MSCR_PD_11 =  59,
	S32V344_MSCR_PD_12 =  60,
	S32V344_MSCR_PD_13 =  61,
	S32V344_MSCR_PD_15 =  63,
	S32V344_MSCR_PE_00 =  64,
	S32V344_MSCR_PE_01 =  65,
	S32V344_MSCR_PE_02 =  66,
	S32V344_MSCR_PE_03 =  67,
	S32V344_MSCR_PE_04 =  68,
	S32V344_MSCR_PE_05 =  69,
	S32V344_MSCR_PE_06 =  70,
	S32V344_MSCR_PE_07 =  71,
	S32V344_MSCR_PE_08 =  72,
	S32V344_MSCR_PE_09 =  73,
	S32V344_MSCR_PE_10 =  74,
	S32V344_MSCR_PE_11 =  75,
	S32V344_MSCR_PE_12 =  76,
	S32V344_MSCR_PE_13 =  77,
	S32V344_MSCR_PF_01 =  81,
	S32V344_MSCR_PF_02 =  82,
	S32V344_MSCR_PF_03 =  83,
	S32V344_MSCR_PF_04 =  84,
	S32V344_MSCR_PF_05 =  85,
	S32V344_MSCR_PF_06 =  86,
	S32V344_MSCR_PF_07 =  87,
	S32V344_MSCR_PF_08 =  88,
	S32V344_MSCR_PF_09 =  89,
	S32V344_MSCR_PF_10 =  90,
	S32V344_MSCR_PF_11 =  91,
	S32V344_MSCR_PF_12 =  92,
	S32V344_MSCR_PF_13 =  93,
	S32V344_MSCR_PF_14 =  94,
	S32V344_MSCR_PF_15 =  95,
	S32V344_MSCR_PG_00 =  96,
	S32V344_MSCR_PG_01 =  97,
	S32V344_MSCR_PG_02 =  98,
	S32V344_MSCR_PG_03 =  99,
	S32V344_MSCR_PG_04 =  100,
	S32V344_MSCR_PG_05 =  101,
	S32V344_MSCR_PG_09 =  105,
	S32V344_MSCR_PG_10 =  106,
	S32V344_MSCR_PG_11 =  107,
	S32V344_MSCR_PG_12 =  108,
	S32V344_MSCR_PG_13 =  109,
	S32V344_MSCR_PG_14 =  110,
	S32V344_MSCR_PG_15 =  111,
	S32V344_MSCR_PH_00 =  112,
	S32V344_MSCR_PH_01 =  113,
	S32V344_MSCR_PH_02 =  114,
	S32V344_MSCR_PH_03 =  115,
	S32V344_MSCR_PH_04 =  116,
	S32V344_MSCR_PH_05 =  117,
	S32V344_MSCR_PH_06 =  118,
	S32V344_MSCR_PH_07 =  119,
	S32V344_MSCR_PH_08 =  120,
	S32V344_MSCR_PH_09 =  121,
	S32V344_MSCR_PH_10 =  122,
	S32V344_MSCR_PH_11 =  123,
	S32V344_MSCR_PH_12 =  124,
	S32V344_MSCR_PH_13 =  125,
	S32V344_MSCR_PH_14 =  126,
	S32V344_MSCR_PH_15 =  127,
	S32V344_MSCR_PJ_00 =  128,
	S32V344_MSCR_PJ_01 =  129,
	S32V344_MSCR_PJ_02 =  130,
	S32V344_MSCR_PJ_03 =  131,
	S32V344_MSCR_PJ_04 =  132,
	S32V344_MSCR_PJ_05 =  133,
	S32V344_MSCR_PJ_06 =  134,
	S32V344_MSCR_PJ_07 =  135,
	S32V344_MSCR_PJ_08 =  136,
	S32V344_MSCR_PJ_09 =  137,
	S32V344_MSCR_PJ_10 =  138,
	S32V344_MSCR_PJ_11 =  139,
	S32V344_MSCR_PJ_12 =  140,
	S32V344_MSCR_PJ_13 =  141,
	S32V344_MSCR_PJ_14 =  142,
	S32V344_MSCR_PJ_15 =  143,

	S32V344_IMCR_QSPI_A_DATA0 = 540,
	S32V344_IMCR_QSPI_A_DATA1 = 541,
	S32V344_IMCR_QSPI_A_DATA2 = 542,
	S32V344_IMCR_QSPI_A_DATA3 = 543,
	S32V344_IMCR_QSPI_A_DATA4 = 544,
	S32V344_IMCR_QSPI_A_DATA5 = 545,
	S32V344_IMCR_QSPI_A_DATA6 = 546,
	S32V344_IMCR_QSPI_A_DATA7 = 547,
	S32V344_IMCR_QSPI_DQS_A = 548,
	S32V344_IMCR_QSPI_B_DATA0 = 552,
	S32V344_IMCR_QSPI_B_DATA1 = 554,
	S32V344_IMCR_QSPI_B_DATA2 = 551,
	S32V344_IMCR_QSPI_B_DATA3 = 553,
	S32V344_IMCR_QSPI_B_DATA4 = 557,
	S32V344_IMCR_QSPI_B_DATA5 = 550,
	S32V344_IMCR_QSPI_B_DATA6 = 556,
	S32V344_IMCR_QSPI_B_DATA7 = 555,
	S32V344_IMCR_QSPI_DQS_B = 558,
	S32V344_IMCR_BOOT_BOOTMOD0 = 560,
	S32V344_IMCR_BOOT_BOOTMOD1 = 561,
	S32V344_IMCR_FlexRay0_A_RX = 575,
	S32V344_IMCR_FlexRay0_B_RX = 576,
	S32V344_IMCR_FlexTimer0_CH0 = 577,
	S32V344_IMCR_FlexTimer1_CH0 = 587,
	S32V344_IMCR_FlexTimer0_CH1 = 578,
	S32V344_IMCR_FlexTimer1_CH1 = 586,
	S32V344_IMCR_FlexTimer0_CH2 = 579,
	S32V344_IMCR_FlexTimer1_CH2 = 588,
	S32V344_IMCR_FlexTimer0_CH3 = 580,
	S32V344_IMCR_FlexTimer1_CH3 = 585,
	S32V344_IMCR_FlexTimer0_CH4 = 581,
	S32V344_IMCR_FlexTimer1_CH4 = 589,
	S32V344_IMCR_FlexTimer0_CH5 = 582,
	S32V344_IMCR_FlexTimer1_CH5 = 590,
	S32V344_IMCR_FlexTimer0_EXTCLK = 583,
	S32V344_IMCR_FlexTimer1_EXTCLK = 584,
	S32V344_IMCR_I2C0_SCL = 566,
	S32V344_IMCR_I2C0_SDA = 565,
	S32V344_IMCR_I2C1_SCL = 600,
	S32V344_IMCR_I2C1_SDA = 601,
	S32V344_IMCR_I2C2_SCL = 602,
	S32V344_IMCR_I2C2_SDA = 603,
	S32V344_IMCR_I2C3_SCL = 604,
	S32V344_IMCR_I2C3_SDA = 605,
	S32V344_IMCR_I2C4_SCL = 607,
	S32V344_IMCR_I2C4_SDA = 606,
	S32V344_IMCR_LIN0_RX = 512,
	S32V344_IMCR_LIN1_RX = 608,
	S32V344_IMCR_DSPI0_PCS0 = 563,
	S32V344_IMCR_DSPI0_SCK = 561,
	S32V344_IMCR_DSPI0_SIN = 562,
	S32V344_IMCR_DSPI1_PCS0 = 566,
	S32V344_IMCR_DSPI1_SCK = 564,
	S32V344_IMCR_DSPI1_SIN = 565,
	S32V344_IMCR_DSPI2_PCS0 = 568,
	S32V344_IMCR_DSPI2_SCK = 567,
	S32V344_IMCR_DSPI2_SIN = 569,
	S32V344_IMCR_DSPI3_PCS0 = 570,
	S32V344_IMCR_DSPI3_SCK = 651,
	S32V344_IMCR_DSPI3_SIN = 571,
	S32V344_IMCR_USDHC_CMD = 515,
	S32V344_IMCR_USDHC_DAT0 = 516,
	S32V344_IMCR_USDHC_DAT1 = 517,
	S32V344_IMCR_USDHC_DAT2 = 520,
	S32V344_IMCR_USDHC_DAT3 = 521,
	S32V344_IMCR_USDHC_DAT4 = 522,
	S32V344_IMCR_USDHC_DAT5 = 523,
	S32V344_IMCR_USDHC_DAT6 = 519,
	S32V344_IMCR_USDHC_DAT7 = 518,
	S32V344_IMCR_USDHC_DQS = 524,
	S32V344_IMCR_CAN0_RXD = 513,
	S32V344_IMCR_CAN1_RXD = 572,
	S32V344_IMCR_CAN2_RXD = 573,
	S32V344_IMCR_CAN3_RXD = 574,
	/* GMAC0 */
	S32V344_IMCR_Ethernet_MDIO = 527,
	S32V344_IMCR_Ethernet_CRS = 526,
	S32V344_IMCR_Ethernet_COL = 525,
	S32V344_IMCR_Ethernet_RX_D0 = 531,
	S32V344_IMCR_Ethernet_RX_D1 = 532,
	S32V344_IMCR_Ethernet_RX_D2 = 533,
	S32V344_IMCR_Ethernet_RX_D3 = 534,
	S32V344_IMCR_Ethernet_RX_ER = 528,
	S32V344_IMCR_Ethernet_RX_CLK = 529,
	S32V344_IMCR_Ethernet_RX_DV = 530,
	S32V344_IMCR_Ethernet_TX_CLK = 538,
	S32V344_IMCR_Ethernet_REF_CLK = 535,

	S32V344_IMCR_SIUL_EIRQ0 = 628,
	S32V344_IMCR_SIUL_EIRQ1 = 629,
	S32V344_IMCR_SIUL_EIRQ2 = 630,
	S32V344_IMCR_SIUL_EIRQ3 = 631,
	S32V344_IMCR_SIUL_EIRQ4 = 632,
	S32V344_IMCR_SIUL_EIRQ5 = 637,
	S32V344_IMCR_SIUL_EIRQ6 = 638,
	S32V344_IMCR_SIUL_EIRQ7 = 639,
	S32V344_IMCR_SIUL_EIRQ8 = 640,
	S32V344_IMCR_SIUL_EIRQ9 = 633,
	S32V344_IMCR_SIUL_EIRQ10 = 634,
	S32V344_IMCR_SIUL_EIRQ11 = 635,
	S32V344_IMCR_SIUL_EIRQ12 = 636,
	S32V344_IMCR_SIUL_EIRQ13 = 621,
	S32V344_IMCR_SIUL_EIRQ14 = 622,
	S32V344_IMCR_SIUL_EIRQ15 = 623,
	S32V344_IMCR_SIUL_EIRQ16 = 624,
	S32V344_IMCR_SIUL_EIRQ17 = 625,
	S32V344_IMCR_SIUL_EIRQ18 = 626,
	S32V344_IMCR_SIUL_EIRQ19 = 627,
	S32V344_IMCR_SIUL_EIRQ20 = 618,
	S32V344_IMCR_SIUL_EIRQ21 = 619,
	S32V344_IMCR_SIUL_EIRQ22 = 620,
	S32V344_IMCR_SIUL_EIRQ23 = 609,
	S32V344_IMCR_SIUL_EIRQ24 = 610,
	S32V344_IMCR_SIUL_EIRQ25 = 611,
	S32V344_IMCR_SIUL_EIRQ26 = 612,
	S32V344_IMCR_SIUL_EIRQ27 = 613,
	S32V344_IMCR_SIUL_EIRQ28 = 614,
	S32V344_IMCR_SIUL_EIRQ29 = 615,
	S32V344_IMCR_SIUL_EIRQ30 = 616,
	S32V344_IMCR_SIUL_EIRQ31 = 617,
};

/* Pad names for the pinmux subsystem */
static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2_0[] = {
	S32_PINCTRL_PIN(S32V344_MSCR_PA_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PA_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PB_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PC_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PD_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PE_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PF_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_05),

	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA0),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA1),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA2),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA3),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA4),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA5),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA6),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_A_DATA7),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_DQS_A),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA0),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA1),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA2),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA3),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA4),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA5),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA6),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_B_DATA7),
	S32_PINCTRL_PIN(S32V344_IMCR_QSPI_DQS_B),

	S32_PINCTRL_PIN(S32V344_IMCR_I2C0_SCL),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C0_SDA),

	S32_PINCTRL_PIN(S32V344_IMCR_LIN0_RX),

	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_CMD),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT0),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT1),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT2),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT3),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT4),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT5),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT6),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DAT7),
	S32_PINCTRL_PIN(S32V344_IMCR_USDHC_DQS),
	S32_PINCTRL_PIN(S32V344_IMCR_CAN0_RXD),

	/* GMAC0 */
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_MDIO),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_CRS),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_COL),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_D0),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_D1),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_D2),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_D3),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_ER),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_CLK),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_RX_DV),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_TX_CLK),
	S32_PINCTRL_PIN(S32V344_IMCR_Ethernet_REF_CLK),

};


static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2_1[] = {
	S32_PINCTRL_PIN(S32V344_MSCR_PG_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PG_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PH_15),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_00),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_01),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_02),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_03),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_04),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_05),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_06),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_07),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_08),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_09),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_10),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_11),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_12),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_13),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_14),
	S32_PINCTRL_PIN(S32V344_MSCR_PJ_15),

	S32_PINCTRL_PIN(S32V344_IMCR_FlexRay0_A_RX),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexRay0_B_RX),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH0),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH0),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH1),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH1),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH2),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH2),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH3),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH3),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH4),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH4),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_CH5),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_CH5),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer0_EXTCLK),
	S32_PINCTRL_PIN(S32V344_IMCR_FlexTimer1_EXTCLK),

	S32_PINCTRL_PIN(S32V344_IMCR_I2C1_SCL),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C1_SDA),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C2_SCL),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C2_SDA),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C3_SCL),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C3_SDA),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C4_SCL),
	S32_PINCTRL_PIN(S32V344_IMCR_I2C4_SDA),

	S32_PINCTRL_PIN(S32V344_IMCR_LIN1_RX),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI0_PCS0),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI0_SCK),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI0_SIN),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI1_PCS0),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI1_SCK),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI1_SIN),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI2_PCS0),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI2_SCK),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI2_SIN),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI3_PCS0),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI3_SCK),
	S32_PINCTRL_PIN(S32V344_IMCR_DSPI3_SIN),
	S32_PINCTRL_PIN(S32V344_IMCR_CAN1_RXD),
	S32_PINCTRL_PIN(S32V344_IMCR_CAN2_RXD),
	S32_PINCTRL_PIN(S32V344_IMCR_CAN3_RXD),

	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ0),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ1),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ2),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ3),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ4),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ5),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ6),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ7),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ8),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ9),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ10),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ11),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ12),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ13),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ14),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ15),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ16),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ17),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ18),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ19),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ20),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ21),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ22),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ23),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ24),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ25),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ26),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ27),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ28),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ29),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ30),
	S32_PINCTRL_PIN(S32V344_IMCR_SIUL_EIRQ31),
};

static struct s32_pinctrl_soc_info s32_pinctrl_info_0 = {
	.pins = s32_pinctrl_pads_siul2_0,
	.npins = ARRAY_SIZE(s32_pinctrl_pads_siul2_0),
};

static struct s32_pinctrl_soc_info s32_pinctrl_info_1 = {
	.pins = s32_pinctrl_pads_siul2_1,
	.npins = ARRAY_SIZE(s32_pinctrl_pads_siul2_1),
};

static const struct of_device_id s32_pinctrl_of_match[] = {
	{
		.compatible = "fsl,s32v344-siul2_0-pinctrl",
		.data = (void *) &s32_pinctrl_info_0,
	},
	{
		.compatible = "fsl,s32v344-siul2_1-pinctrl",
		.data = (void *) &s32_pinctrl_info_1,
	},
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, s32_pinctrl_of_match);

static int s32v344_pinctrl_probe(struct platform_device *pdev)
{
	const struct of_device_id *of_id =
		of_match_device(s32_pinctrl_of_match, &pdev->dev);

	if (!of_id)
		return -ENODEV;

	return s32_pinctrl_probe(pdev, (struct s32_pinctrl_soc_info *)
								of_id->data);
}

static struct platform_driver s32v344_pinctrl_driver = {
	.driver = {
		.name = "s32v344-siul2-pinctrl",
		.owner = THIS_MODULE,
		.of_match_table = s32_pinctrl_of_match,
	},
	.probe = s32v344_pinctrl_probe,
	.remove = s32_pinctrl_remove,
};

module_platform_driver(s32v344_pinctrl_driver);

MODULE_AUTHOR("Matthew Nunez <matthew.nunez@nxp.com>");
MODULE_DESCRIPTION("NXP S32V344 pinctrl driver");
MODULE_LICENSE("GPL v2");
