<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='421' ll='424' type='llvm::VNInfo * llvm::LiveRange::getVNInfoBefore(llvm::SlotIndex Idx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='418'>/// getVNInfoBefore - Return the VNInfo that is live up to but not
    /// necessarilly including Idx, or NULL. Use this to find the reaching def
    /// used by an instruction at this SlotIndex position.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller13markValueUsedEPN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1341' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1348' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='419' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='434' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='866' u='c' c='_ZNK4llvm13LiveIntervals10hasPHIKillERKNS_12LiveIntervalEPKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1155' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1347' u='c' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1901' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2906' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1111' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='117' u='c' c='_ZN4llvm19InsertPointAnalysis22computeLastInsertPointERKNS_12LiveIntervalERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1472' u='c' c='_ZN4llvm11SplitEditor17forceRecomputeVNIERKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='279' u='c' c='_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='444' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='451' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
