# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.036/*         0.065/*         rx_div/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.041/*         0.062/*         data_sync/dut1/\enable_sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.046/*         0.061/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.061/*         0.063/*         async_fifo/dut4/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.081/*         0.064/*         tx_div/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.694    0.083/*         0.059/*         tx_div/\counter_reg[0] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.086/*         0.052/*         async_fifo/dut5/\q2_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.694    0.087/*         0.059/*         tx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.087/*         0.059/*         tx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.087/*         0.059/*         tx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.087/*         0.059/*         tx_div/\counter_reg[4] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.088/*         0.052/*         async_fifo/dut5/\q2_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.088/*         0.052/*         async_fifo/dut5/\q2_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.694    0.088/*         0.059/*         tx_div/\counter_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.089/*         0.062/*         register_file/\reg_file_reg[10][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.089/*         0.052/*         async_fifo/dut5/\q2_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.694    0.090/*         0.059/*         tx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.091/*         0.059/*         tx_div/\counter_reg[3] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.092/*         0.053/*         async_fifo/dut5/\q2_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.724    0.095/*         0.057/*         q2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.096/*         0.062/*         register_file/\reg_file_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.098/*         0.049/*         register_file/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.099/*         0.062/*         register_file/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.099/*         0.061/*         register_file/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.099/*         0.062/*         register_file/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.101/*         0.061/*         register_file/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.105/*         0.054/*         data_sync/dut3/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.105/*         0.059/*         pulse_gen/q_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.124    0.105/*         0.051/*         alu/\alu_out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.105/*         0.054/*         data_sync/dut3/\sync_bus_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.680    0.106/*         0.060/*         rx_div/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.107/*         0.054/*         data_sync/dut3/\sync_bus_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.680    0.107/*         0.060/*         rx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.107/*         0.060/*         rx_div/\counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.107/*         0.054/*         data_sync/dut3/\sync_bus_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.680    0.107/*         0.060/*         rx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.108/*         0.060/*         rx_div/\counter_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.108/*         0.054/*         data_sync/dut3/\sync_bus_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.680    0.108/*         0.060/*         rx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.108/*         0.060/*         rx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.108/*         0.060/*         rx_div/\counter_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.108/*         0.054/*         data_sync/dut3/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.109/*         0.054/*         async_fifo/dut4/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.111/*         0.056/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.112/*         0.060/*         async_fifo/dut5/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.113/*         0.061/*         register_file/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.114/*         0.060/*         async_fifo/dut5/\q1_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.111    0.114/*         0.062/*         alu/\alu_out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.114/*         0.054/*         data_sync/dut3/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.115/*         0.060/*         async_fifo/dut5/\q2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.124    0.115/*         0.052/*         alu/\alu_out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.115/*         0.054/*         data_sync/dut1/\enable_sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.115/*         0.060/*         async_fifo/dut5/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.116/*         0.052/*         register_file/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.117/*         0.060/*         async_fifo/dut5/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.117/*         0.054/*         async_fifo/dut4/\q2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.118/*         0.054/*         async_fifo/dut4/\q2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.118/*         0.053/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.118/*         0.054/*         async_fifo/dut4/\q2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.118/*         0.061/*         register_file/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    0.118/*         0.061/*         uart_RX/dut1/\edge_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.119/*         0.061/*         async_fifo/dut2/\fifo_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.119/*         0.061/*         register_file/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.119/*         0.061/*         async_fifo/dut2/\fifo_reg[7][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.120/*         0.061/*         alu/\alu_out_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.120/*         0.061/*         alu/\alu_out_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.120/*         0.062/*         register_file/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.121/*         0.061/*         register_file/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.121/*         0.060/*         async_fifo/dut2/\fifo_reg[10][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.121/*         0.061/*         alu/\alu_out_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.121/*         0.055/*         async_fifo/dut4/\q2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.122/*         0.060/*         q1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.122/*         0.061/*         async_fifo/dut2/\fifo_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.122/*         0.064/*         q2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.123/*         0.061/*         async_fifo/dut2/\fifo_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.123/*         0.060/*         async_fifo/dut5/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.123/*         0.061/*         async_fifo/dut2/\fifo_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.123/*         0.061/*         register_file/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.123/*         0.061/*         data_sync/dut2/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.123/*         0.060/*         async_fifo/dut5/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.123/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.123/*         0.064/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.123/*         0.061/*         register_file/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.123/*         0.060/*         async_fifo/dut5/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.124/*         0.061/*         async_fifo/dut4/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.124/*         0.061/*         async_fifo/dut2/\fifo_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.124/*         0.060/*         async_fifo/dut5/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.124/*         0.062/*         register_file/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.124/*         0.061/*         async_fifo/dut2/\fifo_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.124/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.124/*         0.055/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.125/*         0.061/*         async_fifo/dut4/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.125/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.125/*         0.061/*         alu/\alu_out_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.125/*         0.060/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.125/*         0.061/*         UART_tx/uut2/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.125/*         0.062/*         register_file/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    0.125/*         0.060/*         async_fifo/dut2/\fifo_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.125/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.125/*         0.061/*         async_fifo/dut4/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.125/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.110    0.125/*         0.065/*         alu/\alu_out_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.125/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.126/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.126/*         0.061/*         alu/\alu_out_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.127/*         0.055/*         data_sync/dut2/q_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.127/*         0.061/*         async_fifo/dut2/\fifo_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.127/*         0.061/*         async_fifo/dut2/\fifo_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.127/*         0.060/*         async_fifo/dut2/\fifo_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.127/*         0.060/*         async_fifo/dut2/\fifo_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.127/*         0.064/*         sys_ctrl/\current_state_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.127/*         0.061/*         alu/\alu_out_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.127/*         0.060/*         async_fifo/dut2/\fifo_reg[11][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.127/*         0.061/*         alu/\alu_out_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.127/*         0.061/*         async_fifo/dut4/\q2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.127/*         0.061/*         alu/\alu_out_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.127/*         0.060/*         async_fifo/dut2/\fifo_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.127/*         0.060/*         async_fifo/dut2/\fifo_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.128/*         0.060/*         async_fifo/dut2/\fifo_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.128/*         0.062/*         register_file/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.128/*         0.055/*         async_fifo/dut4/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.128/*         0.059/*         UART_tx/uut1/\parallel_data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.128/*         0.061/*         register_file/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.128/*         0.061/*         data_sync/dut3/\sync_bus_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.128/*         0.061/*         alu/\alu_out_reg[12] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.729    0.128/*         0.060/*         UART_tx/uut1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.128/*         0.061/*         async_fifo/dut4/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[1][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.128/*         0.061/*         alu/\alu_out_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.129/*         0.062/*         register_file/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.129/*         0.061/*         register_file/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.129/*         0.061/*         uart_RX/dut0/\sampled_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.130/*         0.052/*         register_file/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.130/*         0.061/*         register_file/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.130/*         0.060/*         register_file/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.131/*         0.062/*         register_file/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.131/*         0.054/*         data_sync/dut3/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.131/*         0.061/*         register_file/\rddata_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.131/*         0.061/*         async_fifo/dut4/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.131/*         0.062/*         register_file/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.131/*         0.061/*         register_file/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.131/*         0.061/*         register_file/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.131/*         0.062/*         register_file/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.131/*         0.061/*         register_file/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.131/*         0.061/*         register_file/\rddata_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.131/*         0.062/*         register_file/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.132/*         0.061/*         register_file/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.132/*         0.061/*         register_file/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.132/*         0.061/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.132/*         0.061/*         register_file/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.132/*         0.048/*         register_file/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.048/*         register_file/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.132/*         0.061/*         register_file/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.133/*         0.062/*         uart_RX/dut3/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.133/*         0.061/*         register_file/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.133/*         0.061/*         register_file/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.133/*         0.061/*         register_file/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.133/*         0.062/*         data_sync/dut1/\enable_sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.133/*         0.062/*         register_file/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.133/*         0.062/*         async_fifo/dut4/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.133/*         0.065/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.133/*         0.061/*         register_file/\reg_file_reg[6][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.113    0.133/*         0.062/*         alu/out_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.134/*         0.059/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.134/*         0.062/*         register_file/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.134/*         0.062/*         uart_RX/dut1/\data_bit_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.134/*         0.062/*         register_file/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.134/*         0.061/*         register_file/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.134/*         0.061/*         register_file/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.134/*         0.061/*         register_file/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.134/*         0.062/*         register_file/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.134/*         0.061/*         register_file/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.135/*         0.061/*         register_file/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.135/*         0.061/*         register_file/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.135/*         0.062/*         async_fifo/dut4/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.135/*         0.050/*         register_file/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.135/*         0.061/*         register_file/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.135/*         0.064/*         UART_tx/uut1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.135/*         0.061/*         register_file/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.136/*         0.061/*         register_file/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.136/*         0.062/*         register_file/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.136/*         0.062/*         register_file/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.136/*         0.055/*         async_fifo/dut4/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.136/*         0.062/*         register_file/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.136/*         0.064/*         sys_ctrl/\address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.136/*         0.061/*         register_file/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.137/*         0.062/*         register_file/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.137/*         0.061/*         register_file/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.137/*         0.062/*         register_file/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.137/*         0.062/*         register_file/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.137/*         0.062/*         register_file/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.137/*         0.061/*         register_file/\rddata_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.138/*         0.061/*         register_file/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.138/*         0.062/*         register_file/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.138/*         0.062/*         register_file/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.138/*         0.061/*         register_file/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.138/*         0.062/*         register_file/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.139/*         0.061/*         register_file/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.139/*         0.061/*         register_file/\rddata_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.139/*         0.061/*         register_file/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.139/*         0.061/*         async_fifo/dut2/\fifo_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.139/*         0.062/*         register_file/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.139/*         0.061/*         register_file/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.139/*         0.062/*         register_file/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.140/*         0.062/*         register_file/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.140/*         0.061/*         register_file/rddata_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.140/*         0.061/*         register_file/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.140/*         0.062/*         register_file/\reg_file_reg[14][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.113    0.140/*         0.062/*         alu/\alu_out_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.140/*         0.061/*         register_file/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.140/*         0.061/*         async_fifo/dut2/\fifo_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.141/*         0.061/*         async_fifo/dut2/\fifo_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.141/*         0.062/*         register_file/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.141/*         0.062/*         register_file/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.141/*         0.062/*         register_file/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.141/*         0.062/*         register_file/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.141/*         0.061/*         register_file/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.142/*         0.062/*         register_file/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.142/*         0.061/*         register_file/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.142/*         0.056/*         async_fifo/dut4/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.142/*         0.055/*         async_fifo/dut4/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.142/*         0.062/*         register_file/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.142/*         0.061/*         async_fifo/dut2/\fifo_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.143/*         0.062/*         rx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.143/*         0.062/*         register_file/\rddata_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.143/*         0.061/*         async_fifo/dut2/\fifo_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.144/*         0.062/*         rx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.144/*         0.062/*         rx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.145/*         0.062/*         register_file/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.146/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.146/*         0.062/*         register_file/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.147/*         0.061/*         async_fifo/dut2/\fifo_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.147/*         0.062/*         register_file/\reg_file_reg[12][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.147/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.148/*         0.061/*         async_fifo/dut2/\fifo_reg[4][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.148/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.148/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.736    0.148/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.148/*         0.062/*         register_file/\rddata_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.148/*         0.061/*         async_fifo/dut2/\fifo_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.148/*         0.061/*         register_file/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.149/*         0.066/*         sys_ctrl/\address_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.149/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.149/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.149/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.697    */0.150         */0.084         pulse_gen/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.150/*         0.062/*         register_file/\rddata_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.150/*         0.063/*         rx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.150/*         0.062/*         async_fifo/dut3/\rd_ptr_reg[3] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.704    0.151/*         0.056/*         uart_RX/dut6/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.151/*         0.063/*         rx_div/\counter_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.737    0.151/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.152/*         0.063/*         uart_RX/dut1/\data_bit_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.153/*         0.048/*         register_file/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.153/*         0.063/*         register_file/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.153/*         0.065/*         register_file/\reg_file_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.154/*         0.061/*         register_file/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    0.154/*         0.061/*         register_file/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.155/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.155/*         0.063/*         rx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.155/*         0.063/*         async_fifo/dut3/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.155/*         0.067/*         UART_tx/uut1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.155/*         0.063/*         rx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.155/*         0.062/*         async_fifo/dut2/\fifo_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.156/*         0.063/*         uart_RX/dut1/\edge_counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.156/*         0.063/*         async_fifo/dut3/\rd_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.157/*         0.063/*         async_fifo/dut1/\wr_ptr_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.736    0.157/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.158/*         0.063/*         async_fifo/dut1/\wr_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.159/*         0.060/*         async_fifo/dut5/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.160/*         0.060/*         sys_ctrl/\address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.162/*         0.065/*         data_sync/dut3/\sync_bus_reg[7] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.705    0.163/*         0.052/*         uart_RX/dut1/\data_bit_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.163/*         0.063/*         tx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.163/*         0.064/*         uart_RX/dut2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.163/*         0.064/*         UART_tx/uut1/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.164/*         0.064/*         data_sync/dut3/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.164/*         0.050/*         register_file/\reg_file_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.164/*         0.064/*         UART_tx/uut0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.165/*         0.064/*         uart_RX/dut0/\sampled_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.166/*         0.064/*         uart_RX/dut1/\edge_counter_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.706    */0.167         */0.083         UART_tx/uut1/\counter_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.703    0.167/*         0.053/*         uart_RX/dut1/\data_bit_counter_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.736    0.168/*         0.052/*         UART_tx/uut2/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.168/*         0.053/*         async_fifo/dut4/\q2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.169/*         0.064/*         data_sync/dut3/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.169/*         0.064/*         tx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.169/*         0.064/*         tx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.170/*         0.065/*         uart_RX/dut1/\edge_counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.170/*         0.048/*         register_file/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.171/*         0.071/*         sys_ctrl/\address_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.734    0.171/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.171/*         0.064/*         tx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.172/*         0.064/*         tx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.173/*         0.064/*         async_fifo/dut1/\w_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.173/*         0.061/*         sys_ctrl/\address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.174/*         0.051/*         register_file/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.175/*         0.064/*         async_fifo/dut1/\w_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.175/*         0.050/*         register_file/\reg_file_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.175/*         0.033/*         register_file/\reg_file_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.176/*         0.061/*         register_file/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.176/*         0.065/*         data_sync/dut3/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.177/*         0.052/*         async_fifo/dut2/\fifo_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.177/*         0.060/*         async_fifo/dut4/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.178/*         0.061/*         register_file/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.178/*         0.052/*         async_fifo/dut2/\fifo_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.178/*         0.052/*         async_fifo/dut2/\fifo_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.178/*         0.052/*         async_fifo/dut2/\fifo_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.178/*         0.052/*         async_fifo/dut2/\fifo_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.179/*         0.065/*         data_sync/dut3/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.179/*         0.064/*         uart_RX/dut6/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[6][3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.729    0.179/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.179/*         0.064/*         register_file/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.181/*         0.061/*         register_file/\rddata_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.181/*         0.053/*         async_fifo/dut2/\fifo_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.182/*         0.050/*         register_file/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.182/*         0.052/*         register_file/\reg_file_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.182/*         0.065/*         tx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.182/*         0.052/*         register_file/\reg_file_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.182/*         0.066/*         uart_RX/dut1/\edge_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.182/*         0.052/*         register_file/\reg_file_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.182/*         0.061/*         register_file/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[10][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.704    0.182/*         0.053/*         uart_RX/dut3/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.183/*         0.052/*         register_file/\reg_file_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.183/*         0.052/*         register_file/\reg_file_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.183/*         0.052/*         register_file/\reg_file_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.183/*         0.048/*         register_file/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.183/*         0.052/*         register_file/\reg_file_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.183/*         0.066/*         data_sync/dut3/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.183/*         0.065/*         async_fifo/dut1/\w_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.183/*         0.052/*         register_file/\reg_file_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.184/*         0.052/*         register_file/\reg_file_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[2][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.184/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.184/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.184/*         0.052/*         register_file/\reg_file_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.185/*         0.052/*         register_file/\reg_file_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.185/*         0.054/*         register_file/\reg_file_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.185/*         0.052/*         register_file/\reg_file_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.185/*         0.053/*         register_file/\reg_file_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.185/*         0.052/*         register_file/\reg_file_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.185/*         0.052/*         register_file/\reg_file_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.185/*         0.053/*         async_fifo/dut2/\fifo_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.185/*         0.052/*         register_file/\reg_file_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.185/*         0.053/*         async_fifo/dut2/\fifo_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.185/*         0.052/*         register_file/\reg_file_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.185/*         0.053/*         register_file/\reg_file_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.185/*         0.052/*         register_file/\reg_file_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.185/*         0.052/*         register_file/\reg_file_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.185/*         0.052/*         register_file/\reg_file_reg[4][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.185/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.185/*         0.065/*         register_file/\reg_file_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.186/*         0.053/*         register_file/\reg_file_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.186/*         0.054/*         register_file/\reg_file_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.186/*         0.066/*         register_file/\reg_file_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.186/*         0.053/*         register_file/\reg_file_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.187/*         0.053/*         register_file/\reg_file_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.187/*         0.033/*         register_file/\reg_file_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.187/*         0.052/*         register_file/\reg_file_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.187/*         0.054/*         register_file/\reg_file_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.187/*         0.053/*         register_file/\reg_file_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.187/*         0.052/*         register_file/\reg_file_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.187/*         0.065/*         data_sync/dut3/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.187/*         0.052/*         register_file/\rddata_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.187/*         0.052/*         register_file/\rddata_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.187/*         0.054/*         register_file/\reg_file_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.187/*         0.054/*         register_file/\reg_file_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.188/*         0.052/*         register_file/\reg_file_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.188/*         0.052/*         register_file/\reg_file_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.188/*         0.052/*         register_file/\reg_file_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.188/*         0.052/*         register_file/\reg_file_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.188/*         0.052/*         register_file/\reg_file_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.188/*         0.054/*         register_file/\reg_file_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.188/*         0.052/*         register_file/\reg_file_reg[5][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.392    0.188/*         0.051/*         alu/\alu_out_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.188/*         0.054/*         register_file/\reg_file_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.188/*         0.053/*         register_file/\reg_file_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.188/*         0.053/*         register_file/\reg_file_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.188/*         0.054/*         register_file/\reg_file_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.188/*         0.051/*         register_file/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.188/*         0.052/*         register_file/\reg_file_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.188/*         0.052/*         register_file/\reg_file_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.188/*         0.053/*         register_file/\reg_file_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.188/*         0.053/*         register_file/\reg_file_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.188/*         0.053/*         register_file/\reg_file_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.189/*         0.052/*         async_fifo/dut2/\fifo_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.189/*         0.061/*         register_file/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.189/*         0.052/*         register_file/\reg_file_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.189/*         0.052/*         register_file/\reg_file_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.189/*         0.053/*         async_fifo/dut2/\fifo_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.189/*         0.052/*         register_file/rddata_valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.189/*         0.052/*         register_file/\reg_file_reg[8][5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.189/*         0.052/*         alu/\alu_out_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.189/*         0.053/*         register_file/\reg_file_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.189/*         0.054/*         register_file/\reg_file_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.189/*         0.066/*         tx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.189/*         0.054/*         register_file/\reg_file_reg[12][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.670    */0.189         */0.086         uart_RX/dut2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    */0.189         */0.112         uart_RX/dut1/\data_bit_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.189/*         0.054/*         register_file/\reg_file_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.190/*         0.061/*         register_file/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.190/*         0.052/*         register_file/\reg_file_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.190/*         0.052/*         register_file/\reg_file_reg[4][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.709    0.190/*         0.052/*         uart_RX/dut0/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.190/*         0.054/*         register_file/\reg_file_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.190/*         0.053/*         register_file/\reg_file_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.190/*         0.054/*         register_file/\reg_file_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.190/*         0.053/*         register_file/\reg_file_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.191/*         0.052/*         register_file/\reg_file_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.191/*         0.061/*         register_file/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.191/*         0.054/*         register_file/\reg_file_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.191/*         0.052/*         register_file/\reg_file_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.191/*         0.054/*         register_file/\reg_file_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.191/*         0.054/*         register_file/\reg_file_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.191/*         0.054/*         register_file/\rddata_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.191/*         0.052/*         register_file/\reg_file_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.191/*         0.053/*         register_file/\reg_file_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.192/*         0.054/*         register_file/\reg_file_reg[12][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.709    0.192/*         0.052/*         uart_RX/dut0/\sampled_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.192/*         0.053/*         register_file/\reg_file_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.192/*         0.053/*         register_file/\reg_file_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.192/*         0.052/*         register_file/\reg_file_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.192/*         0.066/*         uart_RX/dut2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.192/*         0.055/*         register_file/\reg_file_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.192/*         0.054/*         register_file/\reg_file_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.192/*         0.054/*         register_file/\reg_file_reg[14][4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.192/*         0.052/*         alu/\alu_out_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.192/*         0.054/*         register_file/\reg_file_reg[13][6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.392    0.193/*         0.052/*         alu/\alu_out_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.193/*         0.054/*         register_file/\reg_file_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.193/*         0.052/*         register_file/\reg_file_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.193/*         0.053/*         register_file/\reg_file_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.193/*         0.060/*         uart_RX/dut3/\p_data_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.194/*         0.052/*         alu/\alu_out_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.194/*         0.053/*         register_file/\reg_file_reg[12][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.194/*         0.053/*         alu/\alu_out_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.194/*         0.067/*         register_file/\reg_file_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.195/*         0.053/*         register_file/\reg_file_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.195/*         0.054/*         register_file/\reg_file_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.195/*         0.052/*         register_file/\rddata_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.195/*         0.054/*         register_file/\reg_file_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.195/*         0.055/*         register_file/\reg_file_reg[13][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.705    0.196/*         0.054/*         uart_RX/dut3/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.196/*         0.061/*         uart_RX/dut3/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.196/*         0.054/*         register_file/\reg_file_reg[13][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.196/*         0.052/*         alu/\alu_out_reg[9] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.698    */0.196         */0.086         UART_tx/uut0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.197/*         0.053/*         register_file/\reg_file_reg[11][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.197/*         0.052/*         alu/\alu_out_reg[11] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.707    0.197/*         0.054/*         uart_RX/dut0/\sampled_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.197/*         0.060/*         uart_RX/dut3/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.197/*         0.064/*         sys_ctrl/\address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.197/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.197/*         0.060/*         uart_RX/dut3/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.198/*         0.055/*         register_file/\reg_file_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.198/*         0.067/*         register_file/\reg_file_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.198/*         0.052/*         async_fifo/dut1/\w_address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.198/*         0.052/*         register_file/\rddata_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.199/*         0.052/*         register_file/\rddata_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.199/*         0.055/*         register_file/\reg_file_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.199/*         0.054/*         sys_ctrl/\address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.199/*         0.053/*         register_file/\reg_file_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    */0.199         */0.084         data_sync/dut1/\enable_sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.199/*         0.054/*         register_file/\reg_file_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    */0.199         */0.085         data_sync/dut2/out_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.702    0.199/*         0.054/*         uart_RX/dut3/\p_data_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.390    0.200/*         0.053/*         alu/\alu_out_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.200/*         0.052/*         alu/\alu_out_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.705    0.200/*         0.055/*         uart_RX/dut0/\sampled_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.200/*         0.061/*         uart_RX/dut3/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.200/*         0.054/*         register_file/\reg_file_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.201/*         0.052/*         register_file/\rddata_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.202/*         0.065/*         uart_RX/dut4/parity_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.202/*         0.062/*         register_file/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.202/*         0.054/*         register_file/\reg_file_reg[9][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.391    0.202/*         0.052/*         alu/\alu_out_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.202/*         0.034/*         register_file/\reg_file_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.202/*         0.061/*         register_file/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.302    0.202/*         0.059/*         rx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.203/*         0.035/*         register_file/\reg_file_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.203/*         0.052/*         register_file/\rddata_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.203/*         0.063/*         async_fifo/dut3/\rd_address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.203/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.204/*         0.053/*         register_file/\reg_file_reg[11][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    */0.204         */0.084         UART_tx/uut0/\current_state_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.204/*         0.057/*         UART_tx/uut1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.204/*         0.062/*         uart_RX/dut0/\sampled_data_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.707    0.204/*         0.052/*         uart_RX/dut3/\p_data_reg[7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.702    0.204/*         0.055/*         uart_RX/dut3/\p_data_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.388    0.205/*         0.053/*         alu/\alu_out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.295    0.205/*         0.059/*         tx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.205/*         0.061/*         uart_RX/dut3/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.206/*         0.054/*         register_file/\reg_file_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.207/*         0.034/*         register_file/\reg_file_reg[0][6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.387    0.207/*         0.056/*         alu/\alu_out_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.388    0.207/*         0.054/*         alu/\alu_out_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.702    0.208/*         0.055/*         uart_RX/dut3/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.208/*         0.068/*         sys_ctrl/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.208/*         0.052/*         rx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.209/*         0.034/*         register_file/\reg_file_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.209/*         0.052/*         rx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.210/*         0.052/*         rx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.211/*         0.054/*         register_file/\reg_file_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.212/*         0.052/*         async_fifo/dut2/\fifo_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.212/*         0.039/*         register_file/\reg_file_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.213/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.213/*         0.034/*         register_file/\reg_file_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.214/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    */0.215         */0.082         async_fifo/dut1/\w_address_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.701    0.215/*         0.056/*         uart_RX/dut3/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.215/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.703    0.216/*         0.055/*         uart_RX/dut3/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.216/*         0.052/*         rx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.216/*         0.039/*         register_file/\reg_file_reg[0][5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.387    0.216/*         0.056/*         alu/\alu_out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.217/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.710    0.218/*         0.052/*         uart_RX/dut1/\data_bit_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.220/*         0.052/*         rx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.221/*         0.052/*         rx_div/\counter_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.734    0.222/*         0.052/*         UART_tx/uut0/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.693    0.223/*         0.071/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    */0.223         */0.038         register_file/\reg_file_reg[1][6] /D    1
@(R)->SCAN_CLK(R)	0.692    0.223/*         0.071/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.702    0.224/*         0.055/*         uart_RX/dut2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.224/*         0.052/*         rx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.224/*         0.060/*         uart_RX/dut1/\edge_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.225/*         0.052/*         async_fifo/dut1/\w_address_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.696    */0.225         */0.085         q1_reg/D    1
@(R)->SCAN_CLK(R)	0.690    0.226/*         0.075/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.228/*         0.052/*         register_file/\reg_file_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.229/*         0.041/*         register_file/\reg_file_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.229/*         0.061/*         pulse_gen/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.230/*         0.067/*         sys_ctrl/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.230/*         0.061/*         UART_tx/uut0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.231/*         0.066/*         data_sync/dut2/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.232/*         0.052/*         tx_div/\counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.682    0.232/*         0.071/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.233/*         0.071/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.386    0.235/*         0.057/*         alu/\alu_out_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.235/*         0.052/*         register_file/\reg_file_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.236/*         0.052/*         async_fifo/dut1/\w_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.236/*         0.052/*         tx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.236/*         0.067/*         register_file/\reg_file_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.236/*         0.053/*         async_fifo/dut5/\q1_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.678    0.236/*         0.075/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.238/*         0.052/*         tx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.239/*         0.052/*         register_file/\reg_file_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.239/*         0.052/*         tx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.239/*         0.041/*         register_file/\reg_file_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.240/*         0.064/*         register_file/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    */0.240         */0.115         uart_RX/dut3/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.240/*         0.052/*         tx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.242/*         0.066/*         register_file/\reg_file_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.243/*         0.064/*         register_file/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.243/*         0.048/*         register_file/\reg_file_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.245/*         0.039/*         register_file/\reg_file_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.246/*         0.065/*         uart_RX/dut0/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.246/*         0.066/*         register_file/\reg_file_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.247/*         0.054/*         register_file/\reg_file_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.250/*         0.066/*         register_file/\reg_file_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.250/*         0.046/*         register_file/\reg_file_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.252/*         0.053/*         async_fifo/dut5/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.252/*         0.052/*         rx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.252/*         0.063/*         uart_RX/dut2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.252/*         0.066/*         register_file/\reg_file_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.254/*         0.054/*         register_file/\reg_file_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.256/*         0.054/*         register_file/\reg_file_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.256/*         0.052/*         tx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.256/*         0.055/*         register_file/\reg_file_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.257/*         0.053/*         async_fifo/dut5/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.258/*         0.056/*         register_file/\reg_file_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.258/*         0.053/*         async_fifo/dut5/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.258/*         0.053/*         async_fifo/dut5/\q1_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.726    0.259/*         0.057/*         pulse_gen/q_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.734    0.259/*         0.054/*         async_fifo/dut3/\rd_address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.261/*         0.052/*         tx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.264/*         0.063/*         async_fifo/dut3/\rd_address_reg[3] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.708    0.268/*         0.053/*         uart_RX/dut1/\edge_counter_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.708    0.269/*         0.054/*         uart_RX/dut1/\edge_counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.271/*         0.053/*         tx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.272/*         0.054/*         sys_ctrl/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.277/*         0.064/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.708    0.277/*         0.054/*         uart_RX/dut1/\edge_counter_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.836    0.278/*         -0.075/*        register_file/\reg_file_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.278/*         0.054/*         register_file/\reg_file_reg[2][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.707    0.278/*         0.054/*         uart_RX/dut1/\edge_counter_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.708    0.282/*         0.054/*         uart_RX/dut1/\edge_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.283/*         0.062/*         async_fifo/dut3/\rd_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.285/*         0.065/*         register_file/\reg_file_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.290/*         0.053/*         register_file/\reg_file_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.290/*         0.054/*         register_file/\reg_file_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.297/*         0.054/*         register_file/\reg_file_reg[2][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.708    0.297/*         0.054/*         uart_RX/dut1/\edge_counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.300/*         0.066/*         sys_ctrl/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.300/*         0.053/*         sys_ctrl/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.305/*         0.060/*         async_fifo/dut3/\rd_address_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.709    0.307/*         0.052/*         uart_RX/dut2/\current_state_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.449    0.308/*         0.055/*         sys_ctrl/\current_state_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.450    0.313/*         0.054/*         sys_ctrl/\current_state_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.664    */0.315         */0.096         uart_RX/dut4/parity_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.318/*         0.054/*         register_file/\reg_file_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.319/*         0.053/*         register_file/\reg_file_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.326/*         0.041/*         register_file/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.326/*         0.063/*         register_file/\reg_file_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.329/*         0.049/*         register_file/\reg_file_reg[2][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.736    0.329/*         0.052/*         async_fifo/dut3/\rd_address_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.333/*         0.054/*         async_fifo/dut3/\rd_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.341/*         0.053/*         register_file/\reg_file_reg[0][2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.417    0.357/*         0.055/*         async_fifo/dut2/\fifo_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.370/*         0.048/*         register_file/\reg_file_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    */0.372         */0.146         async_fifo/dut3/\rd_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.736    0.376/*         0.052/*         async_fifo/dut3/\rd_address_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.409    0.384/*         0.055/*         async_fifo/dut2/\fifo_reg[5][0] /D    1
@(R)->SCAN_CLK(R)	0.631    0.405/*         0.063/*         uart_RX/dut0/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.630    0.406/*         0.063/*         uart_RX/dut3/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.622    0.407/*         0.072/*         uart_RX/dut6/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.701    0.411/*         0.060/*         register_file/\reg_file_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.412/*         0.060/*         register_file/\reg_file_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.413/*         0.060/*         register_file/\reg_file_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.703    0.414/*         0.060/*         register_file/\reg_file_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.632    0.414/*         0.063/*         uart_RX/dut2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.415/*         0.060/*         register_file/\reg_file_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.632    0.416/*         0.062/*         uart_RX/dut0/\sampled_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.632    0.416/*         0.062/*         uart_RX/dut0/\sampled_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.416/*         0.060/*         register_file/\reg_file_reg[3][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.417/*         0.066/*         sys_ctrl/\address_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.699    0.418/*         0.060/*         register_file/\reg_file_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.420/*         0.060/*         register_file/\reg_file_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.423/*         0.060/*         sys_ctrl/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.423/*         0.067/*         sys_ctrl/\address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.632    0.424/*         0.062/*         uart_RX/dut0/\sampled_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.424/*         0.061/*         register_file/\reg_file_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.425/*         0.060/*         register_file/\reg_file_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.427/*         0.062/*         uart_RX/dut1/\edge_counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.431/*         0.062/*         uart_RX/dut1/\edge_counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.634    0.437/*         0.062/*         uart_RX/dut1/\edge_counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.634    0.442/*         0.061/*         uart_RX/dut1/\edge_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.634    0.443/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.634    0.444/*         0.061/*         uart_RX/dut1/\edge_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.634    0.447/*         0.061/*         uart_RX/dut1/\edge_counter_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    */0.455         */0.084         register_file/\reg_file_reg[12][5] /D    1
@(R)->SCAN_CLK(R)	0.629    0.457/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.457/*         0.057/*         register_file/\reg_file_reg[2][3] /D    1
@(R)->SCAN_CLK(R)	0.629    0.463/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.468/*         0.061/*         uart_RX/dut3/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.469/*         0.061/*         uart_RX/dut3/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.469/*         0.061/*         uart_RX/dut3/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.472/*         0.061/*         uart_RX/dut2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.477/*         0.061/*         uart_RX/dut2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.628    0.477/*         0.061/*         uart_RX/dut3/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.630    0.481/*         0.061/*         uart_RX/dut3/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.631    0.485/*         0.061/*         uart_RX/dut3/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.630    0.487/*         0.061/*         uart_RX/dut3/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.493/*         0.069/*         uart_RX/dut4/parity_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.292    0.495/*         0.069/*         rx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	0.285    0.495/*         0.069/*         tx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	0.620    0.506/*         0.060/*         q1_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.279    */0.515         */-0.045        clock_gating_cell/dut0/E    1
@(R)->SCAN_CLK(R)	0.620    0.516/*         0.060/*         pulse_gen/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.621    0.520/*         0.060/*         pulse_gen/q_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.389    0.521/*         0.054/*         alu/out_valid_reg/D    1
@(R)->SCAN_CLK(R)	0.623    0.524/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.524/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.622    0.526/*         0.060/*         UART_tx/uut0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.619    0.528/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.611    0.529/*         0.068/*         q2_reg/RN    1
@(R)->SCAN_CLK(R)	0.624    0.531/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.531/*         0.060/*         UART_tx/uut2/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.627    0.532/*         0.060/*         async_fifo/dut3/\rd_address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.532/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.532/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.626    0.533/*         0.060/*         async_fifo/dut3/\rd_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.533/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.533/*         0.060/*         UART_tx/uut0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.533/*         0.060/*         UART_tx/uut0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.536/*         0.060/*         async_fifo/dut5/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.539/*         0.061/*         async_fifo/dut3/\rd_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.541/*         0.060/*         async_fifo/dut5/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.542/*         0.060/*         async_fifo/dut5/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.542/*         0.060/*         async_fifo/dut5/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.542/*         0.060/*         async_fifo/dut5/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.542/*         0.060/*         async_fifo/dut5/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.543/*         0.060/*         async_fifo/dut5/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.543/*         0.060/*         async_fifo/dut5/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.543/*         0.060/*         async_fifo/dut5/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.626    0.544/*         0.060/*         async_fifo/dut3/\rd_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.544/*         0.060/*         async_fifo/dut5/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.628    0.545/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.545/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.546/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.628    0.546/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.546/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.628    0.546/*         0.060/*         UART_tx/uut1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.628    0.546/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.620    0.554/*         0.068/*         UART_tx/uut1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.620    0.554/*         0.068/*         UART_tx/uut1/\counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.293    0.555/*         0.067/*         rx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.281    0.739/*         0.074/*         tx_div/clk_reg_reg/SI    1
@(R)->SCAN_CLK(R)	0.819    0.905/*         -0.069/*        register_file/\reg_file_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.838    0.939/*         -0.075/*        register_file/\reg_file_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.774    0.950/*         -0.066/*        register_file/\reg_file_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.785    0.982/*         -0.074/*        register_file/\reg_file_reg[3][5] /SN    1
REF_CLK(R)->ALU_CLK(R)	0.513    1.022/*         -0.070/*        alu/\alu_out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.024/*         0.061/*         register_file/\rddata_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.029/*         0.061/*         register_file/\reg_file_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.029/*         0.061/*         sys_ctrl/\address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.030/*         0.061/*         register_file/\reg_file_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.689    1.034/*         0.061/*         register_file/\reg_file_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.683    1.037/*         0.069/*         sys_ctrl/\address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.683    1.038/*         0.069/*         sys_ctrl/\address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.690    1.044/*         0.061/*         register_file/\reg_file_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.690    1.052/*         0.060/*         register_file/\reg_file_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.054/*         0.059/*         register_file/\reg_file_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.054/*         0.060/*         async_fifo/dut2/\fifo_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.690    1.058/*         0.060/*         register_file/\reg_file_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.060/*         0.060/*         register_file/\reg_file_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.061/*         0.060/*         register_file/\reg_file_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.062/*         0.059/*         async_fifo/dut2/\fifo_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.689    1.064/*         0.060/*         register_file/\reg_file_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.065/*         0.059/*         register_file/\reg_file_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.687    1.066/*         0.060/*         register_file/\reg_file_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.690    1.068/*         0.060/*         register_file/\reg_file_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.069/*         0.059/*         register_file/\reg_file_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.645    1.070/*         0.061/*         register_file/\rddata_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.071/*         0.059/*         register_file/\reg_file_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.698    1.071/*         0.059/*         register_file/\reg_file_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.693    1.073/*         0.059/*         register_file/\reg_file_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.647    1.076/*         0.061/*         register_file/\rddata_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.076/*         0.061/*         register_file/\reg_file_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.077/*         0.063/*         register_file/\reg_file_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.646    1.078/*         0.061/*         register_file/\rddata_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.646    1.078/*         0.061/*         register_file/\rddata_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.078/*         0.059/*         async_fifo/dut2/\fifo_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.646    1.079/*         0.061/*         register_file/\rddata_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.080/*         0.059/*         register_file/\reg_file_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.645    1.080/*         0.061/*         register_file/\rddata_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.645    1.080/*         0.061/*         register_file/\rddata_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.705    1.080/*         0.059/*         data_sync/dut3/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.081/*         0.061/*         register_file/rddata_valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.643    1.082/*         0.060/*         async_fifo/dut2/\fifo_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.082/*         0.059/*         data_sync/dut3/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.087/*         0.059/*         data_sync/dut3/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.088/*         0.059/*         async_fifo/dut2/\fifo_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.707    1.089/*         0.059/*         data_sync/dut3/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.707    1.091/*         0.059/*         data_sync/dut3/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.707    1.092/*         0.059/*         data_sync/dut3/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.092/*         0.059/*         async_fifo/dut4/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.095/*         0.059/*         async_fifo/dut4/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.096/*         0.060/*         async_fifo/dut2/\fifo_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.098/*         0.059/*         data_sync/dut1/\enable_sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.099/*         0.059/*         data_sync/dut3/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.099/*         0.059/*         async_fifo/dut4/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.099/*         0.059/*         async_fifo/dut2/\fifo_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.099/*         0.059/*         data_sync/dut1/\enable_sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.099/*         0.059/*         data_sync/dut2/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.708    1.099/*         0.059/*         data_sync/dut2/q_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    1.100/*         0.059/*         data_sync/dut3/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.100/*         0.059/*         async_fifo/dut2/\fifo_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.102/*         0.059/*         async_fifo/dut4/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.102/*         0.059/*         async_fifo/dut4/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.102/*         0.059/*         async_fifo/dut4/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.103/*         0.059/*         async_fifo/dut4/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.104/*         0.059/*         async_fifo/dut4/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.104/*         0.059/*         async_fifo/dut4/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.105/*         0.059/*         async_fifo/dut2/\fifo_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.106/*         0.059/*         async_fifo/dut2/\fifo_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.107/*         0.059/*         async_fifo/dut2/\fifo_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.112/*         0.059/*         async_fifo/dut2/\fifo_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.113/*         0.059/*         async_fifo/dut2/\fifo_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.115/*         0.058/*         register_file/\reg_file_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.115/*         0.058/*         register_file/\reg_file_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.115/*         0.058/*         register_file/\reg_file_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.115/*         0.059/*         async_fifo/dut2/\fifo_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.116/*         0.059/*         async_fifo/dut2/\fifo_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.117/*         0.058/*         register_file/\reg_file_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.117/*         0.059/*         async_fifo/dut2/\fifo_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.117/*         0.059/*         sys_ctrl/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.117/*         0.059/*         sys_ctrl/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.117/*         0.059/*         sys_ctrl/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.117/*         0.059/*         async_fifo/dut2/\fifo_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.117/*         0.059/*         async_fifo/dut2/\fifo_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.118/*         0.057/*         register_file/\reg_file_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.118/*         0.059/*         async_fifo/dut2/\fifo_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.119/*         0.059/*         async_fifo/dut2/\fifo_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.119/*         0.059/*         async_fifo/dut2/\fifo_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.120/*         0.059/*         async_fifo/dut2/\fifo_reg[1][7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.517    1.120/*         -0.074/*        alu/\alu_out_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.516    1.120/*         -0.074/*        alu/\alu_out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.120/*         0.059/*         async_fifo/dut2/\fifo_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.121/*         0.059/*         async_fifo/dut2/\fifo_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.122/*         0.057/*         register_file/\reg_file_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.123/*         0.059/*         async_fifo/dut2/\fifo_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.123/*         0.059/*         async_fifo/dut2/\fifo_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.123/*         0.057/*         register_file/\reg_file_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.123/*         0.057/*         register_file/\reg_file_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.123/*         0.057/*         register_file/\reg_file_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.123/*         0.059/*         async_fifo/dut2/\fifo_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.124/*         0.059/*         async_fifo/dut2/\fifo_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.125/*         0.057/*         register_file/\reg_file_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.125/*         0.059/*         async_fifo/dut2/\fifo_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.125/*         0.058/*         register_file/\reg_file_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.127/*         0.059/*         async_fifo/dut2/\fifo_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.127/*         0.059/*         async_fifo/dut2/\fifo_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.127/*         0.058/*         register_file/\reg_file_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.127/*         0.059/*         async_fifo/dut2/\fifo_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.128/*         0.059/*         async_fifo/dut2/\fifo_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.128/*         0.059/*         async_fifo/dut2/\fifo_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.128/*         0.059/*         async_fifo/dut2/\fifo_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.129/*         0.057/*         register_file/\reg_file_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.129/*         0.059/*         async_fifo/dut2/\fifo_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    1.130/*         0.057/*         register_file/\reg_file_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.131/*         0.059/*         async_fifo/dut2/\fifo_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.131/*         0.059/*         async_fifo/dut2/\fifo_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.131/*         0.059/*         async_fifo/dut2/\fifo_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.132/*         0.059/*         async_fifo/dut2/\fifo_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.132/*         0.059/*         async_fifo/dut2/\fifo_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.132/*         0.059/*         async_fifo/dut2/\fifo_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.132/*         0.059/*         async_fifo/dut2/\fifo_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.132/*         0.059/*         async_fifo/dut2/\fifo_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.133/*         0.059/*         async_fifo/dut2/\fifo_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.133/*         0.057/*         register_file/\reg_file_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.134/*         0.059/*         async_fifo/dut2/\fifo_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.134/*         0.059/*         async_fifo/dut2/\fifo_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.134/*         0.059/*         async_fifo/dut2/\fifo_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.134/*         0.059/*         async_fifo/dut2/\fifo_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.135/*         0.057/*         register_file/\reg_file_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.135/*         0.057/*         register_file/\reg_file_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.135/*         0.057/*         register_file/\reg_file_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.136/*         0.057/*         register_file/\reg_file_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.136/*         0.059/*         async_fifo/dut2/\fifo_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.136/*         0.059/*         async_fifo/dut2/\fifo_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.136/*         0.059/*         async_fifo/dut2/\fifo_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.136/*         0.059/*         async_fifo/dut2/\fifo_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.136/*         0.059/*         async_fifo/dut2/\fifo_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.137/*         0.057/*         register_file/\reg_file_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.138/*         0.059/*         async_fifo/dut2/\fifo_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.138/*         0.059/*         async_fifo/dut2/\fifo_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.138/*         0.059/*         async_fifo/dut2/\fifo_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.138/*         0.057/*         register_file/\reg_file_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.139/*         0.059/*         async_fifo/dut2/\fifo_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.139/*         0.059/*         async_fifo/dut2/\fifo_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.140/*         0.059/*         async_fifo/dut2/\fifo_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.140/*         0.059/*         async_fifo/dut2/\fifo_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.140/*         0.059/*         async_fifo/dut2/\fifo_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.140/*         0.057/*         register_file/\reg_file_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.141/*         0.057/*         register_file/\reg_file_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.141/*         0.057/*         register_file/\reg_file_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.142/*         0.059/*         async_fifo/dut2/\fifo_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.142/*         0.059/*         async_fifo/dut2/\fifo_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.143/*         0.057/*         register_file/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.380    1.143/*         0.063/*         alu/\alu_out_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.380    1.144/*         0.063/*         alu/\alu_out_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.145/*         0.057/*         register_file/\reg_file_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.146/*         0.059/*         async_fifo/dut2/\fifo_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.146/*         0.059/*         async_fifo/dut2/\fifo_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.146/*         0.057/*         register_file/\reg_file_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.146/*         0.057/*         register_file/\reg_file_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.146/*         0.057/*         register_file/\reg_file_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.146/*         0.057/*         register_file/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.146/*         0.063/*         alu/\alu_out_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.146/*         0.063/*         alu/\alu_out_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.376    1.147/*         0.067/*         alu/\alu_out_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.148/*         0.057/*         register_file/\reg_file_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.148/*         0.057/*         register_file/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.378    1.148/*         0.063/*         alu/\alu_out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.150/*         0.057/*         register_file/\reg_file_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.150/*         0.057/*         register_file/\reg_file_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.151/*         0.059/*         async_fifo/dut2/\fifo_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.151/*         0.057/*         register_file/\reg_file_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.151/*         0.059/*         async_fifo/dut2/\fifo_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.152/*         0.059/*         async_fifo/dut1/\w_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.153/*         0.059/*         async_fifo/dut1/\w_address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.153/*         0.057/*         register_file/\reg_file_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.645    1.153/*         0.057/*         register_file/\reg_file_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.155/*         0.059/*         async_fifo/dut2/\fifo_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.155/*         0.057/*         register_file/\reg_file_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.156/*         0.057/*         register_file/\reg_file_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.156/*         0.059/*         async_fifo/dut4/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.156/*         0.059/*         async_fifo/dut2/\fifo_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.158/*         0.059/*         async_fifo/dut2/\fifo_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.158/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.159/*         0.059/*         async_fifo/dut2/\fifo_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.159/*         0.059/*         async_fifo/dut2/\fifo_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.642    1.160/*         0.057/*         register_file/\reg_file_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.160/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.160/*         0.062/*         alu/\alu_out_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.161/*         0.062/*         alu/\alu_out_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.161/*         0.062/*         alu/\alu_out_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.161/*         0.059/*         async_fifo/dut1/\w_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.161/*         0.059/*         async_fifo/dut2/\fifo_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.162/*         0.059/*         async_fifo/dut2/\fifo_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.162/*         0.059/*         async_fifo/dut2/\fifo_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.163/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.163/*         0.059/*         async_fifo/dut2/\fifo_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.163/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.163/*         0.059/*         async_fifo/dut2/\fifo_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.163/*         0.059/*         async_fifo/dut2/\fifo_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.163/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.163/*         0.059/*         async_fifo/dut2/\fifo_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.164/*         0.059/*         async_fifo/dut2/\fifo_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.164/*         0.059/*         async_fifo/dut1/\w_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.164/*         0.059/*         async_fifo/dut2/\fifo_reg[0][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.165/*         0.062/*         alu/\alu_out_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.166/*         0.059/*         async_fifo/dut2/\fifo_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.167/*         0.060/*         async_fifo/dut2/\fifo_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.167/*         0.059/*         async_fifo/dut2/\fifo_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.168/*         0.059/*         async_fifo/dut2/\fifo_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.169/*         0.059/*         async_fifo/dut2/\fifo_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.171/*         0.059/*         async_fifo/dut2/\fifo_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.171/*         0.059/*         async_fifo/dut2/\fifo_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.649    1.173/*         0.059/*         async_fifo/dut2/\fifo_reg[5][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.174/*         0.062/*         alu/\alu_out_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.175/*         0.059/*         async_fifo/dut2/\fifo_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.175/*         0.059/*         async_fifo/dut2/\fifo_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.176/*         0.059/*         async_fifo/dut2/\fifo_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.177/*         0.059/*         async_fifo/dut2/\fifo_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.661    1.177/*         0.059/*         async_fifo/dut2/\fifo_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.177/*         0.059/*         async_fifo/dut2/\fifo_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.647    1.177/*         0.059/*         async_fifo/dut2/\fifo_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.178/*         0.059/*         async_fifo/dut2/\fifo_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.178/*         0.059/*         async_fifo/dut2/\fifo_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.637    1.178/*         0.057/*         register_file/\reg_file_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.636    1.178/*         0.057/*         register_file/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.382    1.179/*         0.062/*         alu/\alu_out_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.382    1.179/*         0.062/*         alu/\alu_out_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.180/*         0.059/*         async_fifo/dut2/\fifo_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.646    1.180/*         0.059/*         async_fifo/dut2/\fifo_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.180/*         0.059/*         async_fifo/dut2/\fifo_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.650    1.182/*         0.059/*         async_fifo/dut2/\fifo_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.633    1.182/*         0.058/*         register_file/\reg_file_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.643    1.185/*         0.059/*         async_fifo/dut2/\fifo_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.631    1.185/*         0.058/*         register_file/\reg_file_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.185/*         0.059/*         async_fifo/dut2/\fifo_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.185/*         0.059/*         async_fifo/dut2/\fifo_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.185/*         0.059/*         async_fifo/dut2/\fifo_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.185/*         0.059/*         async_fifo/dut2/\fifo_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.186/*         0.059/*         async_fifo/dut2/\fifo_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.646    1.186/*         0.059/*         async_fifo/dut2/\fifo_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.186/*         0.059/*         async_fifo/dut2/\fifo_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.186/*         0.059/*         async_fifo/dut2/\fifo_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.187/*         0.059/*         async_fifo/dut2/\fifo_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.188/*         0.059/*         async_fifo/dut2/\fifo_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.640    1.188/*         0.059/*         async_fifo/dut2/\fifo_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.189/*         0.059/*         async_fifo/dut2/\fifo_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.189/*         0.058/*         register_file/\reg_file_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.192/*         0.059/*         async_fifo/dut2/\fifo_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.193/*         0.059/*         register_file/\reg_file_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.617    1.199/*         0.059/*         register_file/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.381    1.254/*         0.062/*         alu/out_valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.811    1.314/*         -0.077/*        register_file/\reg_file_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.811    1.314/*         -0.077/*        register_file/\reg_file_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.811    1.315/*         -0.069/*        register_file/\reg_file_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.803    1.318/*         -0.069/*        register_file/\reg_file_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.804    1.321/*         -0.069/*        register_file/\reg_file_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.784    1.339/*         -0.074/*        register_file/\reg_file_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.776    1.346/*         -0.066/*        register_file/\reg_file_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.776    1.349/*         -0.066/*        register_file/\reg_file_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.776    1.350/*         -0.067/*        register_file/\reg_file_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.751    1.366/*         -0.071/*        register_file/\reg_file_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.752    1.371/*         -0.071/*        register_file/\reg_file_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.420/*         0.061/*         register_file/\reg_file_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.423/*         0.061/*         register_file/\reg_file_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.426/*         0.061/*         register_file/\reg_file_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.429/*         0.061/*         register_file/\reg_file_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.432/*         0.061/*         register_file/\reg_file_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.433/*         0.061/*         register_file/\reg_file_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.433/*         0.061/*         register_file/\reg_file_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.689    1.436/*         0.061/*         register_file/\reg_file_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.437/*         0.061/*         register_file/\reg_file_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.444/*         0.061/*         register_file/\reg_file_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.446/*         0.061/*         register_file/\reg_file_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.447/*         0.060/*         register_file/\reg_file_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.449/*         0.060/*         register_file/\reg_file_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.449/*         0.060/*         register_file/\reg_file_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.451/*         0.060/*         register_file/\reg_file_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.451/*         0.060/*         register_file/\reg_file_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.474/*         0.060/*         register_file/\reg_file_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.477/*         0.061/*         register_file/\reg_file_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.494/*         0.062/*         register_file/\reg_file_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.497/*         0.062/*         register_file/\reg_file_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.498/*         0.062/*         register_file/\reg_file_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.499/*         0.062/*         register_file/\reg_file_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.618    1.500/*         0.062/*         register_file/\reg_file_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.617    1.501/*         0.062/*         register_file/\reg_file_reg[8][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    19.328/*        0.062/*         register_file/\reg_file_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    19.333/*        0.063/*         register_file/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    19.396/*        0.063/*         async_fifo/dut2/\fifo_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    19.402/*        0.063/*         async_fifo/dut2/\fifo_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    19.421/*        0.062/*         UART_tx/uut0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.894        */20.000        SO[4]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.903        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.924        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.977        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  21.045/*        20.000/*        SO[0]    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.598  */54.745        */54.200        start_glitch    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.598  54.816/*        54.200/*        tx_out    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.598  54.834/*        54.200/*        parity_error    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.598  54.977/*        54.200/*        stop_error    1
