var group___a_l_t___s_d_r =
[
    [ "Register Group : SDRAM Controller Module - ALT_SDR_CTL", "group___a_l_t___s_d_r___c_t_l.html", "group___a_l_t___s_d_r___c_t_l" ],
    [ "ALT_SDR_s", "group___a_l_t___s_d_r.html#struct_a_l_t___s_d_r__s", [
      [ "_pad_0x0_0x4fff", "group___a_l_t___s_d_r.html#ab5d0b6bd93a03810f9e5ef57ca1e37c9", null ],
      [ "ctrlgrp", "group___a_l_t___s_d_r.html#a9c9fe2d5817496d4f6b7295d328a37bd", null ],
      [ "_pad_0x6000_0x20000", "group___a_l_t___s_d_r.html#adf8ffe51bb6b6620c0c85da5e714cb9a", null ]
    ] ],
    [ "ALT_SDR_raw_s", "group___a_l_t___s_d_r.html#struct_a_l_t___s_d_r__raw__s", [
      [ "_pad_0x0_0x4fff", "group___a_l_t___s_d_r.html#a023d7feadbbd8f5a33bb86d91811a90b", null ],
      [ "ctrlgrp", "group___a_l_t___s_d_r.html#aca94f68c32fc9bab09d06580df30020f", null ],
      [ "_pad_0x6000_0x20000", "group___a_l_t___s_d_r.html#a0ba52a6dfb6352ebacdddde4d514184f", null ]
    ] ],
    [ "ALT_SDR_t", "group___a_l_t___s_d_r.html#ga716bd24703f21f2624eb7213a1fca87b", null ],
    [ "ALT_SDR_raw_t", "group___a_l_t___s_d_r.html#gabf819661d7c7f05b618d705249fb2ea2", null ]
];