{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548616081306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548616081307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 20:08:01 2019 " "Processing started: Sun Jan 27 20:08:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548616081307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548616081307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReceptorSerie -c ReceptorSerie " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReceptorSerie -c ReceptorSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548616081307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548616081818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deterrorparidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deterrorparidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetErrorParidad-behavioral " "Found design unit 1: DetErrorParidad-behavioral" {  } { { "DetErrorParidad.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/DetErrorParidad.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082363 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetErrorParidad " "Found entity 1: DetErrorParidad" {  } { { "DetErrorParidad.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/DetErrorParidad.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesplizq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regdesplizq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesplIzq-behavioral " "Found design unit 1: RegDesplIzq-behavioral" {  } { { "RegDesplIzq.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/RegDesplIzq.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082367 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegDesplIzq " "Found entity 1: RegDesplIzq" {  } { { "RegDesplIzq.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/RegDesplIzq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/UnidadControl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082371 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/UnidadControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizadorunbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizadorunbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporizadorUnBit-behavioral " "Found design unit 1: TemporizadorUnBit-behavioral" {  } { { "TemporizadorUnBit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/TemporizadorUnBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082375 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporizadorUnBit " "Found entity 1: TemporizadorUnBit" {  } { { "TemporizadorUnBit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/TemporizadorUnBit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizadormediobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizadormediobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporizadorMedioBit-behavioral " "Found design unit 1: TemporizadorMedioBit-behavioral" {  } { { "TemporizadorMedioBit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/TemporizadorMedioBit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082379 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporizadorMedioBit " "Found entity 1: TemporizadorMedioBit" {  } { { "TemporizadorMedioBit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/TemporizadorMedioBit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorm8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorm8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorM8-behavioral " "Found design unit 1: ContadorM8-behavioral" {  } { { "ContadorM8.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ContadorM8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082383 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorM8 " "Found entity 1: ContadorM8" {  } { { "ContadorM8.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ContadorM8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorflanco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorflanco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorFlanco-behavioral " "Found design unit 1: DetectorFlanco-behavioral" {  } { { "DetectorFlanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/DetectorFlanco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082387 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorFlanco " "Found entity 1: DetectorFlanco" {  } { { "DetectorFlanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/DetectorFlanco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptorserie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receptorserie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReceptorSerie-structural " "Found design unit 1: ReceptorSerie-structural" {  } { { "ReceptorSerie.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReceptorSerie " "Found entity 1: ReceptorSerie" {  } { { "ReceptorSerie.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptorserie_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receptorserie_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReceptorSerie_vhd_tst-ReceptorSerie_arch " "Found design unit 1: ReceptorSerie_vhd_tst-ReceptorSerie_arch" {  } { { "ReceptorSerie_vhd_tst.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie_vhd_tst.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReceptorSerie_vhd_tst " "Found entity 1: ReceptorSerie_vhd_tst" {  } { { "ReceptorSerie_vhd_tst.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie_vhd_tst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548616082395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548616082395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Patata.vhd " "Can't analyze file -- file Patata.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1548616082401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReceptorSerie " "Elaborating entity \"ReceptorSerie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548616082447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorFlanco DetectorFlanco:DetectorFlanco_i " "Elaborating entity \"DetectorFlanco\" for hierarchy \"DetectorFlanco:DetectorFlanco_i\"" {  } { { "ReceptorSerie.vhd" "DetectorFlanco_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset DetectorFlanco.vhd(48) " "VHDL Process Statement warning at DetectorFlanco.vhd(48): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DetectorFlanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/DetectorFlanco.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548616082452 "|ReceptorSerie|DetectorFlanco:DetectorFlanco_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TemporizadorMedioBit TemporizadorMedioBit:TemporizadorMedioBit_i " "Elaborating entity \"TemporizadorMedioBit\" for hierarchy \"TemporizadorMedioBit:TemporizadorMedioBit_i\"" {  } { { "ReceptorSerie.vhd" "TemporizadorMedioBit_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TemporizadorUnBit TemporizadorUnBit:TemporizadorUnBit_i " "Elaborating entity \"TemporizadorUnBit\" for hierarchy \"TemporizadorUnBit:TemporizadorUnBit_i\"" {  } { { "ReceptorSerie.vhd" "TemporizadorUnBit_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorM8 ContadorM8:ContadorM8_i " "Elaborating entity \"ContadorM8\" for hierarchy \"ContadorM8:ContadorM8_i\"" {  } { { "ReceptorSerie.vhd" "ContadorM8_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:UnidadControl_i " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:UnidadControl_i\"" {  } { { "ReceptorSerie.vhd" "UnidadControl_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082464 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_s UnidadControl.vhd(68) " "VHDL Process Statement warning at UnidadControl.vhd(68): signal \"e_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/UnidadControl.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548616082465 "|ReceptorSerie|UnidadControl:UnidadControl_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_s UnidadControl.vhd(70) " "VHDL Process Statement warning at UnidadControl.vhd(70): signal \"e_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/UnidadControl.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548616082465 "|ReceptorSerie|UnidadControl:UnidadControl_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_s UnidadControl.vhd(103) " "VHDL Process Statement warning at UnidadControl.vhd(103): signal \"e_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/UnidadControl.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548616082465 "|ReceptorSerie|UnidadControl:UnidadControl_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetErrorParidad DetErrorParidad:DetErrorParidad_i " "Elaborating entity \"DetErrorParidad\" for hierarchy \"DetErrorParidad:DetErrorParidad_i\"" {  } { { "ReceptorSerie.vhd" "DetErrorParidad_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesplIzq RegDesplIzq:RegDesplIzq_i " "Elaborating entity \"RegDesplIzq\" for hierarchy \"RegDesplIzq:RegDesplIzq_i\"" {  } { { "ReceptorSerie.vhd" "RegDesplIzq_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica1/QUARTUS/ReceptorSerie.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548616082470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1548616082976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1548616083118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548616083118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1548616083169 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1548616083169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1548616083169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1548616083169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548616083194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 20:08:03 2019 " "Processing ended: Sun Jan 27 20:08:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548616083194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548616083194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548616083194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548616083194 ""}
