'GCBASIC/GCGB Chip Data File
'Chip: MCP19117
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=65536

'This constant is exposed as ChipEEPROM
EEPROM=1024

'This constant is exposed as ChipRAM
RAM=3936

'This constant is exposed as ChipIO
I/O=70

'This constant is exposed as ChipADC
ADC=16

'This constant is exposed as ChipMhz
MaxMHz=40

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32

'This constant is exposed as ChipPins
Pins=80

'This constant is exposed as ChipFamily
Family=14

'This constant is exposed as ChipSubFamily
SubFamily=14000

'This constant is exposed as ChipConfWords
ConfigWords=1

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=1

'This constant is exposed as ChipMaxAddress
MaxAddress=511

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=31

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=2097152

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=8

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=64

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=64

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the Great Cow BASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
ExtInt0:INTE,INTF
SSP1Collision:BCLIE,BCLIF
SSP1Ready:SSPIE,SSPIF
Timer0Overflow:T0IE,T0IF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
UsartRX1Ready:RCIE,RCIF
UsartTX1Ready:TXIE,TXIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the Great Cow BASIC register name used in user code to expose the specific register
INDF,0
TMR0,1
PCL,2
STATUS,3
FSR,4
PORTA,5
PORTGPA,5
PORTB,6
PORTGPB,6
PIR1,7
PIR2,8
PCON,9
PCLATH,10
INTCON,11
TMR1,12
TMR1L,12
TMR1H,13
T1CON,14
TMR2,15
T2CON,16
PR2,17
PWMPHL,19
PWMPHH,20
PWMRL,21
PWMRH,22
VREFCON,25
VREF2CON,26
OSCTUNE,27
ADRES,28
ADRESL,28
ADRESH,29
ADCON0,30
ADCON1,31
OPTION_REG,129
TRISA,133
TRISGPA,133
TRISB,134
TRISGPB,134
PIE1,135
PIE2,136
VINUVLO,144
VINOVLO,145
VINCON,146
CC1RL,147
CC1RH,148
CC2RL,149
CC2RH,150
CCDCON,151
DESATCON,152
OVCON,153
OVREFCON,154
DEADCON,155
SLPCRCON,156
ICOACON,157
ICLEBCON,158
WPUGPA,261
WPUGPB,262
PE1,263
MODECON,264
ABECON,265
SSPADD,272
SSPBUF,273
SSPCON1,274
SSPCON2,275
SSPCON3,276
SSPMSK,277
SSPSTAT,278
SSPADD2,279
SSPMSK2,280
VRSPCAL,281
VR2SPCAL,282
SPBRG,283
RCREG,284
TXREG,285
TXSTA,286
RCSTA,287
IOCA,389
IOCB,390
ANSELA,391
ANSELB,392
PMCON1,400
PMCON2,401
PMADR,402
PMADRL,402
PMADRH,403
PMDAT,404
PMDATL,404
PMDATH,405
DSTCAL,406
RFBTCAL,407
OSCCAL,408
DCSCAL,409
TTACAL,410
BGRCAL,411
EAOFFCAL,412
AVDDCAL,413
A2GCAL,414
OVRSPCAL,415

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the Great Cow BASIC bit name used in user code to expose the specific registerbit
TMR1IF,PIR1,0
TMR2IF,PIR1,1
CC1IF,PIR1,2
CC2IF,PIR1,3
SSPIF,PIR1,4
BCLIF,PIR1,5
RCIF,PIR1,6
TXIF,PIR1,7
TMR1ON,T1CON,0
TMR1CS,T1CON,1
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
TMR1IE,PIE1,0
TMR2IE,PIE1,1
CC1IE,PIE1,2
CC2IE,PIE1,3
SSPIE,PIE1,4
BCLIE,PIE1,5
RCIE,PIE1,6
TXIE,PIE1,7
CKP,SSPCON1,4
SSPEN,SSPCON1,5
SSPOV,SSPCON1,6
WCOL,SSPCON1,7
SSPM0,SSPCON1,0
SSPM1,SSPCON1,1
SSPM2,SSPCON1,2
SSPM3,SSPCON1,3
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NOT_PD,STATUS,3
NOT_TO,STATUS,4
IRP,STATUS,7
RP0,STATUS,5
RP1,STATUS,6
GPA0,PORTA,0
GPA1,PORTA,1
GPA2,PORTA,2
GPA3,PORTA,3
GPA5,PORTA,5
GPA6,PORTA,6
GPA7,PORTA,7
GPIO0,PORTA,0
GPIO1,PORTA,1
GPIO2,PORTA,2
GPIO3,PORTA,3
GPIO5,PORTA,5
GPIO6,PORTA,6
GPIO7,PORTA,7
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA5,PORTA,5
RA6,PORTA,6
RA7,PORTA,7
PORTGPA_GPA0,PORTGPA,0
PORTGPA_GPA1,PORTGPA,1
PORTGPA_GPA2,PORTGPA,2
PORTGPA_GPA3,PORTGPA,3
PORTGPA_GPA5,PORTGPA,5
PORTGPA_GPA6,PORTGPA,6
PORTGPA_GPA7,PORTGPA,7
PORTGPA_GPIO0,PORTGPA,0
PORTGPA_GPIO1,PORTGPA,1
PORTGPA_GPIO2,PORTGPA,2
PORTGPA_GPIO3,PORTGPA,3
PORTGPA_GPIO5,PORTGPA,5
PORTGPA_GPIO6,PORTGPA,6
PORTGPA_GPIO7,PORTGPA,7
PORTGPA_RA0,PORTGPA,0
PORTGPA_RA1,PORTGPA,1
PORTGPA_RA2,PORTGPA,2
PORTGPA_RA3,PORTGPA,3
PORTGPA_RA5,PORTGPA,5
PORTGPA_RA6,PORTGPA,6
PORTGPA_RA7,PORTGPA,7
GPB0,PORTB,0
GPB1,PORTB,1
GPB4,PORTB,4
GPB5,PORTB,5
GPB6,PORTB,6
GPB7,PORTB,7
RB0,PORTB,0
RB1,PORTB,1
RB4,PORTB,4
RB5,PORTB,5
RB6,PORTB,6
RB7,PORTB,7
PORTGPB_GPB0,PORTGPB,0
PORTGPB_GPB1,PORTGPB,1
PORTGPB_GPB4,PORTGPB,4
PORTGPB_GPB5,PORTGPB,5
PORTGPB_GPB6,PORTGPB,6
PORTGPB_GPB7,PORTGPB,7
PORTGPB_RB0,PORTGPB,0
PORTGPB_RB1,PORTGPB,1
PORTGPB_RB4,PORTGPB,4
PORTGPB_RB5,PORTGPB,5
PORTGPB_RB6,PORTGPB,6
PORTGPB_RB7,PORTGPB,7
UVLOIF,PIR2,0
OVLOIF,PIR2,1
DRUVIF,PIR2,2
OVIF,PIR2,3
OTIF,PIR2,4
ADIF,PIR2,6
CDSIF,PIR2,7
NOT_BOR,PCON,0
NOT_POR,PCON,1
VDDOK,PCON,2
NOT_VDD_FLAG,PCON,3
ADC_REFR,PCON,7
IOCF,INTCON,0
INTF,INTCON,1
T0IF,INTCON,2
IOCE,INTCON,3
INTE,INTCON,4
T0IE,INTCON,5
PEIE,INTCON,6
GIE,INTCON,7
TMR2ON,T2CON,2
VREF0,VREFCON,0
VREF1,VREFCON,1
VREF2,VREFCON,2
VREF3,VREFCON,3
VREF4,VREFCON,4
VREF5,VREFCON,5
VREF6,VREFCON,6
VREF7,VREFCON,7
VREF20,VREF2CON,0
VREF21,VREF2CON,1
VREF22,VREF2CON,2
VREF23,VREF2CON,3
VREF24,VREF2CON,4
VREF25,VREF2CON,5
VREF26,VREF2CON,6
VREF27,VREF2CON,7
TUN0,OSCTUNE,0
TUN1,OSCTUNE,1
TUN2,OSCTUNE,2
TUN3,OSCTUNE,3
TUN4,OSCTUNE,4
ADON,ADCON0,0
GO_DONE,ADCON0,1
GO_NOT_DONE,ADCON0,1
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6
VCFG,ADCON1,0
ADCS0,ADCON1,4
ADCS1,ADCON1,5
ADCS2,ADCON1,6
PSA,OPTION_REG,3
T0SE,OPTION_REG,4
T0CS,OPTION_REG,5
INTEDG,OPTION_REG,6
NOT_RAPUI,OPTION_REG,7
PS0,OPTION_REG,0
PS1,OPTION_REG,1
PS2,OPTION_REG,2
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA3,TRISA,3
TRISA5,TRISA,5
TRISA6,TRISA,6
TRISA7,TRISA,7
TRISGPA_TRISA0,TRISGPA,0
TRISGPA_TRISA1,TRISGPA,1
TRISGPA_TRISA2,TRISGPA,2
TRISGPA_TRISA3,TRISGPA,3
TRISGPA_TRISA5,TRISGPA,5
TRISGPA_TRISA6,TRISGPA,6
TRISGPA_TRISA7,TRISGPA,7
TRISB0,TRISB,0
TRISB1,TRISB,1
TRISB4,TRISB,4
TRISB5,TRISB,5
TRISB6,TRISB,6
TRISB7,TRISB,7
TRISGPB_TRISB0,TRISGPB,0
TRISGPB_TRISB1,TRISGPB,1
TRISGPB_TRISB4,TRISGPB,4
TRISGPB_TRISB5,TRISGPB,5
TRISGPB_TRISB6,TRISGPB,6
TRISGPB_TRISB7,TRISGPB,7
UVLOIE,PIE2,0
OVLOIE,PIE2,1
DRUVIE,PIE2,2
OVIE,PIE2,3
OTIE,PIE2,4
ADIE,PIE2,6
CDSIE,PIE2,7
UVLO0,VINUVLO,0
UVLO1,VINUVLO,1
UVLO2,VINUVLO,2
UVLO3,VINUVLO,3
UVLO4,VINUVLO,4
UVLO5,VINUVLO,5
OVLO0,VINOVLO,0
OVLO1,VINOVLO,1
OVLO2,VINOVLO,2
OVLO3,VINOVLO,3
OVLO4,VINOVLO,4
OVLO5,VINOVLO,5
OVLOINTN,VINCON,0
OVLOINTP,VINCON,1
OVLOOUT,VINCON,2
OVLOEN,VINCON,3
UVLOINTN,VINCON,4
UVLOINTP,VINCON,5
UVLOOUT,VINCON,6
UVLOEN,VINCON,7
CDSINTN,DESATCON,0
CDSINTP,DESATCON,1
CDSOUT,DESATCON,2
CDSOE,DESATCON,3
CDSPOL,DESATCON,4
RESERVED,DESATCON,5
CDSWDE,DESATCON,6
CDSMUX,DESATCON,7
OVINTN,OVCON,0
OVINTP,OVCON,1
OVOUT,OVCON,2
OVEN,OVCON,3
OOV0,OVREFCON,0
OOV1,OVREFCON,1
OOV2,OVREFCON,2
OOV3,OVREFCON,3
OOV4,OVREFCON,4
OOV5,OVREFCON,5
OOV6,OVREFCON,6
OOV7,OVREFCON,7
SLPBY,SLPCRCON,6
WPUGPA0,WPUGPA,0
WPUGPA1,WPUGPA,1
WPUGPA2,WPUGPA,2
WPUGPA3,WPUGPA,3
WPUGPA5,WPUGPA,5
WPUA0,WPUGPA,0
WPUA1,WPUGPA,1
WPUA2,WPUGPA,2
WPUA3,WPUGPA,3
WPUA5,WPUGPA,5
WPUGPB1,WPUGPB,1
WPUGPB4,WPUGPB,4
WPUGPB5,WPUGPB,5
WPUGPB6,WPUGPB,6
WPUGPB7,WPUGPB,7
WPUB1,WPUGPB,1
WPUB4,WPUGPB,4
WPUB5,WPUGPB,5
WPUB6,WPUGPB,6
WPUB7,WPUGPB,7
PWMSTR_SEN,PE1,0
PWMSTR_PEN,PE1,1
ISPUEN,PE1,2
SDRVBY,PE1,4
PDRVBY,PE1,5
SDRVEN,PE1,6
PDRVEN,PE1,7
MSC2,MODECON,3
RFB,MODECON,5
ANAOEN,ABECON,0
EADIS,ABECON,1
DRUVSEL,ABECON,3
DIGOEN,ABECON,7
SEN,SSPCON2,0
RSEN,SSPCON2,1
PEN,SSPCON2,2
RCEN,SSPCON2,3
ACKEN,SSPCON2,4
ACKDT,SSPCON2,5
ACKSTAT,SSPCON2,6
GCEN,SSPCON2,7
DHEN,SSPCON3,0
AHEN,SSPCON3,1
SBCDE,SSPCON3,2
SDAHT,SSPCON3,3
BOEN,SSPCON3,4
SCIE,SSPCON3,5
PCIE,SSPCON3,6
ACKTIM,SSPCON3,7
BF,SSPSTAT,0
UA,SSPSTAT,1
R_NOT_W,SSPSTAT,2
S,SSPSTAT,3
P,SSPSTAT,4
D_NOT_A,SSPSTAT,5
CKE,SSPSTAT,6
SMP,SSPSTAT,7
VRSPCAL0,VRSPCAL,0
VRSPCAL1,VRSPCAL,1
VRSPCAL2,VRSPCAL,2
VRSPCAL3,VRSPCAL,3
VRSPCAL4,VRSPCAL,4
VR2SPCAL0,VR2SPCAL,0
VR2SPCAL1,VR2SPCAL,1
VR2SPCAL2,VR2SPCAL,2
VR2SPCAL3,VR2SPCAL,3
VR2SPCAL4,VR2SPCAL,4
SPBRG0,SPBRG,0
SPBRG1,SPBRG,1
SPBRG2,SPBRG,2
SPBRG3,SPBRG,3
SPBRG4,SPBRG,4
SPBRG5,SPBRG,5
SPBRG6,SPBRG,6
SPBRG7,SPBRG,7
TX9D,TXSTA,0
TRMT,TXSTA,1
BRGH,TXSTA,2
SYNC,TXSTA,4
TXEN,TXSTA,5
TX9,TXSTA,6
CSRC,TXSTA,7
RX9D,RCSTA,0
OERR,RCSTA,1
FERR,RCSTA,2
ADDEN,RCSTA,3
CREN,RCSTA,4
SREN,RCSTA,5
RX9,RCSTA,6
SPEN,RCSTA,7
IOCA0,IOCA,0
IOCA1,IOCA,1
IOCA2,IOCA,2
IOCA3,IOCA,3
IOCA5,IOCA,5
IOCA6,IOCA,6
IOCA7,IOCA,7
IOCB0,IOCB,0
IOCB1,IOCB,1
IOCB4,IOCB,4
IOCB5,IOCB,5
IOCB6,IOCB,6
IOCB7,IOCB,7
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA3,ANSELA,3
ANSB1,ANSELB,1
ANSB4,ANSELB,4
ANSB5,ANSELB,5
ANSB6,ANSELB,6
RD,PMCON1,0
WR,PMCON1,1
WREN,PMCON1,2
CALSEL,PMCON1,6
PMADRL0,PMADRL,0
PMADRL1,PMADRL,1
PMADRL2,PMADRL,2
PMADRL3,PMADRL,3
PMADRL4,PMADRL,4
PMADRL5,PMADRL,5
PMADRL6,PMADRL,6
PMADRL7,PMADRL,7
PMADRH0,PMADRH,0
PMADRH1,PMADRH,1
PMADRH2,PMADRH,2
PMADRH3,PMADRH,3
PMDATL0,PMDATL,0
PMDATL1,PMDATL,1
PMDATL2,PMDATL,2
PMDATL3,PMDATL,3
PMDATL4,PMDATL,4
PMDATL5,PMDATL,5
PMDATL6,PMDATL,6
PMDATL7,PMDATL,7
PMDATH0,PMDATH,0
PMDATH1,PMDATH,1
PMDATH2,PMDATH,2
PMDATH3,PMDATH,3
PMDATH4,PMDATH,4
PMDATH5,PMDATH,5
PMDATH6,PMDATH,6
PMDATH7,PMDATH,7
DSTCAL0,DSTCAL,0
DSTCAL1,DSTCAL,1
DSTCAL2,DSTCAL,2
DSTCAL3,DSTCAL,3
DSTCAL4,DSTCAL,4
RFBCAL0,RFBTCAL,0
RFBCAL1,RFBTCAL,1
RFBCAL2,RFBTCAL,2
RFBCAL3,RFBTCAL,3
RFBCAL4,RFBTCAL,4
RFBCAL5,RFBTCAL,5
FCALT0,OSCCAL,0
FCALT1,OSCCAL,1
FCALT2,OSCCAL,2
FCALT3,OSCCAL,3
FCALT4,OSCCAL,4
FCALT5,OSCCAL,5
FCALT6,OSCCAL,6
DCSCAL0,DCSCAL,0
DCSCAL1,DCSCAL,1
DCSCAL2,DCSCAL,2
DCSCAL3,DCSCAL,3
DCSCAL4,DCSCAL,4
DCSCAL5,DCSCAL,5
DCSCAL6,DCSCAL,6
TTA0,TTACAL,0
TTA1,TTACAL,1
TTA2,TTACAL,2
TTA3,TTACAL,3
BGRT0,BGRCAL,0
BGRT1,BGRCAL,1
BGRT2,BGRCAL,2
BGRT3,BGRCAL,3
BGRT4,BGRCAL,4
EAOFFCAL0,EAOFFCAL,0
EAOFFCAL1,EAOFFCAL,1
EAOFFCAL2,EAOFFCAL,2
EAOFFCAL3,EAOFFCAL,3
EAOFFCAL4,EAOFFCAL,4
AVDDCAL0,AVDDCAL,0
AVDDCAL1,AVDDCAL,1
AVDDCAL2,AVDDCAL,2
AVDDCAL3,AVDDCAL,3
A2GCAL0,A2GCAL,0
A2GCAL1,A2GCAL,1
A2GCAL2,A2GCAL,2
A2GCAL3,A2GCAL,3
OVRSPCAL0,OVRSPCAL,0
OVRSPCAL1,OVRSPCAL,1
OVRSPCAL2,OVRSPCAL,2
OVRSPCAL3,OVRSPCAL,3
OVRSPCAL4,OVRSPCAL,4

[FreeRAM]

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.

[Pins-TQFP]
9,MCLR
49,OSC1
50,OSC2
11,Vss
12,Vdd
25,AVdd
26,AVss
31,Vss
32,Vdd
48,Vdd
51,Vss
70,Vss
71,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
WDTE=OFF,ON
PWRTE=ON,OFF
MCLRE=OFF,ON
CP=ON,OFF
BOREN=OFF,ON
WRT=ALL,HALF,BOOT,OFF

[Config]
'For details of the config addresses see the microcontroller datasheet
WDTE_OFF,1,16375
WDTE_ON,1,16383
PWRTE_ON,1,16367
PWRTE_OFF,1,16383
MCLRE_OFF,1,16351
MCLRE_ON,1,16383
CP_ON,1,16319
CP_OFF,1,16383
BOREN_OFF,1,16127
BOREN_ON,1,16383
WRT_ALL,1,13311
WRT_HALF,1,14335
WRT_BOOT,1,15359
WRT_OFF,1,16383
DEVID1,1,8198
IDLOC0,1,8192
IDLOC1,1,8193
IDLOC2,1,8194
IDLOC3,1,8195

