{
    "DESIGN_NAME": "pes_seq_det_ml_fsm",
    "VERILOG_FILES": "dir::src/pes_seq_det_ml_fsm.v",
    "CLOCK_PORT": "clock",
    "CLOCK_PERIOD": 10.0,
    "DIE_AREA": "0 0 500 500",
    "FP_SIZING": "absolute",
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "DESIGN_IS_CORE": true
}
