#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 12 18:32:03 2020
# Process ID: 13472
# Current directory: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.runs/synth_1
# Command line: vivado.exe -log sorter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sorter.tcl
# Log file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.runs/synth_1/sorter.vds
# Journal file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sorter.tcl -notrace
Command: synth_design -top sorter -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 884.324 ; gain = 234.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sorter' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/new/sorter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ram_8x16' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/new/ram_8x16.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ram_8x16' (1#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/new/ram_8x16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_init.vhd:13' bound to instance 'Initialize' of component 'oled_init' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ctrl.vhd:77]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_init.vhd:92]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (2#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_init.vhd:100]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (4#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:14' bound to instance 'Example' of component 'oled_ex' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ctrl.vhd:88]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:29]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:180]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:189]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/ascii_rom.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (5#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/ascii_rom.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (6#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ctrl.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (7#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ctrl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'sorter' (8#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/new/sorter.vhd:62]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
WARNING: [Synth 8-3331] design oled_ex has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 963.125 ; gain = 313.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 963.125 ; gain = 313.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 963.125 ; gain = 313.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 963.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/constrs_1/imports/constraints/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/constrs_1/imports/constraints/constraints.xdc:22]
Finished Parsing XDC File [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/constrs_1/imports/constraints/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/constrs_1/imports/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sorter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sorter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1080.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[3,14][7:0]' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.srcs/sources_1/imports/rtl/oled_ex.vhd:226]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'oled_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sorter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    send |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'oled_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                    0000000000001 |                             0000
                      s1 |                    0000000000010 |                             0001
                      s9 |                    0000000000100 |                             1001
                     s10 |                    0000000001000 |                             1010
                     s11 |                    0000000010000 |                             1011
                     s12 |                    0000000100000 |                             1100
                      s2 |                    0000001000000 |                             0010
                      s3 |                    0000010000000 |                             0011
                      s4 |                    0000100000000 |                             0100
                      s5 |                    0001000000000 |                             0101
                      s6 |                    0010000000000 |                             0110
                      s7 |                    0100000000000 |                             0111
                      s8 |                    1000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sorter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	  35 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  35 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 9     
	  13 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 23    
	  28 Input      1 Bit        Muxes := 10    
	  35 Input      1 Bit        Muxes := 15    
	  13 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 13    
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oled_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  35 Input     11 Bit        Muxes := 1     
	  35 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	  35 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  35 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 2     
Module oled_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register Example/temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/ascii0_reg[5]' (FDE) to 'oled_ctrl0/Example/ascii1_reg[5]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,15][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,15][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,15][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,15][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,14][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,14][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,14][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,14][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,13][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,13][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,13][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,12][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,12][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,12][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,11][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,11][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,11][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,11][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,10][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,10][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,10][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,10][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,9][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,9][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,9][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,9][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,8][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,8][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,8][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,7][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,7][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,7][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,7][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,6][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,6][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,6][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,6][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,5][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,5][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,5][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,5][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,4][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,4][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,4][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,4][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,3][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,3][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,3][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,2][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,2][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,2][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,1][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,1][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,1][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,0][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,0][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,0][7]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,15][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,15][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,14][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,14][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,14][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,14][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,14][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,14][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,14][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,14][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,13][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,13][3]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,13][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,13][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,13][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,13][4]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,12][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,12][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,12][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,12][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,12][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,12][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,12][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,11][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,11][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,11][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,11][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,10][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,10][3]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,10][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,10][6]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,10][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,10][4]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,10][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,9][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,9][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,9][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,9][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,8][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,8][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,8][3]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,8][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,8][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,7][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,7][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,7][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,7][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,6][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,6][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,6][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,6][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,6][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,6][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[0,5][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,5][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,5][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,5][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[3,5][4]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[1,4][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[1,4][2]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[2,4][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[2,4][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,4][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Synth 8-3886] merging instance 'oled_ctrl0/Example/current_screen_reg[3,3][0]' (FDE) to 'oled_ctrl0/Example/current_screen_reg[0,15][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\oled_ctrl0/Example/current_screen_reg[2,0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oled_ctrl0/Example/current_screen_reg[3,4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oled_ctrl0/Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\oled_ctrl0/Example/temp_delay_ms_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oled_ctrl0/Example/temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oled_ctrl0/Example/after_page_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oled_ctrl0/Initialize/temp_dc_reg )
WARNING: [Synth 8-3332] Sequential element (oled_ctrl0/Initialize/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (oled_ctrl0/Initialize/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (oled_ctrl0/Example/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (oled_ctrl0/Example/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module sorter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------------+---------------+----------------+
|Module Name | RTL Object                     | Depth x Width | Implemented As | 
+------------+--------------------------------+---------------+----------------+
|oled_init   | after_state                    | 32x1          | LUT            | 
|oled_init   | after_state                    | 32x5          | LUT            | 
|oled_init   | temp_sdata                     | 32x1          | LUT            | 
|oled_init   | temp_sdata                     | 32x8          | LUT            | 
|oled_ex     | after_state                    | 64x1          | LUT            | 
|oled_ctrl   | Initialize/after_state         | 32x5          | LUT            | 
|oled_ctrl   | Initialize/temp_sdata          | 32x8          | LUT            | 
|oled_ctrl   | Initialize/after_state         | 32x1          | LUT            | 
|oled_ctrl   | Initialize/temp_sdata          | 32x1          | LUT            | 
|oled_ctrl   | Example/after_state            | 64x1          | LUT            | 
|oled_ctrl   | Example/char_lib_comp/dout_reg | 1024x8        | Block RAM      | 
+------------+--------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------+-----------+----------------------+---------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------+-----------+----------------------+---------------+
|sorter      | ram0/RAM_reg | Implied   | 16 x 8               | RAM16X1S x 8	 | 
+------------+--------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1080.414 ; gain = 430.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1085.973 ; gain = 436.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------+-----------+----------------------+---------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------+-----------+----------------------+---------------+
|sorter      | ram0/RAM_reg | Implied   | 16 x 8               | RAM16X1S x 8	 | 
+------------+--------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance oled_ctrl0/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1093.148 ; gain = 443.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1098.938 ; gain = 449.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1098.938 ; gain = 449.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.938 ; gain = 449.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.938 ; gain = 449.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.941 ; gain = 449.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.941 ; gain = 449.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |LUT1     |    16|
|4     |LUT2     |    25|
|5     |LUT3     |    52|
|6     |LUT4     |    84|
|7     |LUT5     |    87|
|8     |LUT6     |   107|
|9     |MUXF7    |    12|
|10    |RAM16X1S |     8|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   292|
|13    |FDSE     |    14|
|14    |IBUF     |     3|
|15    |OBUF     |     7|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-----------+------+
|      |Instance            |Module     |Cells |
+------+--------------------+-----------+------+
|1     |top                 |           |   728|
|2     |  oled_ctrl0        |oled_ctrl  |   586|
|3     |    Example         |oled_ex    |   419|
|4     |      char_lib_comp |ascii_rom  |     5|
|5     |      delay_comp    |delay_0    |    60|
|6     |      spi_comp      |spi_ctrl_1 |    48|
|7     |    Initialize      |oled_init  |   163|
|8     |      delay_comp    |delay      |    61|
|9     |      spi_comp      |spi_ctrl   |    49|
|10    |  ram0              |ram_8x16   |    16|
+------+--------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.941 ; gain = 449.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.941 ; gain = 331.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1098.941 ; gain = 449.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1098.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1098.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1098.941 ; gain = 770.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1098.941 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A6_problem1/A6_problem1.runs/synth_1/sorter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sorter_utilization_synth.rpt -pb sorter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 18:33:15 2020...
