INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:09:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 buffer114/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer106/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.104ns (14.593%)  route 6.461ns (85.407%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2282, unset)         0.508     0.508    buffer114/control/clk
    SLICE_X18Y86         FDRE                                         r  buffer114/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer114/control/fullReg_reg/Q
                         net (fo=53, routed)          0.542     1.304    buffer212/fifo/fullReg
    SLICE_X19Y86         LUT5 (Prop_lut5_I2_O)        0.051     1.355 r  buffer212/fifo/Memory[0][4]_i_3__2/O
                         net (fo=2, routed)           0.500     1.855    buffer212/fifo/Memory[0][4]_i_3__2_n_0
    SLICE_X21Y86         LUT5 (Prop_lut5_I4_O)        0.139     1.994 r  buffer212/fifo/transmitValue_i_5__31/O
                         net (fo=32, routed)          1.018     3.012    buffer214/fifo/Memory_reg[0][0]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.131     3.143 f  buffer214/fifo/transmitValue_i_5__25/O
                         net (fo=3, routed)           0.311     3.454    buffer225/fifo/cond_br134_falseOut_valid
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.497 f  buffer225/fifo/transmitValue_i_4__35/O
                         net (fo=1, routed)           0.174     3.670    fork0/generateBlocks[2].regblock/cond_br140_trueOut_valid
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.043     3.713 f  fork0/generateBlocks[2].regblock/transmitValue_i_3__31/O
                         net (fo=2, routed)           0.260     3.974    fork0/generateBlocks[2].regblock/mux51_outs_valid
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.043     4.017 f  fork0/generateBlocks[2].regblock/fullReg_i_2__18/O
                         net (fo=4, routed)           0.315     4.331    init35/control/buffer74_outs_valid
    SLICE_X37Y89         LUT5 (Prop_lut5_I3_O)        0.043     4.374 f  init35/control/i__i_7/O
                         net (fo=4, routed)           0.346     4.720    init42/control/buffer82_outs_valid
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.043     4.763 f  init42/control/i__i_2__0/O
                         net (fo=7, routed)           0.653     5.416    fork75/generateBlocks[1].regblock/buffer101_outs_valid
    SLICE_X16Y91         LUT6 (Prop_lut6_I4_O)        0.043     5.459 f  fork75/generateBlocks[1].regblock/join_inputs/Head[0]_i_3__0/O
                         net (fo=1, routed)           0.300     5.758    buffer196/fifo/shli26_result_ready
    SLICE_X15Y91         LUT5 (Prop_lut5_I4_O)        0.043     5.801 f  buffer196/fifo/join_inputs/Head[0]_i_2__2/O
                         net (fo=5, routed)           0.441     6.242    fork83/control/generateBlocks[2].regblock/buffer197_outs_ready
    SLICE_X11Y88         LUT3 (Prop_lut3_I1_O)        0.054     6.296 r  fork83/control/generateBlocks[2].regblock/transmitValue_i_2__19/O
                         net (fo=2, routed)           0.700     6.997    fork83/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.131     7.128 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_3__10/O
                         net (fo=13, routed)          0.427     7.554    fork82/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X23Y88         LUT6 (Prop_lut6_I3_O)        0.043     7.597 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.476     8.073    buffer106/dataReg_reg[0]_0[0]
    SLICE_X25Y86         FDRE                                         r  buffer106/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2282, unset)         0.483    14.183    buffer106/clk
    SLICE_X25Y86         FDRE                                         r  buffer106/dataReg_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X25Y86         FDRE (Setup_fdre_C_CE)      -0.194    13.953    buffer106/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  5.880    




