{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668475225523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668475225535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 19:20:25 2022 " "Processing started: Mon Nov 14 19:20:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668475225535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475225535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_AUTO -c ALU_AUTO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_AUTO -c ALU_AUTO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475225535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668475226684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668475226684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arqUL " "Found design unit 1: UL-arqUL" {  } { { "UL.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246502 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UA-arqUA " "Found design unit 1: UA-arqUA" {  } { { "UA.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246504 ""} { "Info" "ISGN_ENTITY_NAME" "1 UA " "Found entity 1: UA" {  } { { "UA.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM-arqSUM " "Found design unit 1: SUM-arqSUM" {  } { { "SUM.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SUM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246506 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM " "Found entity 1: SUM" {  } { { "SUM.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SUM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss74.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss74.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SS7_4-arqSS7_4 " "Found design unit 1: SS7_4-arqSS7_4" {  } { { "SS74.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SS74.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246508 ""} { "Info" "ISGN_ENTITY_NAME" "1 SS7_4 " "Found entity 1: SS7_4" {  } { { "SS74.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SS74.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SS7-arqSS7 " "Found design unit 1: SS7-arqSS7" {  } { { "SS7.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SS7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246510 ""} { "Info" "ISGN_ENTITY_NAME" "1 SS7 " "Found entity 1: SS7" {  } { { "SS7.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SS7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-arqMUX4x1 " "Found design unit 1: MUX4x1-arqMUX4x1" {  } { { "MUX4x1.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/MUX4x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246512 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Found entity 1: MUX4x1" {  } { { "MUX4x1.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/MUX4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arqMUX2x1 " "Found design unit 1: MUX2x1-arqMUX2x1" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/MUX2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246513 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/MUX2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVF-arqDIVF " "Found design unit 1: DIVF-arqDIVF" {  } { { "DIVF.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/DIVF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246514 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVF " "Found entity 1: DIVF" {  } { { "DIVF.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/DIVF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-arqCONTADOR " "Found design unit 1: CONTADOR-arqCONTADOR" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONTADOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246516 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONTADOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT-arqCONT " "Found design unit 1: CONT-arqCONT" {  } { { "CONT.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246518 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT " "Found entity 1: CONT" {  } { { "CONT.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluauto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluauto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_AUTO-arqALU_AUTO " "Found design unit 1: ALU_AUTO-arqALU_AUTO" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246519 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_AUTO " "Found entity 1: ALU_AUTO" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arqALU " "Found design unit 1: ALU-arqALU" {  } { { "ALU.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668475246521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475246521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_AUTO " "Elaborating entity \"ALU_AUTO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668475246603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CONTADOR CONTADOR:u0 A:arqcontador " "Elaborating entity \"CONTADOR\" using architecture \"A:arqcontador\" for hierarchy \"CONTADOR:u0\"" {  } { { "ALUAUTO.vhd" "u0" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DIVF CONTADOR:u0\|DIVF:u1 A:arqdivf " "Elaborating entity \"DIVF\" using architecture \"A:arqdivf\" for hierarchy \"CONTADOR:u0\|DIVF:u1\"" {  } { { "CONTADOR.vhd" "u1" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONTADOR.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CONT CONTADOR:u0\|CONT:u2 A:arqcont " "Elaborating entity \"CONT\" using architecture \"A:arqcont\" for hierarchy \"CONTADOR:u0\|CONT:u2\"" {  } { { "CONTADOR.vhd" "u2" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/CONTADOR.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:u1 A:arqalu " "Elaborating entity \"ALU\" using architecture \"A:arqalu\" for hierarchy \"ALU:u1\"" {  } { { "ALUAUTO.vhd" "u1" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UA ALU:u1\|UA:u0 A:arqua " "Elaborating entity \"UA\" using architecture \"A:arqua\" for hierarchy \"ALU:u1\|UA:u0\"" {  } { { "ALU.vhd" "u0" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALU.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX4x1 ALU:u1\|UA:u0\|MUX4x1:u1 A:arqmux4x1 " "Elaborating entity \"MUX4x1\" using architecture \"A:arqmux4x1\" for hierarchy \"ALU:u1\|UA:u0\|MUX4x1:u1\"" {  } { { "UA.vhd" "u1" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UA.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SUM ALU:u1\|UA:u0\|SUM:u2 A:arqsum " "Elaborating entity \"SUM\" using architecture \"A:arqsum\" for hierarchy \"ALU:u1\|UA:u0\|SUM:u2\"" {  } { { "UA.vhd" "u2" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/UA.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL ALU:u1\|UL:u1 A:arqul " "Elaborating entity \"UL\" using architecture \"A:arqul\" for hierarchy \"ALU:u1\|UL:u1\"" {  } { { "ALU.vhd" "u1" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALU.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX2x1 ALU:u1\|MUX2x1:u2 A:arqmux2x1 " "Elaborating entity \"MUX2x1\" using architecture \"A:arqmux2x1\" for hierarchy \"ALU:u1\|MUX2x1:u2\"" {  } { { "ALU.vhd" "u2" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALU.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SS7 SS7:u2 A:arqss7 " "Elaborating entity \"SS7\" using architecture \"A:arqss7\" for hierarchy \"SS7:u2\"" {  } { { "ALUAUTO.vhd" "u2" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246713 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c SS7.vhd(6) " "VHDL Signal Declaration warning at SS7.vhd(6): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SS7.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/SS7.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668475246714 "|ALU_AUTO|SS7:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SS7_4 SS7_4:u5 A:arqss7_4 " "Elaborating entity \"SS7_4\" using architecture \"A:arqss7_4\" for hierarchy \"SS7_4:u5\"" {  } { { "ALUAUTO.vhd" "u5" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475246721 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[0\] VCC " "Pin \"SS4\[0\]\" is stuck at VCC" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[1\] VCC " "Pin \"SS4\[1\]\" is stuck at VCC" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[2\] VCC " "Pin \"SS4\[2\]\" is stuck at VCC" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[3\] GND " "Pin \"SS4\[3\]\" is stuck at GND" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[4\] VCC " "Pin \"SS4\[4\]\" is stuck at VCC" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[5\] VCC " "Pin \"SS4\[5\]\" is stuck at VCC" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS4\[6\] GND " "Pin \"SS4\[6\]\" is stuck at GND" {  } { { "ALUAUTO.vhd" "" { Text "C:/Users/miria/DISEÑO DIGITAL/AUTO_ALU/ALUAUTO.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668475247355 "|ALU_AUTO|SS4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668475247355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668475247443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668475248290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668475248290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668475248461 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668475248461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668475248461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668475248461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668475248485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 19:20:48 2022 " "Processing ended: Mon Nov 14 19:20:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668475248485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668475248485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668475248485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668475248485 ""}
