
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -966 day(s)
INFO: [Device-25] Loading parts and site information from /CMC/tools/xilinx/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/CMC/tools/xilinx/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/CMC/tools/xilinx/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source /home/student1/mppatel/Downloads/Project2PingPong/pa.fromNetlist.tcl
# create_project -name Project2PingPong -dir "/home/student1/mppatel/Downloads/Project2PingPong/planAhead_run_1" -part xc3s500efg320-5
Parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/CMC/tools/xilinx/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
ERROR: 'rdi::source' was cancelled
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
