(edif shiyan_11
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 28 23 51 20)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure shiyan_11.ngc shiyan_11.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library shiyan_11_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell shiyan_11
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port mr
              (direction INPUT)
            )
            (port load
              (direction INPUT)
            )
            (port en
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port co
              (direction OUTPUT)
            )
            (port (array (rename d "d<3:0>") 4)
              (direction INPUT))
            (port (array (rename q "q<3:0>") 4)
              (direction OUTPUT))
            (designator "xc7a100t-3-fgg484")
            (property TYPE (string "shiyan_11") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:d<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:q<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "shiyan_11_shiyan_11") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename co_renamed_0 "co")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_n0036_inv1 "_n0036_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename load_d_3__AND_1_o1 "load_d[3]_AND_1_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___load_d[3]_AND_1_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename load_d_0__AND_7_o1 "load_d[0]_AND_7_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___load_d[0]_AND_7_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename load_d_2__AND_3_o1 "load_d[2]_AND_3_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___load_d[2]_AND_3_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename load_d_1__AND_5_o1 "load_d[1]_AND_5_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___load_d[1]_AND_5_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename load_d_1__AND_6_o1 "load_d[1]_AND_6_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___load_d[1]_AND_5_o1") (owner "Xilinx"))
              (property INIT (string "57") (owner "Xilinx"))
            )
            (instance (rename load_d_3__AND_2_o1 "load_d[3]_AND_2_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___load_d[3]_AND_1_o1") (owner "Xilinx"))
              (property INIT (string "57") (owner "Xilinx"))
            )
            (instance (rename load_d_2__AND_4_o1 "load_d[2]_AND_4_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___load_d[2]_AND_3_o1") (owner "Xilinx"))
              (property INIT (string "57") (owner "Xilinx"))
            )
            (instance (rename load_d_0__AND_8_o1 "load_d[0]_AND_8_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___load_d[0]_AND_7_o1") (owner "Xilinx"))
              (property INIT (string "57") (owner "Xilinx"))
            )
            (instance (rename q_3__q_3__mux_1_OUT_3_1 "q[3]_q[3]_mux_1_OUT<3>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename d_3_IBUF_renamed_1 "d_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_2_IBUF_renamed_2 "d_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_1_IBUF_renamed_3 "d_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_0_IBUF_renamed_4 "d_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mr_IBUF_renamed_5 "mr_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename load_IBUF_renamed_6 "load_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename en_IBUF_renamed_7 "en_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename co_OBUF_renamed_8 "co_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_2_LDC_renamed_9 "q_2_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_2_C_2_renamed_10 "q_2_C_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_2_P_2_renamed_11 "q_2_P_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_21
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename q_3_LDC_renamed_12 "q_3_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_3_C_3_renamed_13 "q_3_C_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_3_P_3_renamed_14 "q_3_P_3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_31
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename q_1_LDC_renamed_15 "q_1_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_1_C_1_renamed_16 "q_1_C_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_1_P_1_renamed_17 "q_1_P_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_11
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename q_0_LDC_renamed_18 "q_0_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_0_C_0_renamed_19 "q_0_C_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_0_P_0_renamed_20 "q_0_P_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_01
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___q_01") (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_3__mux_1_OUT11 "Mmux_q[3]_q[3]_mux_1_OUT11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___q_01") (owner "Xilinx"))
              (property INIT (string "2D78") (owner "Xilinx"))
            )
            (instance (rename Madd_n0033_cy_3_11 "Madd_n0033_cy<3>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D800000000000000") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_3__mux_1_OUT21 "Mmux_q[3]_q[3]_mux_1_OUT21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "27D8D8D8") (owner "Xilinx"))
            )
            (instance (rename q_3__q_3__mux_1_OUT_2_1 "q[3]_q[3]_mux_1_OUT<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569AFC30FC30FC30") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_21 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mr_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net d_3_IBUF
              (joined
                (portRef I2 (instanceRef load_d_3__AND_1_o1))
                (portRef I1 (instanceRef load_d_3__AND_2_o1))
                (portRef O (instanceRef d_3_IBUF_renamed_1))
              )
            )
            (net d_2_IBUF
              (joined
                (portRef I2 (instanceRef load_d_2__AND_3_o1))
                (portRef I1 (instanceRef load_d_2__AND_4_o1))
                (portRef O (instanceRef d_2_IBUF_renamed_2))
              )
            )
            (net d_1_IBUF
              (joined
                (portRef I2 (instanceRef load_d_1__AND_5_o1))
                (portRef I1 (instanceRef load_d_1__AND_6_o1))
                (portRef O (instanceRef d_1_IBUF_renamed_3))
              )
            )
            (net d_0_IBUF
              (joined
                (portRef I2 (instanceRef load_d_0__AND_7_o1))
                (portRef I1 (instanceRef load_d_0__AND_8_o1))
                (portRef O (instanceRef d_0_IBUF_renamed_4))
              )
            )
            (net mr_IBUF
              (joined
                (portRef I1 (instanceRef load_d_3__AND_1_o1))
                (portRef I1 (instanceRef load_d_0__AND_7_o1))
                (portRef I1 (instanceRef load_d_2__AND_3_o1))
                (portRef I1 (instanceRef load_d_1__AND_5_o1))
                (portRef I0 (instanceRef load_d_1__AND_6_o1))
                (portRef I0 (instanceRef load_d_3__AND_2_o1))
                (portRef I0 (instanceRef load_d_2__AND_4_o1))
                (portRef I0 (instanceRef load_d_0__AND_8_o1))
                (portRef O (instanceRef mr_IBUF_renamed_5))
                (portRef I (instanceRef mr_inv1_INV_0))
              )
            )
            (net load_IBUF
              (joined
                (portRef I0 (instanceRef &_n0036_inv1))
                (portRef I0 (instanceRef load_d_3__AND_1_o1))
                (portRef I0 (instanceRef load_d_0__AND_7_o1))
                (portRef I0 (instanceRef load_d_2__AND_3_o1))
                (portRef I0 (instanceRef load_d_1__AND_5_o1))
                (portRef I2 (instanceRef load_d_1__AND_6_o1))
                (portRef I2 (instanceRef load_d_3__AND_2_o1))
                (portRef I2 (instanceRef load_d_2__AND_4_o1))
                (portRef I2 (instanceRef load_d_0__AND_8_o1))
                (portRef O (instanceRef load_IBUF_renamed_6))
              )
            )
            (net en_IBUF
              (joined
                (portRef I1 (instanceRef &_n0036_inv1))
                (portRef O (instanceRef en_IBUF_renamed_7))
                (portRef I2 (instanceRef Mmux_q_3__q_3__mux_1_OUT11))
                (portRef I3 (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
                (portRef I0 (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef I0 (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef co_renamed_0))
                (portRef C (instanceRef q_2_C_2_renamed_10))
                (portRef C (instanceRef q_2_P_2_renamed_11))
                (portRef C (instanceRef q_3_C_3_renamed_13))
                (portRef C (instanceRef q_3_P_3_renamed_14))
                (portRef C (instanceRef q_1_C_1_renamed_16))
                (portRef C (instanceRef q_1_P_1_renamed_17))
                (portRef C (instanceRef q_0_C_0_renamed_19))
                (portRef C (instanceRef q_0_P_0_renamed_20))
                (portRef O (instanceRef clk_BUFGP_renamed_21))
              )
            )
            (net co_OBUF
              (joined
                (portRef Q (instanceRef co_renamed_0))
                (portRef I (instanceRef co_OBUF_renamed_8))
              )
            )
            (net (rename q_3__q_3__mux_1_OUT_3_ "q[3]_q[3]_mux_1_OUT<3>")
              (joined
                (portRef O (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef D (instanceRef q_3_C_3_renamed_13))
                (portRef D (instanceRef q_3_P_3_renamed_14))
              )
            )
            (net (rename q_3__q_3__mux_1_OUT_2_ "q[3]_q[3]_mux_1_OUT<2>")
              (joined
                (portRef D (instanceRef q_2_C_2_renamed_10))
                (portRef D (instanceRef q_2_P_2_renamed_11))
                (portRef O (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net (rename q_3__q_3__mux_1_OUT_1_ "q[3]_q[3]_mux_1_OUT<1>")
              (joined
                (portRef D (instanceRef q_1_C_1_renamed_16))
                (portRef D (instanceRef q_1_P_1_renamed_17))
                (portRef O (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
              )
            )
            (net (rename q_3__q_3__mux_1_OUT_0_ "q[3]_q[3]_mux_1_OUT<0>")
              (joined
                (portRef D (instanceRef q_0_C_0_renamed_19))
                (portRef D (instanceRef q_0_P_0_renamed_20))
                (portRef O (instanceRef Mmux_q_3__q_3__mux_1_OUT11))
              )
            )
            (net (rename load_d_3__AND_1_o "load_d[3]_AND_1_o")
              (joined
                (portRef O (instanceRef load_d_3__AND_1_o1))
                (portRef G (instanceRef q_3_LDC_renamed_12))
                (portRef PRE (instanceRef q_3_P_3_renamed_14))
              )
            )
            (net (rename load_d_2__AND_3_o "load_d[2]_AND_3_o")
              (joined
                (portRef O (instanceRef load_d_2__AND_3_o1))
                (portRef G (instanceRef q_2_LDC_renamed_9))
                (portRef PRE (instanceRef q_2_P_2_renamed_11))
              )
            )
            (net (rename load_d_1__AND_5_o "load_d[1]_AND_5_o")
              (joined
                (portRef O (instanceRef load_d_1__AND_5_o1))
                (portRef G (instanceRef q_1_LDC_renamed_15))
                (portRef PRE (instanceRef q_1_P_1_renamed_17))
              )
            )
            (net (rename load_d_0__AND_7_o "load_d[0]_AND_7_o")
              (joined
                (portRef O (instanceRef load_d_0__AND_7_o1))
                (portRef G (instanceRef q_0_LDC_renamed_18))
                (portRef PRE (instanceRef q_0_P_0_renamed_20))
              )
            )
            (net (rename load_d_3__AND_2_o "load_d[3]_AND_2_o")
              (joined
                (portRef O (instanceRef load_d_3__AND_2_o1))
                (portRef CLR (instanceRef q_3_LDC_renamed_12))
                (portRef CLR (instanceRef q_3_C_3_renamed_13))
              )
            )
            (net (rename load_d_2__AND_4_o "load_d[2]_AND_4_o")
              (joined
                (portRef O (instanceRef load_d_2__AND_4_o1))
                (portRef CLR (instanceRef q_2_LDC_renamed_9))
                (portRef CLR (instanceRef q_2_C_2_renamed_10))
              )
            )
            (net (rename load_d_1__AND_6_o "load_d[1]_AND_6_o")
              (joined
                (portRef O (instanceRef load_d_1__AND_6_o1))
                (portRef CLR (instanceRef q_1_LDC_renamed_15))
                (portRef CLR (instanceRef q_1_C_1_renamed_16))
              )
            )
            (net (rename load_d_0__AND_8_o "load_d[0]_AND_8_o")
              (joined
                (portRef O (instanceRef load_d_0__AND_8_o1))
                (portRef CLR (instanceRef q_0_LDC_renamed_18))
                (portRef CLR (instanceRef q_0_C_0_renamed_19))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef q_2_LDC_renamed_9))
                (portRef D (instanceRef q_3_LDC_renamed_12))
                (portRef D (instanceRef q_1_LDC_renamed_15))
                (portRef D (instanceRef q_0_LDC_renamed_18))
              )
            )
            (net mr_inv
              (joined
                (portRef CLR (instanceRef co_renamed_0))
                (portRef O (instanceRef mr_inv1_INV_0))
              )
            )
            (net (rename &_n0036_inv "_n0036_inv")
              (joined
                (portRef CE (instanceRef co_renamed_0))
                (portRef O (instanceRef &_n0036_inv1))
              )
            )
            (net q_0
              (joined
                (portRef I (instanceRef q_0_OBUF))
                (portRef O (instanceRef q_01))
                (portRef I4 (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
                (portRef I4 (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef I5 (instanceRef Madd_n0033_cy_3_11))
                (portRef I5 (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net q_1
              (joined
                (portRef I3 (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef I (instanceRef q_1_OBUF))
                (portRef O (instanceRef q_11))
                (portRef I4 (instanceRef q_3__q_3__mux_1_OUT_2_1))
                (portRef I4 (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net q_2
              (joined
                (portRef I (instanceRef q_2_OBUF))
                (portRef O (instanceRef q_21))
                (portRef I2 (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef I3 (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net q_3
              (joined
                (portRef I1 (instanceRef q_3__q_3__mux_1_OUT_3_1))
                (portRef I (instanceRef q_3_OBUF))
                (portRef O (instanceRef q_31))
              )
            )
            (net (rename Madd_n0033_cy_3_ "Madd_n0033_cy<3>")
              (joined
                (portRef D (instanceRef co_renamed_0))
                (portRef O (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_21))
              )
            )
            (net (rename d_3_ "d<3>")
              (joined
                (portRef (member d 0))
                (portRef I (instanceRef d_3_IBUF_renamed_1))
              )
            )
            (net (rename d_2_ "d<2>")
              (joined
                (portRef (member d 1))
                (portRef I (instanceRef d_2_IBUF_renamed_2))
              )
            )
            (net (rename d_1_ "d<1>")
              (joined
                (portRef (member d 2))
                (portRef I (instanceRef d_1_IBUF_renamed_3))
              )
            )
            (net (rename d_0_ "d<0>")
              (joined
                (portRef (member d 3))
                (portRef I (instanceRef d_0_IBUF_renamed_4))
              )
            )
            (net mr
              (joined
                (portRef mr)
                (portRef I (instanceRef mr_IBUF_renamed_5))
              )
            )
            (net load
              (joined
                (portRef load)
                (portRef I (instanceRef load_IBUF_renamed_6))
              )
            )
            (net en
              (joined
                (portRef en)
                (portRef I (instanceRef en_IBUF_renamed_7))
              )
            )
            (net (rename q_3_ "q<3>")
              (joined
                (portRef (member q 0))
                (portRef O (instanceRef q_3_OBUF))
              )
            )
            (net (rename q_2_ "q<2>")
              (joined
                (portRef (member q 1))
                (portRef O (instanceRef q_2_OBUF))
              )
            )
            (net (rename q_1_ "q<1>")
              (joined
                (portRef (member q 2))
                (portRef O (instanceRef q_1_OBUF))
              )
            )
            (net (rename q_0_ "q<0>")
              (joined
                (portRef (member q 3))
                (portRef O (instanceRef q_0_OBUF))
              )
            )
            (net co
              (joined
                (portRef co)
                (portRef O (instanceRef co_OBUF_renamed_8))
              )
            )
            (net q_2_LDC
              (joined
                (portRef Q (instanceRef q_2_LDC_renamed_9))
                (portRef I0 (instanceRef q_21))
                (portRef I1 (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net q_2_C_2
              (joined
                (portRef Q (instanceRef q_2_C_2_renamed_10))
                (portRef I2 (instanceRef q_21))
                (portRef I2 (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net q_2_P_2
              (joined
                (portRef Q (instanceRef q_2_P_2_renamed_11))
                (portRef I1 (instanceRef q_21))
                (portRef I3 (instanceRef q_3__q_3__mux_1_OUT_2_1))
              )
            )
            (net q_3_LDC
              (joined
                (portRef Q (instanceRef q_3_LDC_renamed_12))
                (portRef I0 (instanceRef q_31))
                (portRef I0 (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net q_3_C_3
              (joined
                (portRef Q (instanceRef q_3_C_3_renamed_13))
                (portRef I2 (instanceRef q_31))
                (portRef I2 (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net q_3_P_3
              (joined
                (portRef Q (instanceRef q_3_P_3_renamed_14))
                (portRef I1 (instanceRef q_31))
                (portRef I1 (instanceRef Madd_n0033_cy_3_11))
              )
            )
            (net q_1_LDC
              (joined
                (portRef Q (instanceRef q_1_LDC_renamed_15))
                (portRef I0 (instanceRef q_11))
                (portRef I0 (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
              )
            )
            (net q_1_C_1
              (joined
                (portRef Q (instanceRef q_1_C_1_renamed_16))
                (portRef I2 (instanceRef q_11))
                (portRef I2 (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
              )
            )
            (net q_1_P_1
              (joined
                (portRef Q (instanceRef q_1_P_1_renamed_17))
                (portRef I1 (instanceRef q_11))
                (portRef I1 (instanceRef Mmux_q_3__q_3__mux_1_OUT21))
              )
            )
            (net q_0_LDC
              (joined
                (portRef Q (instanceRef q_0_LDC_renamed_18))
                (portRef I0 (instanceRef q_01))
                (portRef I0 (instanceRef Mmux_q_3__q_3__mux_1_OUT11))
              )
            )
            (net q_0_C_0
              (joined
                (portRef Q (instanceRef q_0_C_0_renamed_19))
                (portRef I2 (instanceRef q_01))
                (portRef I3 (instanceRef Mmux_q_3__q_3__mux_1_OUT11))
              )
            )
            (net q_0_P_0
              (joined
                (portRef Q (instanceRef q_0_P_0_renamed_20))
                (portRef I1 (instanceRef q_01))
                (portRef I1 (instanceRef Mmux_q_3__q_3__mux_1_OUT11))
              )
            )
          )
      )
    )
  )

  (design shiyan_11
    (cellRef shiyan_11
      (libraryRef shiyan_11_lib)
    )
    (property PART (string "xc7a100t-3-fgg484") (owner "Xilinx"))
  )
)

