//-------------------------------------------------------------------------------------
//
//                             The XRT Project
//
// See LICENSE.TXT for details.
//
//-------------------------------------------------------------------------------------
#pragma once

#include <cstddef>
#include <string_view>
#include <unordered_map>

// File generated by generate-arch-header.py on 2025-04-04
// DO NOT EDIT!!!!

enum class ArchConstant : unsigned int {
	ACCELERATOR_HW_VERSION = 0,
	ACCELERATOR_ID_default = 1,
	ACCELERATOR_PROGRAM_SECTION_STATE_NR_BITS = 2,
	ACCELERATOR_STATE_DEBUG = 3,
	ACCELERATOR_STATE_HALT = 4,
	ACCELERATOR_STATE_LOAD = 5,
	ACCELERATOR_STATE_RUNNING = 6,
	ACTIVATION_REG_NR_BITS = 7,
	ACTIVATION_REG_SIZE = 8,
	ARRAY_ALUCOM_ALUFUNC_NR_BITS = 9,
	ARRAY_ALUCOM_ALUFUNC_POS_LOWER = 10,
	ARRAY_ALUCOM_ALUFUNC_POS_UPPER = 11,
	ARRAY_ALUCOM_ALUFUNC_X_and_Z = 12,
	ARRAY_ALUCOM_ALUFUNC_X_and_nZ = 13,
	ARRAY_ALUCOM_ALUFUNC_X_nand_Z = 14,
	ARRAY_ALUCOM_ALUFUNC_X_nor_Z = 15,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z = 16,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_1 = 17,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_2 = 18,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_3 = 19,
	ARRAY_ALUCOM_ALUFUNC_X_or_Z = 20,
	ARRAY_ALUCOM_ALUFUNC_X_or_nZ = 21,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z = 22,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_1 = 23,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_2 = 24,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_3 = 25,
	ARRAY_ALUCOM_ALUFUNC_ZmYmXmCIN = 26,
	ARRAY_ALUCOM_ALUFUNC_ZpYpXpCIN = 27,
	ARRAY_ALUCOM_ALUFUNC_mZmXmYmCINm1 = 28,
	ARRAY_ALUCOM_ALUFUNC_nX_and_Z = 29,
	ARRAY_ALUCOM_ALUFUNC_nX_or_Z = 30,
	ARRAY_ALUCOM_ALUFUNC_nZpXpYpCIN = 31,
	ARRAY_ALUCOM_CR_IN_SELECT_NR_BITS = 32,
	ARRAY_ALUCOM_CR_IN_SELECT_POS_LOWER = 33,
	ARRAY_ALUCOM_CR_IN_SELECT_POS_UPPER = 34,
	ARRAY_ALUCOM_CR_IN_SELECT_PREV_CARRY = 35,
	ARRAY_ALUCOM_CR_IN_SELECT_VALUE = 36,
	ARRAY_ALUCOM_CR_IN_VALUE_NR_BITS = 37,
	ARRAY_ALUCOM_CR_IN_VALUE_ONE = 38,
	ARRAY_ALUCOM_CR_IN_VALUE_POS_LOWER = 39,
	ARRAY_ALUCOM_CR_IN_VALUE_POS_UPPER = 40,
	ARRAY_ALUCOM_CR_IN_VALUE_ZERO = 41,
	ARRAY_ALUCOM_NR_BITS = 42,
	ARRAY_ALUCOM_OPMODE_POS_LOWER = 43,
	ARRAY_ALUCOM_OPMODE_POS_UPPER = 44,
	ARRAY_ALUCOM_SRC_NR_BITS = 45,
	ARRAY_ALUCOM_SRC_OFF = 46,
	ARRAY_ALUCOM_SRC_ON = 47,
	ARRAY_ALUCOM_SRC_POS_LOWER = 48,
	ARRAY_ALUCOM_SRC_POS_UPPER = 49,
	ARRAY_ALUCOM_WSEL_out_0 = 50,
	ARRAY_ALUCOM_WSEL_out_C = 51,
	ARRAY_ALUCOM_WSEL_out_P = 52,
	ARRAY_ALUCOM_WSEL_out_RND = 53,
	ARRAY_ALUCOM_XSEL_NR_BITS = 54,
	ARRAY_ALUCOM_XSEL_POS_LOWER = 55,
	ARRAY_ALUCOM_XSEL_POS_UPPER = 56,
	ARRAY_ALUCOM_XSEL_out_0 = 57,
	ARRAY_ALUCOM_XSEL_out_AconcatB = 58,
	ARRAY_ALUCOM_XSEL_out_M_with_ysel = 59,
	ARRAY_ALUCOM_XSEL_out_P = 60,
	ARRAY_ALUCOM_YSEL_NR_BITS = 61,
	ARRAY_ALUCOM_YSEL_POS_LOWER = 62,
	ARRAY_ALUCOM_YSEL_POS_UPPER = 63,
	ARRAY_ALUCOM_YSEL_out_0 = 64,
	ARRAY_ALUCOM_YSEL_out_48bff = 65,
	ARRAY_ALUCOM_YSEL_out_C = 66,
	ARRAY_ALUCOM_YSEL_out_M_with_xsel = 67,
	ARRAY_ALUCOM_ZSEL_NR_BITS = 68,
	ARRAY_ALUCOM_ZSEL_POS_LOWER = 69,
	ARRAY_ALUCOM_ZSEL_POS_UPPER = 70,
	ARRAY_ALUCOM_ZSEL_out_0 = 71,
	ARRAY_ALUCOM_ZSEL_out_17bit_shift_P = 72,
	ARRAY_ALUCOM_ZSEL_out_17bit_shift_PCIN = 73,
	ARRAY_ALUCOM_ZSEL_out_C = 74,
	ARRAY_ALUCOM_ZSEL_out_ILLEGAL = 75,
	ARRAY_ALUCOM_ZSEL_out_P = 76,
	ARRAY_ALUCOM_ZSEL_out_PCIN = 77,
	ARRAY_ALUCOM_ZSEL_out_P_macc_extend = 78,
	ARRAY_CARRY_ARITHMETIC = 79,
	ARRAY_CARRY_NOP = 80,
	ARRAY_CARRY_NR = 81,
	ARRAY_CARRY_NR_BITS = 82,
	ARRAY_CARRY_SHIFT = 83,
	ARRAY_CELL_COMMAND_addrAdd_ACC = 84,
	ARRAY_CELL_COMMAND_addrLoad_ACC = 85,
	ARRAY_CELL_COMMAND_addrLoad_DISTR_VAL = 86,
	ARRAY_CELL_COMMAND_addrLoad_NO = 87,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS = 88,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_LOWER = 89,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_UPPER = 90,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_unguarded = 91,
	ARRAY_CELL_COMMAND_addrRegCmdDuplicate = 92,
	ARRAY_CELL_COMMAND_addrRegCmdPOP = 93,
	ARRAY_CELL_MEM_NR_BITS = 94,
	ARRAY_CELL_MEM_SIZE = 95,
	ARRAY_CELL_OPSEL_NR_BITS = 96,
	ARRAY_CELL_OPSEL_NR_OPSEL = 97,
	ARRAY_CELL_OPSEL_sel_ACTIVATION_REG = 98,
	ARRAY_CELL_OPSEL_sel_ADDR_REG_LAYER_0 = 99,
	ARRAY_CELL_OPSEL_sel_BOOL = 100,
	ARRAY_CELL_OPSEL_sel_DEBUG_REG = 101,
	ARRAY_CELL_OPSEL_sel_DISTRVALUE = 102,
	ARRAY_CELL_OPSEL_sel_FLOAT_MANTISSA = 103,
	ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG = 104,
	ARRAY_CELL_OPSEL_sel_INDEX = 105,
	ARRAY_CELL_OPSEL_sel_IO_REG = 106,
	ARRAY_CELL_OPSEL_sel_MEMOUT = 107,
	ARRAY_CELL_OPSEL_sel_ROT_SH_OUT = 108,
	ARRAY_CELL_OPSEL_sel_SCANOUT = 109,
	ARRAY_CELL_OPSEL_sel_SHR1 = 110,
	ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT = 111,
	ARRAY_CELL_OPSEL_sel_STACK_LAYER1 = 112,
	ARRAY_CELL_RALU_DSP_A_in_NR_BITS = 113,
	ARRAY_CELL_RALU_DSP_B_in_NR_BITS = 114,
	ARRAY_CELL_RALU_DSP_C_in_NR_BITS = 115,
	ARRAY_CELL_RALU_DSP_D_in_NR_BITS = 116,
	ARRAY_CELL_RALU_DSP_NR_BITS = 117,
	ARRAY_CELL_RALU_DSP_NR_BITS_unguarded = 118,
	ARRAY_CELL_SHIFT_MSBSEL_ACCMSB = 119,
	ARRAY_CELL_SHIFT_MSBSEL_CARRY = 120,
	ARRAY_CELL_SHIFT_MSBSEL_NR = 121,
	ARRAY_CELL_SHIFT_MSBSEL_NR_BITS = 122,
	ARRAY_CELL_SHIFT_MSBSEL_ZERO = 123,
	ARRAY_CELL_STACK_BIDIRECTIONAL_SR_SIZE = 124,
	ARRAY_DECODE_LOCATION_CONTROLLER = 125,
	ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL = 126,
	ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL = 127,
	ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL = 128,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_WO_BOOL = 129,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_HOLD = 130,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_ZERO = 131,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_WO_BOOL = 132,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_HOLD = 133,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_ZERO = 134,
	ARRAY_GLOBAL_SR_CMD_NOP = 135,
	ARRAY_GLOBAL_SR_CMD_NR_BITS = 136,
	ARRAY_GLOBAL_SR_CMD_NR_FUNCTIONS = 137,
	ARRAY_GLOBAL_SR_CMD_SRSTORE = 138,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_DONT_CARE = 139,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_REDUCTION_out = 140,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_from_CTRL = 141,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_BITS = 142,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_FUNCTIONS = 143,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ROTATE = 144,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ZERO = 145,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_DONT_CARE = 146,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_REDUCTION_out = 147,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_from_CTRL = 148,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_BITS = 149,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_FUNCTIONS = 150,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ROTATE = 151,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ZERO = 152,
	ARRAY_INDEX_NR_BITS = 153,
	ARRAY_LOCAL_SHIFT_REG_BAR_DEFINITION = 154,
	ARRAY_MEM_ADDR_REG_CMD_DUPLICATE = 155,
	ARRAY_MEM_ADDR_REG_CMD_NONE = 156,
	ARRAY_MEM_ADDR_REG_CMD_POP = 157,
	ARRAY_MEM_ADDR_REG_CMD_WRITE = 158,
	ARRAY_MEM_ADDR_REG_NR_BITS = 159,
	ARRAY_MEM_MEMCOM_CMD_ABS_ADDR = 160,
	ARRAY_MEM_MEMCOM_CMD_NONE = 161,
	ARRAY_MEM_MEMCOM_CMD_REL_ADDR = 162,
	ARRAY_MEM_MEMCOM_CMD_REL_ADDR_and_INCREMENT = 163,
	ARRAY_MEM_MEMCOM_SIZE = 164,
	ARRAY_MEM_MEMCOM_SIZE_unguarded = 165,
	ARRAY_NR_CELLS = 166,
	ARRAY_NR_CELLS_minus_one = 167,
	ARRAY_OPMODE_NR_BITS = 168,
	ARRAY_STACK_CMD_POP0_PUSH0 = 169,
	ARRAY_STACK_CMD_POP0_PUSH1 = 170,
	ARRAY_STACK_CMD_POP1_PUSH0 = 171,
	ARRAY_STACK_CMD_POP1_PUSH1 = 172,
	ARRAY_STACK_CMD_POP2_PUSH1 = 173,
	ARRAY_STACK_CMD_POP2_PUSH2 = 174,
	ARRAY_STACK_CMD_SIZE = 175,
	ARRAY_STACK_NR_CMD = 176,
	BOOL_SCAN_OR_HAS_PIPELINE_REGS = 177,
	BOOL_SCAN_OR_NR_PIPELINE_STAGES = 178,
	CONTROLLER_ADDR_REG_NR_LOCATIONS = 179,
	CONTROLLER_ADDR_REG_SELECTOR_NR_BITS = 180,
	CONTROLLER_FLAG_CARRY_NR_BITS = 181,
	CONTROLLER_FLAG_COMPARE_MATCH_NR_BITS = 182,
	CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_LOWER = 183,
	CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_UPPER = 184,
	CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_LOWER = 185,
	CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_UPPER = 186,
	CONTROLLER_FLAG_REGISTER_NR_BITS = 187,
	CONTROLLER_FLAG_REGISTER_NR_FLAGS = 188,
	CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_LOWER = 189,
	CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_UPPER = 190,
	CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER = 191,
	CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER = 192,
	CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_LOWER = 193,
	CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_UPPER = 194,
	CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER = 195,
	CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER = 196,
	CONTROLLER_FLAG_SIGN_NR_BITS = 197,
	CONTROLLER_FLAG_SIGN_for_VALUE_reg_LOOP_COUNTER_NR_BITS = 198,
	CONTROLLER_FLAG_ZERO_NR_BITS = 199,
	CONTROLLER_FLAG_ZERO_for_VALUE_reg_LOOP_COUNTER_NR_BITS = 200,
	CONTROLLER_INSTR_MEM_NR_BITS = 201,
	CONTROLLER_INSTR_MEM_SIZE = 202,
	CONTROLLER_LOOP_COUNTER_SELECTOR_NR_BITS = 203,
	CONTROLLER_MEM_NR_BITS = 204,
	CONTROLLER_MEM_SIZE = 205,
	CTRL_ALUCOM_ALUFUNC_NR_BITS = 206,
	CTRL_ALUCOM_ALUFUNC_POS_LOWER = 207,
	CTRL_ALUCOM_ALUFUNC_POS_UPPER = 208,
	CTRL_ALUCOM_ALUFUNC_X_and_Z = 209,
	CTRL_ALUCOM_ALUFUNC_X_and_nZ = 210,
	CTRL_ALUCOM_ALUFUNC_X_nand_Z = 211,
	CTRL_ALUCOM_ALUFUNC_X_nor_Z = 212,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z = 213,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_1 = 214,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_2 = 215,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_3 = 216,
	CTRL_ALUCOM_ALUFUNC_X_or_Z = 217,
	CTRL_ALUCOM_ALUFUNC_X_or_nZ = 218,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z = 219,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_1 = 220,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_2 = 221,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_3 = 222,
	CTRL_ALUCOM_ALUFUNC_ZmYmXmCIN = 223,
	CTRL_ALUCOM_ALUFUNC_ZpYpXpCIN = 224,
	CTRL_ALUCOM_ALUFUNC_mZmXmYmCINm1 = 225,
	CTRL_ALUCOM_ALUFUNC_nX_and_Z = 226,
	CTRL_ALUCOM_ALUFUNC_nX_or_Z = 227,
	CTRL_ALUCOM_ALUFUNC_nZpXpYpCIN = 228,
	CTRL_ALUCOM_CR_IN_SELECT_NR_BITS = 229,
	CTRL_ALUCOM_CR_IN_SELECT_POS_LOWER = 230,
	CTRL_ALUCOM_CR_IN_SELECT_POS_UPPER = 231,
	CTRL_ALUCOM_CR_IN_SELECT_PREV_CARRY = 232,
	CTRL_ALUCOM_CR_IN_SELECT_VALUE = 233,
	CTRL_ALUCOM_CR_IN_VALUE_NR_BITS = 234,
	CTRL_ALUCOM_CR_IN_VALUE_ONE = 235,
	CTRL_ALUCOM_CR_IN_VALUE_POS_LOWER = 236,
	CTRL_ALUCOM_CR_IN_VALUE_POS_UPPER = 237,
	CTRL_ALUCOM_CR_IN_VALUE_ZERO = 238,
	CTRL_ALUCOM_NR_BITS = 239,
	CTRL_ALUCOM_OPMODE_POS_LOWER = 240,
	CTRL_ALUCOM_OPMODE_POS_UPPER = 241,
	CTRL_ALUCOM_XSEL_NR_BITS = 242,
	CTRL_ALUCOM_XSEL_POS_LOWER = 243,
	CTRL_ALUCOM_XSEL_POS_UPPER = 244,
	CTRL_ALUCOM_XSEL_out_0 = 245,
	CTRL_ALUCOM_XSEL_out_AconcatB = 246,
	CTRL_ALUCOM_XSEL_out_M_with_ysel = 247,
	CTRL_ALUCOM_XSEL_out_P = 248,
	CTRL_ALUCOM_YSEL_NR_BITS = 249,
	CTRL_ALUCOM_YSEL_POS_LOWER = 250,
	CTRL_ALUCOM_YSEL_POS_UPPER = 251,
	CTRL_ALUCOM_YSEL_out_0 = 252,
	CTRL_ALUCOM_YSEL_out_48bff = 253,
	CTRL_ALUCOM_YSEL_out_C = 254,
	CTRL_ALUCOM_YSEL_out_M_with_xsel = 255,
	CTRL_ALUCOM_ZSEL_NR_BITS = 256,
	CTRL_ALUCOM_ZSEL_POS_LOWER = 257,
	CTRL_ALUCOM_ZSEL_POS_UPPER = 258,
	CTRL_ALUCOM_ZSEL_out_0 = 259,
	CTRL_ALUCOM_ZSEL_out_17bit_shift_P = 260,
	CTRL_ALUCOM_ZSEL_out_17bit_shift_PCIN = 261,
	CTRL_ALUCOM_ZSEL_out_C = 262,
	CTRL_ALUCOM_ZSEL_out_ILLEGAL = 263,
	CTRL_ALUCOM_ZSEL_out_P = 264,
	CTRL_ALUCOM_ZSEL_out_PCIN = 265,
	CTRL_ALUCOM_ZSEL_out_P_macc_extend = 266,
	CTRL_CARRY_ARITHMETIC = 267,
	CTRL_CARRY_NOP = 268,
	CTRL_CARRY_NR = 269,
	CTRL_CARRY_NR_BITS = 270,
	CTRL_CARRY_SHIFT = 271,
	CTRL_CLOCK_CYCLE_COUNTER_NR_BITS = 272,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_BITS = 273,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_FUNCTIONS = 274,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_WO_HALT = 275,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_W_HALT = 276,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_STOP = 277,
	CTRL_MEM_MEMCOM_CMD_ADDR_REG_LOAD = 278,
	CTRL_MEM_MEMCOM_CMD_LOC_LOWER = 279,
	CTRL_MEM_MEMCOM_CMD_LOC_UPPER = 280,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD = 281,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_ADDR_REG_ADD = 282,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE = 283,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE_REG_ADD = 284,
	CTRL_MEM_MEMCOM_CMD_MEM_NONE = 285,
	CTRL_MEM_MEMCOM_CMD_MEM_STORE = 286,
	CTRL_MEM_MEMCOM_CMD_MEM_STORE_ADDR_REG_ADD = 287,
	CTRL_MEM_MEMCOM_CMD_SIZE_unguarded = 288,
	CTRL_MEM_MEMCOM_OP_LOC_LOWER = 289,
	CTRL_MEM_MEMCOM_OP_LOC_UPPER = 290,
	CTRL_MEM_MEMCOM_OP_SIZE_unguarded = 291,
	CTRL_MEM_MEMCOM_SIZE = 292,
	CTRL_NR_LOOP_COUNTERS = 293,
	CTRL_OPMODE_NR_BITS = 294,
	CTRL_OPSEL_NR_BITS = 295,
	CTRL_OPSEL_NR_OPSEL = 296,
	CTRL_OPSEL_sel_ACC_and_SCALAR = 297,
	CTRL_OPSEL_sel_ADDR_REG = 298,
	CTRL_OPSEL_sel_DEBUG_DATA_IN = 299,
	CTRL_OPSEL_sel_FLOAT_MANTISSA = 300,
	CTRL_OPSEL_sel_LOOP_COUNTER_DECREMENT = 301,
	CTRL_OPSEL_sel_MEMOUT = 302,
	CTRL_OPSEL_sel_PROG = 303,
	CTRL_OPSEL_sel_REDUCTIONOUT = 304,
	CTRL_OPSEL_sel_SCALAR = 305,
	CTRL_OPSEL_sel_SHR1 = 306,
	CTRL_OPSEL_sel_SHR_FIXED_AMOUNT = 307,
	CTRL_OPSEL_sel_STACK_LAYER1 = 308,
	CTRL_OPSEL_sel_ZERO = 309,
	CTRL_RALU_DSP_A_in_NR_BITS = 310,
	CTRL_RALU_DSP_B_in_NR_BITS = 311,
	CTRL_RALU_DSP_C_in_NR_BITS = 312,
	CTRL_RALU_DSP_D_in_NR_BITS = 313,
	CTRL_RALU_DSP_NR_BITS = 314,
	CTRL_RALU_DSP_NR_BITS_unguarded = 315,
	CTRL_SHIFT_MSBSEL_ACCMSB = 316,
	CTRL_SHIFT_MSBSEL_CARRY = 317,
	CTRL_SHIFT_MSBSEL_NR = 318,
	CTRL_SHIFT_MSBSEL_NR_BITS = 319,
	CTRL_SHIFT_MSBSEL_ZERO = 320,
	CTRL_STACK_BIDIRECTIONAL_SR_SIZE = 321,
	CTRL_STACK_CMD_POP0_PUSH0 = 322,
	CTRL_STACK_CMD_POP0_PUSH1 = 323,
	CTRL_STACK_CMD_POP1_PUSH0 = 324,
	CTRL_STACK_CMD_POP1_PUSH1 = 325,
	CTRL_STACK_CMD_POP2_PUSH1 = 326,
	CTRL_STACK_CMD_POP2_PUSH2 = 327,
	CTRL_STACK_CMD_SIZE = 328,
	CTRL_STACK_NR_CMD = 329,
	DATA_SIZE = 330,
	DATA_SIZE_C = 331,
	DEBUG_BP_COND_COND_ALWAYS_ACTIVE = 332,
	DEBUG_BP_COND_COND_ALWAYS_INACTIVE = 333,
	DEBUG_BP_COND_COND_EQUAL = 334,
	DEBUG_BP_COND_COND_EQUAL_or_GREATER = 335,
	DEBUG_BP_COND_COND_GREATER = 336,
	DEBUG_BP_COND_COND_LESS = 337,
	DEBUG_BP_COND_COND_LESS_or_EQUAL = 338,
	DEBUG_BP_COND_COND_NOT_EQUAL = 339,
	DEBUG_BP_COND_OPERAND0_NR_BITS = 340,
	DEBUG_BP_COND_OPERAND0_SEL_ARRAY_BOOL_SCAN_OR = 341,
	DEBUG_BP_COND_OPERAND0_SEL_ARRAY_REDUCTION_OUT = 342,
	DEBUG_BP_COND_OPERAND0_SEL_CC = 343,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ACC = 344,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ADDR_REG = 345,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_FLAG = 346,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_MEMORY_OUT = 347,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_STACK_LAYER1 = 348,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_actual = 349,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_selected = 350,
	DEBUG_BP_COND_OPERAND0_SEL_PC = 351,
	DEBUG_BP_COND_OPERAND0_SEL_STATUS_REG = 352,
	DEBUG_BP_COND_OPERATION_NR_BITS = 353,
	DEBUG_BP_NR_CONDITIONS = 354,
	DEBUG_BP_NR_CONDITIONS_NR_BITS = 355,
	DEBUG_BREAKPOINT_ADDR_LOC_LOWER = 356,
	DEBUG_BREAKPOINT_ADDR_LOC_UPPER = 357,
	DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_LOWER = 358,
	DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_UPPER = 359,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_LOWER = 360,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_UPPER = 361,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_LOWER = 362,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_UPPER = 363,
	DEBUG_CORE_STATUS_REG_SIZE = 364,
	DEBUG_FSM_DEPTH0_COUNTER_NR_BITS = 365,
	DEBUG_FSM_DEPTH0_COUNTER_NR_STATES = 366,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_ADDR_LAYER1_OFFSET = 367,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_GLOBAL_SHIFT_REG_OFFSET = 368,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_MANTISSA_OFFSET = 369,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_STACK_OFFSET = 370,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_MANTISSA_OFFSET = 371,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_REDUCTION_OUT_OFFSET = 372,
	DEBUG_FSM_DEPTH0_STATE_DUMP_ARRAY_SCAN_LOAD = 373,
	DEBUG_FSM_DEPTH0_STATE_IDLE = 374,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACC = 375,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACTIVATION_REG = 376,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER0 = 377,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER1 = 378,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL = 379,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL_SCAN_OR = 380,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_GLOBAL_SHIFT_REG = 381,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_IO_REG_DATA = 382,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MANTISSA = 383,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MEM = 384,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_REDUCTION_OUT = 385,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_STACK = 386,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ACC = 387,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS = 388,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS_SELECTOR = 389,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_CYCLE_COUNTER = 390,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_DECREMENT_REGISTER = 391,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_FLAGS = 392,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MANTISSA = 393,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MEM = 394,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_NEXT_PROGRAM_COUNTER = 395,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER = 396,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre1 = 397,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre2 = 398,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre3 = 399,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_ARRAY_INSTR = 400,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_CTRL_INSTR = 401,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_STACK = 402,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTERS = 403,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTER_ACTUAL = 404,
	DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_ARRAY = 405,
	DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_CONTROLLER = 406,
	DEBUG_FSM_DEPTH0_STATE_WRITE_MODE = 407,
	DEBUG_FSM_DEPTH1_COUNTER_ARRAY_NR_BITS = 408,
	DEBUG_FSM_DEPTH1_COUNTER_CTRL_NR_BITS = 409,
	DEBUG_FSM_DEPTH1_COUNTER_NR_BITS = 410,
	DEBUG_FSM_DEPTH1_COUNTER_NR_BITS_intermediary = 411,
	DEBUG_FSM_DEPTH2_COUNTER_ARRAY_NR_BITS = 412,
	DEBUG_FSM_DEPTH2_COUNTER_NR_BITS = 413,
	DEBUG_FSM_DEPTH3_COUNTER_NR_BITS = 414,
	DEBUG_MULTIPLEXER_DATA_INPUT_NR_BITS = 415,
	DEBUG_MULTIPLEXER_NR_INPUTS = 416,
	DEBUG_MULTIPLEXER_SEL_ARRAY_DEBUG_SHIFT_REGISTER = 417,
	DEBUG_MULTIPLEXER_SEL_BOOL_OR_SCAN_saved = 418,
	DEBUG_MULTIPLEXER_SEL_CTRL_ACC = 419,
	DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS = 420,
	DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS_SELECTOR = 421,
	DEBUG_MULTIPLEXER_SEL_CTRL_DECREMENT_REG = 422,
	DEBUG_MULTIPLEXER_SEL_CTRL_FLAGS = 423,
	DEBUG_MULTIPLEXER_SEL_CTRL_LOOP_COUNTER = 424,
	DEBUG_MULTIPLEXER_SEL_CTRL_MANTISSA = 425,
	DEBUG_MULTIPLEXER_SEL_CTRL_MEM = 426,
	DEBUG_MULTIPLEXER_SEL_CYCLE_COUNTER = 427,
	DEBUG_MULTIPLEXER_SEL_DONT_CARE = 428,
	DEBUG_MULTIPLEXER_SEL_INPUT_NR_BITS = 429,
	DEBUG_MULTIPLEXER_SEL_NEXT_PROGRAM_COUNTER = 430,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER = 431,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre1 = 432,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre2 = 433,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre3 = 434,
	DEBUG_MULTIPLEXER_SEL_PROG_MEM_ARRAY_INSTR = 435,
	DEBUG_MULTIPLEXER_SEL_PROG_MEM_CTRL_INSTR = 436,
	DEBUG_MULTIPLEXER_SEL_REDUCE_NET_saved = 437,
	DEBUG_NR_BREAKPOINTS = 438,
	DEBUG_NR_BREAKPOINTS_NR_BITS = 439,
	DEBUG_SHIFT_REG_CMD_LOAD_ACC = 440,
	DEBUG_SHIFT_REG_CMD_LOAD_operand = 441,
	DEBUG_SHIFT_REG_CMD_NOP = 442,
	DEBUG_SHIFT_REG_CMD_NR_BITS = 443,
	DEBUG_SHIFT_REG_CMD_NR_FUNTIONS = 444,
	DEBUG_SHIFT_REG_CMD_SHIFT = 445,
	DEBUG_WRITE_MODE_CMD_ARRAY_ADDR_REG_STACK_DUPLICATE = 446,
	DEBUG_WRITE_MODE_CMD_ARRAY_REREAD_ARRAY_MEM = 447,
	DEBUG_WRITE_MODE_CMD_ARRAY_STACK_PUSH = 448,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_ADDR_REG = 449,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MANTISSA = 450,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MEMORY = 451,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACC = 452,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACTIVATION_REG = 453,
	DEBUG_WRITE_MODE_CMD_ARRAY_WROTE_ACC_X_GLOBAL_SHIFT_REG = 454,
	DEBUG_WRITE_MODE_CMD_CTRL_STACK_PUSH = 455,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG = 456,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG_SELECTOR = 457,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_DECREMENT_REG = 458,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_MEMORY = 459,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_PC = 460,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_X_ACC = 461,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_LOOP_COUNTER = 462,
	DEBUG_WRITE_MODE_CMD_DONE = 463,
	DEBUG_WRITE_MODE_CMD_NONE = 464,
	DEBUG_WRITE_MODE_CMD_NR_BITS = 465,
	DEBUG_WRITE_MODE_CMD_NR_OPERATIONS = 466,
	DISTRIBUTE_NET_INNER_MULTICELL_DEPTH = 467,
	DISTRIBUTE_NET_INNER_MULTICELL_NR_PIPELINE_REGS = 468,
	DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_DEPTH = 469,
	DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_NR_PIPELINE_REGS = 470,
	DISTRIBUTE_NET_OUTER_MULTICELL_DEPTH = 471,
	DISTRIBUTE_NET_OUTER_MULTICELL_NR_PIPELINE_REGS = 472,
	DISTRIBUTE_NET_TOTAL_DEPTH = 473,
	DISTRIBUTE_NET_TOTAL_NR_PIPELINE_REGS = 474,
	DOUBLE_INSTR_NR_BITS = 475,
	DSP48E1_INTERNAL_SHIFTER_SIZE = 476,
	DTE_ADDR_NR_BITS = 477,
	DTE_ALLOW_COUNTER_NR_BITS = 478,
	DTE_CMD_REG_NR_BITS = 479,
	DTE_CMD_REG_OPCODE_LOC_LOWER = 480,
	DTE_CMD_REG_OPCODE_LOC_UPPER = 481,
	DTE_CMD_REG_OPCODE_NR_BITS = 482,
	DTE_CMD_REG_VALUE_LOC_LOWER = 483,
	DTE_CMD_REG_VALUE_LOC_UPPER = 484,
	DTE_CMD_REG_VALUE_NR_BITS = 485,
	DTE_COLUMN_COUNTER_NR_BITS = 486,
	DTE_CTRL_MEMCOM_CMD_NONE = 487,
	DTE_CTRL_MEMCOM_CMD_NR_BITS = 488,
	DTE_CTRL_MEMCOM_CMD_READ = 489,
	DTE_CTRL_MEMCOM_CMD_WRITE = 490,
	DTE_FIFO_SIZE_NR_COMMANDS = 491,
	DTE_NR_PARAMETERS_PER_COMMAND = 492,
	DTE_PARAM_FIFO_ADDR_NR_BITS = 493,
	DTE_PARAM_FIFO_SIZE = 494,
	DTE_PARAM_NR_BITS = 495,
	DTE_STATE_IDLE = 496,
	DTE_STATE_LOAD_PARAMS = 497,
	DTE_STATE_NR_BITS = 498,
	DTE_STATE_READ_CTRL_MEM = 499,
	DTE_STATE_READ_LINE = 500,
	DTE_STATE_REQ_READ = 501,
	DTE_STATE_REQ_WRITE = 502,
	DTE_STATE_WAIT_RD_ACK = 503,
	DTE_STATE_WAIT_WR_ACK = 504,
	DTE_STATE_WRITE_CTRL_MEM = 505,
	DTE_STATE_WRITE_LINE = 506,
	DTE_unblock_DTE_counter_NR_BITS = 507,
	ENDIANNESS_BIG_ENDIAN = 508,
	ENDIANNESS_LITTLE_ENDIAN = 509,
	FLOAT_ALLIGN_SIZE = 510,
	FLOAT_ARRAY_MANTISSA_SHIFT_AMOUNT_SIZE = 511,
	FLOAT_COMMAND_ACC_LOAD_MANT_REG = 512,
	FLOAT_COMMAND_ADD = 513,
	FLOAT_COMMAND_ADD_SGN = 514,
	FLOAT_COMMAND_COMP_RES = 515,
	FLOAT_COMMAND_DIV = 516,
	FLOAT_COMMAND_DIV_LOOP1 = 517,
	FLOAT_COMMAND_DIV_LOOP2 = 518,
	FLOAT_COMMAND_EXP_ADJUST = 519,
	FLOAT_COMMAND_FIRST_MULT = 520,
	FLOAT_COMMAND_MULT = 521,
	FLOAT_COMMAND_MULT_EXP = 522,
	FLOAT_COMMAND_NOP = 523,
	FLOAT_COMMAND_NR_BITS = 524,
	FLOAT_COMMAND_SECOND_MULT = 525,
	FLOAT_COMMAND_SUB = 526,
	FLOAT_COMMAND_do_ACC_op_MANTREG = 527,
	FLOAT_COMMAND_do_EXP_ADJUST_w_MEM_PRIOENC = 528,
	FLOAT_CTRL_MANTISSA_SHIFT_AMOUNT_SIZE = 529,
	FLOAT_DATA_SIZE_NR_BITS = 530,
	FLOAT_EFFECTIVE_OPERATION_ADD = 531,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_LOWER = 532,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_UPPER = 533,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_SIZE = 534,
	FLOAT_EFFECTIVE_OPERATION_RSUB = 535,
	FLOAT_EFFECTIVE_OPERATION_SIZE = 536,
	FLOAT_EFFECTIVE_OPERATION_SIZE_unguarded = 537,
	FLOAT_EFFECTIVE_OPERATION_SUB = 538,
	FLOAT_EFFECTIVE_OPERATION_alucom_LOC_LOWER = 539,
	FLOAT_EFFECTIVE_OPERATION_alucom_LOC_UPPER = 540,
	FLOAT_EFFECTIVE_OPERATION_alucom_SIZE = 541,
	FLOAT_EXPONENT_LOC_LOWER = 542,
	FLOAT_EXPONENT_LOC_UPPER = 543,
	FLOAT_EXPONENT_NR_BITS = 544,
	FLOAT_EXPONENT_REG_NR_BITS = 545,
	FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_LOWER = 546,
	FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_UPPER = 547,
	FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_LOWER = 548,
	FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_UPPER = 549,
	FLOAT_EXPONENT_REG_VALUE_LOC_LOWER = 550,
	FLOAT_EXPONENT_REG_VALUE_LOC_UPPER = 551,
	FLOAT_FIRST_MULT_NR_BITS = 552,
	FLOAT_FLOAT_ALUCOM_SIZE = 553,
	FLOAT_FRACTIONAL_LOC_LOWER = 554,
	FLOAT_FRACTIONAL_LOC_UPPER = 555,
	FLOAT_FRACTIONAL_NR_BITS = 556,
	FLOAT_MANTISSA_NR_BITS = 557,
	FLOAT_OPERATIONS = 558,
	FLOAT_OPERATIONS_NR_BITS = 559,
	FLOAT_OPERATION_ADD = 560,
	FLOAT_OPERATION_DIV = 561,
	FLOAT_OPERATION_MULT = 562,
	FLOAT_OPERATION_SUB = 563,
	FLOAT_SECOND_MULT_NR_BITS = 564,
	FLOAT_SGN_LOC_LOWER = 565,
	FLOAT_SGN_LOC_UPPER = 566,
	FLOAT_SGN_MINUS = 567,
	FLOAT_SGN_NR_BITS = 568,
	FLOAT_SGN_PLUS = 569,
	GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES = 570,
	HARDWARE_PARAMETERS_MD5_VALUE_word0 = 571,
	HARDWARE_PARAMETERS_MD5_VALUE_word1 = 572,
	HARDWARE_PARAMETERS_MD5_VALUE_word2 = 573,
	HARDWARE_PARAMETERS_MD5_VALUE_word3 = 574,
	HAS_ARRAY_CELL_OPSEL_sel_DEBUG_REG = 575,
	HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT = 576,
	HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG = 577,
	HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT = 578,
	HAS_ARRAY_CELL_OPSEL_sel_SCANOUT = 579,
	HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT = 580,
	HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1 = 581,
	HAS_CTRL_OPSEL_sel_DEBUG_DATA_IN = 582,
	HAS_CTRL_OPSEL_sel_FLOATING_POINT = 583,
	INPUT_DATA_REORDER_BUFFER_NR_COLS = 584,
	INPUT_DATA_REORDER_BUFFER_NR_LINES = 585,
	INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS = 586,
	INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS_NR_BITS = 587,
	INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_LOWER = 588,
	INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_UPPER = 589,
	INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_ALL = 590,
	INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_ARRAY = 591,
	INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_CONTROLLER = 592,
	INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_ARRAY = 593,
	INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_CONTROLLER = 594,
	INSTR_ALLOW_TRANSFER_TYPE_LOC_LOWER = 595,
	INSTR_ALLOW_TRANSFER_TYPE_LOC_UPPER = 596,
	INSTR_ALLOW_TRANSFER_TYPE_NR_BITS = 597,
	INSTR_ALLOW_TRANSFER_TYPE_NR_TYPES = 598,
	INSTR_ALLOW_TRANSFER_TYPE_READ_ARRAY = 599,
	INSTR_ALLOW_TRANSFER_TYPE_READ_CONTROLLER = 600,
	INSTR_ALLOW_TRANSFER_TYPE_WRITE_ARRAY = 601,
	INSTR_ALLOW_TRANSFER_TYPE_WRITE_CONTROLLER = 602,
	INSTR_ARRAY_LOC_LOWER = 603,
	INSTR_ARRAY_LOC_UPPER = 604,
	INSTR_ARRAY_OPCODE_LOC_LOWER = 605,
	INSTR_ARRAY_OPCODE_LOC_UPPER = 606,
	INSTR_ARRAY_OPERAND_LOC_LOWER = 607,
	INSTR_ARRAY_OPERAND_LOC_UPPER = 608,
	INSTR_CONTROLLER_LOC_LOWER = 609,
	INSTR_CONTROLLER_LOC_UPPER = 610,
	INSTR_DEBUG_FUNCTION_ARRAY_dump_scanout = 611,
	INSTR_DEBUG_FUNCTION_ARRAY_load_activation_reg = 612,
	INSTR_DEBUG_FUNCTION_ARRAY_load_addr_reg_layer0 = 613,
	INSTR_DEBUG_FUNCTION_ARRAY_load_bool = 614,
	INSTR_DEBUG_FUNCTION_ARRAY_load_debug_reg = 615,
	INSTR_DEBUG_FUNCTION_ARRAY_load_global_shift_reg = 616,
	INSTR_DEBUG_FUNCTION_ARRAY_load_io_reg_data = 617,
	INSTR_DEBUG_FUNCTION_ARRAY_load_mantissa = 618,
	INSTR_DEBUG_FUNCTION_ARRAY_load_mem = 619,
	INSTR_DEBUG_FUNCTION_ARRAY_save_acc_load_scanout = 620,
	INSTR_DEBUG_FUNCTION_ARRAY_shift_debug_reg = 621,
	INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg = 622,
	INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg_in_activation_reg = 623,
	INSTR_DEBUG_FUNCTION_CTRL_load_debug_reg = 624,
	INSTR_DEBUG_FUNCTION_CTRL_read_mem = 625,
	INSTR_DEBUG_FUNCTION_CTRL_sel_addr_reg = 626,
	INSTR_DEBUG_FUNCTION_CTRL_sel_loop_reg = 627,
	INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg = 628,
	INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg_in_pc = 629,
	INSTR_DEBUG_FUNCTION_LOC_LOWER = 630,
	INSTR_DEBUG_FUNCTION_LOC_UPPER = 631,
	INSTR_DEBUG_FUNCTION_NR_BITS = 632,
	INSTR_DEBUG_FUNCTION_nop = 633,
	INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_LOWER = 634,
	INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_UPPER = 635,
	INSTR_DEBUG_NR_FUNCTIONS = 636,
	INSTR_FIXED_SHIFTING_LOC_LOWER = 637,
	INSTR_FIXED_SHIFTING_LOC_UPPER = 638,
	INSTR_FIXED_SHIFTING_NR_BITS = 639,
	INSTR_FLOAT_FP_COMMAND_VALUE_LOC_LOWER = 640,
	INSTR_FLOAT_FP_COMMAND_VALUE_LOC_UPPER = 641,
	INSTR_FLOAT_NR_OPERATIONS = 642,
	INSTR_FLOAT_VALUE_NR_BITS = 643,
	INSTR_FLOAT_do_ACC_LOAD_MANTREG = 644,
	INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRAC = 645,
	INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRACACC = 646,
	INSTR_FLOAT_do_ACC_LOAD_W_SGN_INTEGER = 647,
	INSTR_FLOAT_do_ACC_op_MANTREG = 648,
	INSTR_FLOAT_do_EXP_ADJUST = 649,
	INSTR_FLOAT_do_EXP_ADJUST_w_MEM_PRIOENC = 650,
	INSTR_GLOBAL_LEFT_INS = 651,
	INSTR_GLOBAL_LEFT_RED_INS = 652,
	INSTR_GLOBAL_LOC_LOWER = 653,
	INSTR_GLOBAL_LOC_UPPER = 654,
	INSTR_GLOBAL_NR_BITS = 655,
	INSTR_GLOBAL_RIGHT_INS = 656,
	INSTR_GLOBAL_RIGHT_RED_INS = 657,
	INSTR_GLOBAL_ROTATE_left = 658,
	INSTR_GLOBAL_ROTATE_right = 659,
	INSTR_GLOBAL_SHIFT_left_WBH = 660,
	INSTR_GLOBAL_SHIFT_left_WBZ = 661,
	INSTR_GLOBAL_SHIFT_left_WOB = 662,
	INSTR_GLOBAL_SHIFT_right_WBH = 663,
	INSTR_GLOBAL_SHIFT_right_WBZ = 664,
	INSTR_GLOBAL_SHIFT_right_WOB = 665,
	INSTR_JMP_FUNCTION_BRBOOL = 666,
	INSTR_JMP_FUNCTION_BRCMPNVal = 667,
	INSTR_JMP_FUNCTION_BRCMPNValDEC = 668,
	INSTR_JMP_FUNCTION_BRCMPVal = 669,
	INSTR_JMP_FUNCTION_BRCMPValDEC = 670,
	INSTR_JMP_FUNCTION_BRCR = 671,
	INSTR_JMP_FUNCTION_BRNBOOL = 672,
	INSTR_JMP_FUNCTION_BRNCR = 673,
	INSTR_JMP_FUNCTION_BRNSGN = 674,
	INSTR_JMP_FUNCTION_BRNZ = 675,
	INSTR_JMP_FUNCTION_BRNZDEC = 676,
	INSTR_JMP_FUNCTION_BRSGN = 677,
	INSTR_JMP_FUNCTION_BRValNSGN = 678,
	INSTR_JMP_FUNCTION_BRValNZ = 679,
	INSTR_JMP_FUNCTION_BRValNZDEC = 680,
	INSTR_JMP_FUNCTION_BRValSGN = 681,
	INSTR_JMP_FUNCTION_BRValZ = 682,
	INSTR_JMP_FUNCTION_BRValZDEC = 683,
	INSTR_JMP_FUNCTION_BRZ = 684,
	INSTR_JMP_FUNCTION_BRZDEC = 685,
	INSTR_JMP_FUNCTION_BR_w_VAL_LOC_LOWER = 686,
	INSTR_JMP_FUNCTION_BR_w_VAL_LOC_UPPER = 687,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS = 688,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS_unguarded = 689,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_REGS = 690,
	INSTR_JMP_FUNCTION_JMP = 691,
	INSTR_JMP_FUNCTION_LOC_LOWER = 692,
	INSTR_JMP_FUNCTION_LOC_UPPER = 693,
	INSTR_JMP_FUNCTION_NR_BITS = 694,
	INSTR_JMP_FUNCTION_NR_BITS_unguarded = 695,
	INSTR_JMP_FUNCTION_NR_FUNCTIONS = 696,
	INSTR_JMP_VALUE_LOC_LOWER = 697,
	INSTR_JMP_VALUE_LOC_UPPER = 698,
	INSTR_JMP_VALUE_NR_BITS = 699,
	INSTR_JMP_VALUE_NR_BITS_unguarded = 700,
	INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_LOWER = 701,
	INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_UPPER = 702,
	INSTR_MISC_STORE_LOAD_LOC_LOWER = 703,
	INSTR_MISC_STORE_LOAD_LOC_UPPER = 704,
	INSTR_MISC_STORE_LOAD_NR_BITS = 705,
	INSTR_MISC_STORE_LOAD_VALUE_LOC_LOWER = 706,
	INSTR_MISC_STORE_LOAD_VALUE_LOC_UPPER = 707,
	INSTR_MISC_STORE_LOAD_VALUE_NR_BITS = 708,
	INSTR_MISC_STORE_LOAD_addrload = 709,
	INSTR_MISC_STORE_LOAD_addrstore = 710,
	INSTR_MISC_STORE_LOAD_addrstore_COP = 711,
	INSTR_MISC_STORE_LOAD_array_addr_reg_stack_duplicate = 712,
	INSTR_MISC_STORE_LOAD_array_addr_reg_stack_pop = 713,
	INSTR_MISC_STORE_LOAD_insertio = 714,
	INSTR_MISC_STORE_LOAD_ixload = 715,
	INSTR_MISC_STORE_LOAD_redins = 716,
	INSTR_MISC_STORE_LOAD_scanload = 717,
	INSTR_MISC_STORE_LOAD_set_addrreg_selector = 718,
	INSTR_MISC_STORE_LOAD_set_loop_counter_value = 719,
	INSTR_MISC_STORE_LOAD_setdec = 720,
	INSTR_MISC_STORE_LOAD_srload = 721,
	INSTR_MISC_STORE_LOAD_srstore = 722,
	INSTR_MISC_TESTING_SEL_CC_RESET = 723,
	INSTR_MISC_TESTING_SEL_CC_START_WO_HALT = 724,
	INSTR_MISC_TESTING_SEL_CC_START_W_HALT = 725,
	INSTR_MISC_TESTING_SEL_CC_STOP = 726,
	INSTR_MISC_TESTING_SEL_LOC_LOWER = 727,
	INSTR_MISC_TESTING_SEL_LOC_UPPER = 728,
	INSTR_MISC_TESTING_SEL_NR_BITS = 729,
	INSTR_NR_BITS = 730,
	INSTR_OPCODE_LOC_LOWER = 731,
	INSTR_OPCODE_LOC_START = 732,
	INSTR_OPCODE_LOC_UPPER = 733,
	INSTR_OPCODE_NR_BITS = 734,
	INSTR_OPCODE_NR_BITS_unguarded = 735,
	INSTR_OPERAND_LOC_LOWER = 736,
	INSTR_OPERAND_LOC_START = 737,
	INSTR_OPERAND_LOC_UPPER = 738,
	INSTR_OPERAND_NR_BITS = 739,
	INSTR_OPERAND_NR_BITS_unguarded = 740,
	INSTR_SETSCAN_ADDR_MODE_LOC_LOWER = 741,
	INSTR_SETSCAN_ADDR_MODE_LOC_UPPER = 742,
	INSTR_SETSCAN_OPCODE_LOC_LOWER = 743,
	INSTR_SETSCAN_OPCODE_LOC_UPPER = 744,
	INSTR_SHIFT1_RIGHT = 745,
	INSTR_SHIFT1_RIGHT_ARITHMETIC = 746,
	INSTR_SHIFT1_RIGHT_CARRY = 747,
	INSTR_SHIFT_RIGHT_FIXED_AMOUNT = 748,
	INSTR_SHIFT_RIGHT_FIXED_AMOUNT_ARITHMETIC = 749,
	INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS = 750,
	INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS_unguarded = 751,
	INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS = 752,
	INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS_unguarded = 753,
	INSTR_SH_ROTATE_LOCAL_CTRL_LOC_LOWER = 754,
	INSTR_SH_ROTATE_LOCAL_CTRL_LOC_UPPER = 755,
	INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_LOWER = 756,
	INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_UPPER = 757,
	INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_LOWER = 758,
	INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_UPPER = 759,
	INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_LOWER = 760,
	INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_UPPER = 761,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_LOWER = 762,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_UPPER = 763,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS = 764,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS_unguarded = 765,
	INSTR_SH_ROT_CTRL_bits_DONT_CARE = 766,
	INSTR_SH_ROT_CTRL_bits_LEFT_ROTATE = 767,
	INSTR_SH_ROT_CTRL_bits_LEFT_SHIFT = 768,
	INSTR_SH_ROT_CTRL_bits_RIGHT_ROTATE = 769,
	INSTR_SH_ROT_CTRL_bits_RIGHT_SHIFT = 770,
	INSTR_SPATIAL_SELECT_FUNCTION_ACTIVATE = 771,
	INSTR_SPATIAL_SELECT_FUNCTION_ELSEWHERE = 772,
	INSTR_SPATIAL_SELECT_FUNCTION_ENDWHERE = 773,
	INSTR_SPATIAL_SELECT_FUNCTION_LOC_LOWER = 774,
	INSTR_SPATIAL_SELECT_FUNCTION_LOC_UPPER = 775,
	INSTR_SPATIAL_SELECT_FUNCTION_NR_BITS = 776,
	INSTR_SPATIAL_SELECT_FUNCTION_WHERE = 777,
	INSTR_SPATIAL_SELECT_WHERE_COND_DONT_CARE = 778,
	INSTR_SPATIAL_SELECT_WHERE_COND_LOC_LOWER = 779,
	INSTR_SPATIAL_SELECT_WHERE_COND_LOC_UPPER = 780,
	INSTR_SPATIAL_SELECT_WHERE_COND_NR_BITS = 781,
	INSTR_SPATIAL_SELECT_WHERE_COND_NR_CONDITIONS = 782,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERECARRY = 783,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREFIRST = 784,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERELAST = 785,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENCARRY = 786,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENEXT = 787,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENFIRST = 788,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENLAST = 789,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENNEXT = 790,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENPREV = 791,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENSGN = 792,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENZERO = 793,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_AFTER_FIRST = 794,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_BEFORE_LAST = 795,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREPREV = 796,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERESGN = 797,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREZERO = 798,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_AFTER_FIRST = 799,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_BEFORE_LAST = 800,
	INSTR_TRANSFER_ARRAY_MEM_IN = 801,
	INSTR_TRANSFER_ARRAY_MEM_OUT_w_RESULT_READY = 802,
	INSTR_TRANSFER_ARRAY_MEM_OUT_wo_RESULT_READY = 803,
	INSTR_TRANSFER_CTRL_MEM_IN = 804,
	INSTR_TRANSFER_CTRL_MEM_OUT_w_RESULT_READY = 805,
	INSTR_TRANSFER_CTRL_MEM_OUT_wo_RESULT_READY = 806,
	INSTR_TRANSFER_VALUE_LOC_LOWER = 807,
	INSTR_TRANSFER_VALUE_LOC_UPPER = 808,
	INSTR_TRANSFER_VALUE_NR_BITS = 809,
	INSTR_VALUE_LOC_LOWER = 810,
	INSTR_VALUE_LOC_START = 811,
	INSTR_VALUE_LOC_UPPER = 812,
	INSTR_VALUE_NR_BITS = 813,
	INSTR_VALUE_NR_BITS_unguarded = 814,
	INSTR_WAIT_TRANSFER_AMOUNT_LOC_LOWER = 815,
	INSTR_WAIT_TRANSFER_AMOUNT_LOC_UPPER = 816,
	INSTR_WAIT_TRANSFER_ARRAY_READ = 817,
	INSTR_WAIT_TRANSFER_ARRAY_WRITE = 818,
	INSTR_WAIT_TRANSFER_CMD_LOC_LOWER = 819,
	INSTR_WAIT_TRANSFER_CMD_LOC_UPPER = 820,
	INSTR_WAIT_TRANSFER_CONTROLLER_READ = 821,
	INSTR_WAIT_TRANSFER_CONTROLLER_WRITE = 822,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ALL = 823,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_READ = 824,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_WRITE = 825,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_READ = 826,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_WRITE = 827,
	INSTR_WAIT_TRANSFER_NR_BITS = 828,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER = 829,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER = 830,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_NR_BITS = 831,
	IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER = 832,
	IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER = 833,
	IO_DATA_FIFO_DATA_OUT_TLAST_NR_BITS = 834,
	IO_DATA_FIFO_POINTER_NR_BITS = 835,
	IO_DATA_FIFO_PRIMITIVE_TYPE = 836,
	IO_DATA_FIFO_SIZE = 837,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD = 838,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 839,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 840,
	IO_DATA_FIFO_programable_FULL_THRESHOLD = 841,
	IO_DATA_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 842,
	IO_DATA_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 843,
	IO_DATA_IN_FIFO_DATA_SIZE = 844,
	IO_DATA_OUT_FIFO_DATA_SIZE = 845,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER = 846,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER = 847,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_NR_BITS = 848,
	IO_DEBUG_FIFO_POINTER_NR_BITS = 849,
	IO_DEBUG_FIFO_PRIMITIVE_TYPE = 850,
	IO_DEBUG_OUT_FIFO_DATA_SIZE = 851,
	IO_DEBUG_OUT_FIFO_SIZE = 852,
	IO_DEBUG_OUT_FIFO_programable_EMPTY_THRESHOLD = 853,
	IO_DEBUG_OUT_FIFO_programable_FULL_THRESHOLD = 854,
	IO_DTE_FIFO_DATA_SIZE = 855,
	IO_DTE_FIFO_SIZE = 856,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD = 857,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 858,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 859,
	IO_DTE_FIFO_programable_FULL_THRESHOLD = 860,
	IO_DTE_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 861,
	IO_DTE_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 862,
	IO_EXTERNAL_DATA_INTERFACE_NR_BITS = 863,
	IO_INTERNAL_DATA_INTERFACE_NR_BITS = 864,
	IO_INTERNAL_DATA_INTERFACE_NR_INTERFACES = 865,
	IO_INTF_AXILITE_ADDR_STEP = 866,
	IO_INTF_AXILITE_DEBUG_LAST_REG_ADDR = 867,
	IO_INTF_AXILITE_NR_READ_HARDWARE_CONFIG_REGS = 868,
	IO_INTF_AXILITE_NR_READ_MD5_WORD_REGS = 869,
	IO_INTF_AXILITE_NR_READ_REGS = 870,
	IO_INTF_AXILITE_NR_WRITE_READ_REGS = 871,
	IO_INTF_AXILITE_NR_WRITE_REGS = 872,
	IO_INTF_AXILITE_READ_DEBUG_BPs_STATUS_ADDR = 873,
	IO_INTF_AXILITE_READ_DEBUG_DATA_OUT_ADDR = 874,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_LAST_REG_ADDR = 875,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG0_ADDR = 876,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG10_ADDR = 877,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG11_ADDR = 878,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG12_ADDR = 879,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG13_ADDR = 880,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG14_ADDR = 881,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG15_ADDR = 882,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG16_ADDR = 883,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG17_ADDR = 884,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG18_ADDR = 885,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG19_ADDR = 886,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG1_ADDR = 887,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG20_ADDR = 888,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG21_ADDR = 889,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG22_ADDR = 890,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG23_ADDR = 891,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG24_ADDR = 892,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG25_ADDR = 893,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG26_ADDR = 894,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG27_ADDR = 895,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG28_ADDR = 896,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG29_ADDR = 897,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG2_ADDR = 898,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG3_ADDR = 899,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG4_ADDR = 900,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG5_ADDR = 901,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG6_ADDR = 902,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG7_ADDR = 903,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG8_ADDR = 904,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG9_ADDR = 905,
	IO_INTF_AXILITE_READ_LAST_REG_ADDR = 906,
	IO_INTF_AXILITE_READ_PROFILER_READ_DATA_ADDR = 907,
	IO_INTF_AXILITE_READ_PROFILER_STATUS_REGISTER_ADDR = 908,
	IO_INTF_AXILITE_READ_REGS_CONTROLLER_ACC_REG_ADDR = 909,
	IO_INTF_AXILITE_READ_REGS_CYCLE_COUNTER_REG_ADDR = 910,
	IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RA_COUNT_ADDR = 911,
	IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RC_COUNT_ADDR = 912,
	IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WA_COUNT_ADDR = 913,
	IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WC_COUNT_ADDR = 914,
	IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RA_COUNT_ADDR = 915,
	IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RC_COUNT_ADDR = 916,
	IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WA_COUNT_ADDR = 917,
	IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WC_COUNT_ADDR = 918,
	IO_INTF_AXILITE_READ_REGS_FIFO_DATA_IN_DATA_COUNT_REG_ADDR = 919,
	IO_INTF_AXILITE_READ_REGS_FIFO_DATA_OUT_DATA_COUNT_REG_ADDR = 920,
	IO_INTF_AXILITE_READ_REGS_FIFO_PROG_DATA_COUNT_REG_ADDR = 921,
	IO_INTF_AXILITE_READ_REGS_HW_VERSION_ADDR = 922,
	IO_INTF_AXILITE_READ_REGS_INPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR = 923,
	IO_INTF_AXILITE_READ_REGS_INTERRUPT_STATUS_REG_ADDR = 924,
	IO_INTF_AXILITE_READ_REGS_MD5_word0_REG_ADDR = 925,
	IO_INTF_AXILITE_READ_REGS_MD5_word1_REG_ADDR = 926,
	IO_INTF_AXILITE_READ_REGS_MD5_word2_REG_ADDR = 927,
	IO_INTF_AXILITE_READ_REGS_MD5_word3_REG_ADDR = 928,
	IO_INTF_AXILITE_READ_REGS_OUTPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR = 929,
	IO_INTF_AXILITE_READ_REGS_PROGRAM_COUNTER_REG_ADDR = 930,
	IO_INTF_AXILITE_READ_REGS_STATUS_REG_ADDR = 931,
	IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_ADDR = 932,
	IO_INTF_AXILITE_WRITE_DEBUG_ADDR_COND_ADDR = 933,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_COMP_VAL_ADDR = 934,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_MASK_ADDR = 935,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_SEL_ADDR = 936,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_OPERATION_ADDR = 937,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_ENABLE_ADDR = 938,
	IO_INTF_AXILITE_WRITE_DEBUG_DATA_IN_ADDR = 939,
	IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_START_ADDR = 940,
	IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_STOP_ADDR = 941,
	IO_INTF_AXILITE_WRITE_DEBUG_MEM_WRITE_ADDR_ADDR = 942,
	IO_INTF_AXILITE_WRITE_DEBUG_SAVE_REGISTERS_CMD_ADDR = 943,
	IO_INTF_AXILITE_WRITE_DEBUG_WANT_IN_DEPTH_DEBUG_ADDR = 944,
	IO_INTF_AXILITE_WRITE_DEBUG_WRITE_MODE_CMD_ADDR = 945,
	IO_INTF_AXILITE_WRITE_LAST_REG_ADDR = 946,
	IO_INTF_AXILITE_WRITE_PROFILER_CONTROL_REGISTER_ADDR = 947,
	IO_INTF_AXILITE_WRITE_PROFILER_READ_ADDR_ADDR = 948,
	IO_INTF_AXILITE_WRITE_READ_LAST_REG_ADDR = 949,
	IO_INTF_AXILITE_WRITE_READ_REGS_ACCELERATOR_ID_REG_ADDR = 950,
	IO_INTF_AXILITE_WRITE_REGS_DTE_FIFO_IN_ADDR = 951,
	IO_INTF_AXILITE_WRITE_REGS_INPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR = 952,
	IO_INTF_AXILITE_WRITE_REGS_INT_CLEAR_ADDR = 953,
	IO_INTF_AXILITE_WRITE_REGS_OUTPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR = 954,
	IO_INTF_AXILITE_WRITE_REGS_PROG_FIFO_IN_ADDR = 955,
	IO_INTF_AXILITE_WRITE_REGS_SOFT_RESET_ADDR = 956,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_EXTERNAL = 957,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_INTERNAL = 958,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_words_per_packet_EXTERNAL = 959,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_words_per_packet_INTERNAL = 960,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_EXTERNAL = 961,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_INTERNAL = 962,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_words_per_packet_EXTERNAL = 963,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_words_per_packet_INTERNAL = 964,
	IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_EXTERNAL = 965,
	IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_INTERNAL = 966,
	IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_EXTERNAL = 967,
	IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_INTERNAL = 968,
	IO_INTF_DATA_AXISTREAM_DATA_SIZE = 969,
	IO_INTF_DEBUG_AXISTREAM_DATA_SIZE = 970,
	IO_INTF_PROG_AXILITE_ADDR_SIZE = 971,
	IO_INTF_PROG_AXILITE_DATA_SIZE = 972,
	IO_INTF_PROG_NR_BITS = 973,
	IO_PROG_FIFO_DATA_SIZE = 974,
	IO_PROG_FIFO_POINTER_NR_BITS = 975,
	IO_PROG_FIFO_PRIMITIVE_TYPE = 976,
	IO_PROG_FIFO_SIZE = 977,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD = 978,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 979,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 980,
	IO_PROG_FIFO_programable_FULL_THRESHOLD = 981,
	IO_PROG_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 982,
	IO_PROG_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 983,
	ISA_add = 984,
	ISA_addc = 985,
	ISA_addrinc = 986,
	ISA_allow_transfer = 987,
	ISA_brshift = 988,
	ISA_bwand = 989,
	ISA_bwor = 990,
	ISA_bwxor = 991,
	ISA_compare = 992,
	ISA_cop = 993,
	ISA_csearch = 994,
	ISA_ctl = 995,
	ISA_debug = 996,
	ISA_delete = 997,
	ISA_fadd = 998,
	ISA_fdiv = 999,
	ISA_fdiv_loop1 = 1000,
	ISA_fdiv_loop2 = 1001,
	ISA_float = 1002,
	ISA_fmult = 1003,
	ISA_fmult_first = 1004,
	ISA_fmult_second = 1005,
	ISA_fsub = 1006,
	ISA_global_SR = 1007,
	ISA_insert = 1008,
	ISA_insval = 1009,
	ISA_jmp = 1010,
	ISA_last_common_instr_CTL = 1011,
	ISA_last_common_instr_operand = 1012,
	ISA_last_common_instr_val = 1013,
	ISA_load = 1014,
	ISA_mab = 1015,
	ISA_misc_store_load = 1016,
	ISA_misc_testing = 1017,
	ISA_mrc = 1018,
	ISA_mri = 1019,
	ISA_mrl = 1020,
	ISA_mult = 1021,
	ISA_param = 1022,
	ISA_pload = 1023,
	ISA_prun = 1024,
	ISA_right_fixed_shifting = 1025,
	ISA_rotate_local = 1026,
	ISA_rsub = 1027,
	ISA_rsubc = 1028,
	ISA_search = 1029,
	ISA_send = 1030,
	ISA_sendint = 1031,
	ISA_setscan = 1032,
	ISA_spatial_select = 1033,
	ISA_srcall = 1034,
	ISA_stack_operations = 1035,
	ISA_stack_operations_CTL_val_DUPLICATE = 1036,
	ISA_stack_operations_CTL_val_LOAD_LAYRER1 = 1037,
	ISA_stack_operations_CTL_val_LOC_LOWER = 1038,
	ISA_stack_operations_CTL_val_LOC_UPPER = 1039,
	ISA_stack_operations_CTL_val_OVER = 1040,
	ISA_stack_operations_CTL_val_POP = 1041,
	ISA_stack_operations_CTL_val_SWAP = 1042,
	ISA_stack_operations_CTL_val_nr_bits = 1043,
	ISA_stack_push_load = 1044,
	ISA_stack_store_pop = 1045,
	ISA_stk = 1046,
	ISA_store = 1047,
	ISA_sub = 1048,
	ISA_subc = 1049,
	ISA_swap_memacc = 1050,
	ISA_trun = 1051,
	ISA_val = 1052,
	ISA_waittransfer = 1053,
	LABELS_NR_BITS = 1054,
	LABELS_NR_MAX = 1055,
	NETWORK_BW_BITS_SIZE = 1056,
	NETWORK_CELL_TYPE_ONLY_PERMUTE = 1057,
	NETWORK_CELL_TYPE_PERMUTE_SPLIT = 1058,
	NETWORK_CELL_TYPE_PREFIX_SPECIAL = 1059,
	NETWORK_CELL_TYPE_REDUCE_W_LEFT_ONE = 1060,
	NETWORK_CELL_TYPE_REDUCE_W_LEFT_ZERO = 1061,
	NETWORK_DEPTH = 1062,
	NETWORK_NR_INPUTS = 1063,
	NETWORK_NR_OPCODES = 1064,
	NETWORK_NR_OPCODE_BITS = 1065,
	NETWORK_NR_OPERATIONS = 1066,
	NETWORK_OP_ADD = 1067,
	NETWORK_OP_MAX = 1068,
	NETWORK_OP_MIN = 1069,
	NETWORK_OP_NOP = 1070,
	NETWORK_OP_PERMUTE = 1071,
	NETWORK_OP_SPLIT = 1072,
	NETWORK_OP_SUB = 1073,
	NETWORK_OP_SUM_PREFIX = 1074,
	NETWORK_OP_bitwise_AND = 1075,
	NETWORK_OP_bitwise_OR = 1076,
	NETWORK_OP_bitwise_XOR = 1077,
	NETWORK_OP_bitwise_XOR_PREFIX = 1078,
	NETWORK_SCAN_ENABLE_SIZE = 1079,
	NETWORK_SCAN_MODES = 1080,
	NETWORK_SCAN_MODES_NR_BITS = 1081,
	NETWORK_SCAN_MODE_CONTINOUS_GLOBAL_SHIFT_REG = 1082,
	NETWORK_SCAN_MODE_CONTINOUS_LOAD_MEM_OUT = 1083,
	NETWORK_SCAN_MODE_CONTINOUS_LOAD_SHIFT_REG = 1084,
	NETWORK_SCAN_MODE_CONTINOUS_MEM_OUT = 1085,
	NETWORK_SCAN_MODE_ONE_SHOT_LOAD_MEM_OUT = 1086,
	NETWORK_SCAN_MODE_ONE_SHOT_LOAD_SHIFT_REG = 1087,
	NETWORK_SCAN_MODE_ONE_SHOT_MEM_OUT = 1088,
	NETWORK_SCAN_MODE_ONE_SHOT_SHIFT_REG = 1089,
	NETWORK_WIDTH = 1090,
	NET_CELL_TYPE_0_MUX0_INPUT_0_SEL_VALUE = 1091,
	NET_CELL_TYPE_0_MUX0_INPUT_1_SEL_VALUE = 1092,
	NET_CELL_TYPE_0_MUX0_INPUT_ADDER_SEL_VALUE = 1093,
	NET_CELL_TYPE_0_MUX0_INPUT_BITWISE_SEL_VALUE = 1094,
	NET_CELL_TYPE_0_MUX1_INPUT_0_SEL_VALUE = 1095,
	NET_CELL_TYPE_0_MUX1_INPUT_1_SEL_VALUE = 1096,
	NET_CELL_TYPE_0_MUX1_INPUT_ADDER_SEL_VALUE = 1097,
	NET_CELL_TYPE_0_MUX1_INPUT_BITWISE_SEL_VALUE = 1098,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_0 = 1099,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_0_no_value = 1100,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_1 = 1101,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_1_no_value = 1102,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_ADDER = 1103,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_BITWISE = 1104,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_0 = 1105,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_0_no_value = 1106,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_1 = 1107,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_1_no_value = 1108,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_ADDER = 1109,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_BITWISE = 1110,
	NET_CELL_TYPE_0_NR_MUX0_INPUTS = 1111,
	NET_CELL_TYPE_0_NR_MUX1_INPUTS = 1112,
	NET_CELL_TYPE_1_MUX0_INPUT_0_SEL_VALUE = 1113,
	NET_CELL_TYPE_1_MUX0_INPUT_1_SEL_VALUE = 1114,
	NET_CELL_TYPE_1_MUX0_INPUT_ADDER_SEL_VALUE = 1115,
	NET_CELL_TYPE_1_MUX0_INPUT_BITWISE_SEL_VALUE = 1116,
	NET_CELL_TYPE_1_MUX1_INPUT_0_SEL_VALUE = 1117,
	NET_CELL_TYPE_1_MUX1_INPUT_1_SEL_VALUE = 1118,
	NET_CELL_TYPE_1_MUX1_INPUT_ADDER_SEL_VALUE = 1119,
	NET_CELL_TYPE_1_MUX1_INPUT_BITWISE_SEL_VALUE = 1120,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_0 = 1121,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_0_no_value = 1122,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_1 = 1123,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_1_no_value = 1124,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_ADDER = 1125,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_BITWISE = 1126,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_0 = 1127,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_0_no_value = 1128,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_1 = 1129,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_1_no_value = 1130,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER = 1131,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER_no_value = 1132,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE = 1133,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE_no_value = 1134,
	NET_CELL_TYPE_1_NR_MUX0_INPUTS = 1135,
	NET_CELL_TYPE_1_NR_MUX1_INPUTS = 1136,
	NET_CELL_TYPE_2_MUX0_INPUT_0_SEL_VALUE = 1137,
	NET_CELL_TYPE_2_MUX0_INPUT_1_SEL_VALUE = 1138,
	NET_CELL_TYPE_2_MUX0_INPUT_ADDER_SEL_VALUE = 1139,
	NET_CELL_TYPE_2_MUX0_INPUT_BITWISE_SEL_VALUE = 1140,
	NET_CELL_TYPE_2_MUX1_INPUT_0_SEL_VALUE = 1141,
	NET_CELL_TYPE_2_MUX1_INPUT_1_SEL_VALUE = 1142,
	NET_CELL_TYPE_2_MUX1_INPUT_ADDER_SEL_VALUE = 1143,
	NET_CELL_TYPE_2_MUX1_INPUT_BITWISE_SEL_VALUE = 1144,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_0 = 1145,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_0_no_value = 1146,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_1 = 1147,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_1_no_value = 1148,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_ADDER = 1149,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_BITWISE = 1150,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_0 = 1151,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_0_no_value = 1152,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_1 = 1153,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_1_no_value = 1154,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER = 1155,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER_no_value = 1156,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE = 1157,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE_no_value = 1158,
	NET_CELL_TYPE_2_NR_MUX0_INPUTS = 1159,
	NET_CELL_TYPE_2_NR_MUX1_INPUTS = 1160,
	NET_CELL_TYPE_3_MUX0_INPUT_0_SEL_VALUE = 1161,
	NET_CELL_TYPE_3_MUX0_INPUT_1_SEL_VALUE = 1162,
	NET_CELL_TYPE_3_MUX0_INPUT_ADDER_SEL_VALUE = 1163,
	NET_CELL_TYPE_3_MUX0_INPUT_BITWISE_SEL_VALUE = 1164,
	NET_CELL_TYPE_3_MUX1_INPUT_0_SEL_VALUE = 1165,
	NET_CELL_TYPE_3_MUX1_INPUT_1_SEL_VALUE = 1166,
	NET_CELL_TYPE_3_MUX1_INPUT_ADDER_SEL_VALUE = 1167,
	NET_CELL_TYPE_3_MUX1_INPUT_BITWISE_SEL_VALUE = 1168,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_0 = 1169,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_0_no_value = 1170,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_1 = 1171,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_1_no_value = 1172,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER = 1173,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER_no_value = 1174,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE = 1175,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE_no_value = 1176,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_0 = 1177,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_0_no_value = 1178,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_1 = 1179,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_1_no_value = 1180,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_ADDER = 1181,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_BITWISE = 1182,
	NET_CELL_TYPE_3_NR_MUX0_INPUTS = 1183,
	NET_CELL_TYPE_3_NR_MUX1_INPUTS = 1184,
	NET_CELL_TYPE_4_MUX0_INPUT_0_SEL_VALUE = 1185,
	NET_CELL_TYPE_4_MUX0_INPUT_1_SEL_VALUE = 1186,
	NET_CELL_TYPE_4_MUX0_INPUT_ADDER_SEL_VALUE = 1187,
	NET_CELL_TYPE_4_MUX0_INPUT_BITWISE_SEL_VALUE = 1188,
	NET_CELL_TYPE_4_MUX1_INPUT_0_SEL_VALUE = 1189,
	NET_CELL_TYPE_4_MUX1_INPUT_1_SEL_VALUE = 1190,
	NET_CELL_TYPE_4_MUX1_INPUT_ADDER_SEL_VALUE = 1191,
	NET_CELL_TYPE_4_MUX1_INPUT_BITWISE_SEL_VALUE = 1192,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_0 = 1193,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_0_no_value = 1194,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_1 = 1195,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_1_no_value = 1196,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_ADDER = 1197,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_BITWISE = 1198,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_0 = 1199,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_0_no_value = 1200,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_1 = 1201,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_1_no_value = 1202,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_ADDER = 1203,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_BITWISE = 1204,
	NET_CELL_TYPE_4_NR_MUX0_INPUTS = 1205,
	NET_CELL_TYPE_4_NR_MUX1_INPUTS = 1206,
	NET_HAS_OPERATION_ADD = 1207,
	NET_HAS_OPERATION_MAX = 1208,
	NET_HAS_OPERATION_MIN = 1209,
	NET_HAS_OPERATION_NOP = 1210,
	NET_HAS_OPERATION_PERMUTE = 1211,
	NET_HAS_OPERATION_SPLIT = 1212,
	NET_HAS_OPERATION_SUB = 1213,
	NET_HAS_OPERATION_SUM_PREFIX = 1214,
	NET_HAS_OPERATION_bitwise_AND = 1215,
	NET_HAS_OPERATION_bitwise_OPERATIONS = 1216,
	NET_HAS_OPERATION_bitwise_OR = 1217,
	NET_HAS_OPERATION_bitwise_XOR = 1218,
	NET_HAS_OPERATION_bitwise_XOR_PREFIX = 1219,
	NET_HAS_PREFIX_OPERATIONS = 1220,
	NET_RESOURCE_NEED_FULL_NET = 1221,
	NR_CELLS_PER_MULTICELL = 1222,
	NR_CELLS_PER_PARTIAL_MULTICELL = 1223,
	NR_MULTICELLS = 1224,
	NR_PARTIAL_MULTICELLS_PER_MULTICELL = 1225,
	OUTPUT_DATA_REORDER_BUFFER_NR_COLS = 1226,
	OUTPUT_DATA_REORDER_BUFFER_NR_LINES = 1227,
	PARAMETERS_STOP_ARCHITECTURE = 1228,
	PRINT_ARRAY_MEMORY_START_CONTINOUS = 1229,
	PRINT_ARRAY_MEMORY_STOP_CONTINOUS = 1230,
	PRINT_CONTINOUS = 1231,
	PRINT_CONTINOUS_ARRAY_FLAG_BITS = 1232,
	PRINT_CONTINOUS_ARRAY_GENERAL_INFO = 1233,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING = 1234,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL = 1235,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL_IO_COMMAND = 1236,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_PARTIAL_MULTICELL_LEVEL = 1237,
	PRINT_CONTINOUS_ARRAY_MEMORY_DATA = 1238,
	PRINT_CONTINOUS_ARRAY_SCAN_NET_INFO = 1239,
	PRINT_CONTINOUS_ARRAY_STACK = 1240,
	PRINT_CONTINOUS_CONTROLLER_ADDR_REGS = 1241,
	PRINT_CONTINOUS_CONTROLLER_MEMORY_DATA = 1242,
	PRINT_CONTINOUS_CTRL_FLAG_BITS = 1243,
	PRINT_CONTINOUS_CTRL_STACK = 1244,
	PRINT_CONTINOUS_CUSTOM_PRINT_ARRAY = 1245,
	PRINT_CONTINOUS_CUSTOM_PRINT_CONTROLLER = 1246,
	PRINT_CONTINOUS_DTE_GENERAL_INFO = 1247,
	PRINT_CONTINOUS_FP_INFO_PART1 = 1248,
	PRINT_CONTINOUS_FP_INFO_PART2 = 1249,
	PRINT_CONTINOUS_INSTRUCTION_INFO = 1250,
	PRINT_CONTINOUS_REORDER_BUFFER_INPUT = 1251,
	PRINT_CONTINOUS_REORDER_BUFFER_OUTPUT = 1252,
	PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_GENERAL_INFO = 1253,
	PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_VALUES = 1254,
	PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_GENERAL_INFO = 1255,
	PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_VALUES = 1256,
	PRINT_CONTINOUS_XPU_IO_FIFOS = 1257,
	PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_GENERAL_INFO = 1258,
	PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_VALUES = 1259,
	PRINT_CONTROLLER_MEMORY_START_CONTINOUS = 1260,
	PRINT_CONTROLLER_MEMORY_STOP_CONTINOUS = 1261,
	PRINT_FINAL_DO_FINAL_PRINTING = 1262,
	PRINT_FINAL_NR_VALUES_ARRAY_MEMORY_FINAL = 1263,
	PRINT_FINAL_NR_VALUES_CONTROLLER_MEMORY_FINAL = 1264,
	PRINT_FINAL_NR_VALUES_INPUT_DATA_FIFOS = 1265,
	PRINT_FINAL_NR_VALUES_OUTPUT_DATA_FIFOS = 1266,
	PRINT_FINAL_NR_VALUES_PROGRAM_MEMORY = 1267,
	PROFILER_CONTROL_REGISTER_NR_BITS = 1268,
	PROFILER_CONTROL_REG_PROFILER_PROGRAM_STATE_LOWER = 1269,
	PROFILER_CONTROL_REG_PROFILER_PROGRAM_STATE_UPPPER = 1270,
	PROFILER_CONTROL_RESET = 1271,
	PROFILER_CONTROL_START = 1272,
	PROFILER_CONTROL_STOP = 1273,
	PROFILER_MEMS_MAX_SIZE = 1274,
	PROFILER_MEM_ACC_STATE_COUNTER_START_ADDR = 1275,
	PROFILER_MEM_ACC_STATE_COUNTER_STOP_ADDR = 1276,
	PROFILER_MEM_DTE_READ_ARRAY_COMPLETE_COUNTER_ADDR = 1277,
	PROFILER_MEM_DTE_READ_CONTROLLER_COMPLETE_COUNTER_ADDR = 1278,
	PROFILER_MEM_DTE_STATE_COUNTER_START_ADDR = 1279,
	PROFILER_MEM_DTE_STATE_COUNTER_STOP_ADDR = 1280,
	PROFILER_MEM_DTE_WRITE_ARRAY_COMPLETE_COUNTER_ADDR = 1281,
	PROFILER_MEM_DTE_WRITE_CONTROLLER_COMPLETE_COUNTER_ADDR = 1282,
	PROFILER_MEM_FIFO_DATA_IN_ALMOST_EMPTY_COUNTER_ADDR = 1283,
	PROFILER_MEM_FIFO_DATA_IN_ALMOST_FULL_COUNTER_ADDR = 1284,
	PROFILER_MEM_FIFO_DATA_IN_EMPTY_COUNTER_ADDR = 1285,
	PROFILER_MEM_FIFO_DATA_IN_FULL_COUNTER_ADDR = 1286,
	PROFILER_MEM_FIFO_DATA_OUT_ALMOST_EMPTY_COUNTER_ADDR = 1287,
	PROFILER_MEM_FIFO_DATA_OUT_ALMOST_FULL_COUNTER_ADDR = 1288,
	PROFILER_MEM_FIFO_DATA_OUT_EMPTY_COUNTER_ADDR = 1289,
	PROFILER_MEM_FIFO_DATA_OUT_FULL_COUNTER_ADDR = 1290,
	PROFILER_MEM_NR_BLOCK_PC_FROM_WAIT_TRANSFER_COUNTER_ADDR = 1291,
	PROFILER_MEM_NR_JUMPS_DONE_COUNTER_ADDR = 1292,
	PROFILER_MEM_NR_JUMPS_NOT_DONE_COUNTER_ADDR = 1293,
	PROFILER_MEM_PC_COUNTER_NR_BITS = 1294,
	PROFILER_MEM_PC_COUNTER_SIZE = 1295,
	PROFILER_MEM_PC_COUNTER_START_ADDR = 1296,
	PROFILER_MEM_PC_COUNTER_STOP_ADDR = 1297,
	PROFILER_READ_ADDR_NR_BITS = 1298,
	PROFILER_SECONDARY_MEM_NR_BITS = 1299,
	PROFILER_SECONDARY_MEM_SIZE = 1300,
	PROFILER_STATUS_REGISTER_NR_BITS = 1301,
	PROFILER_STATUS_REGISTER_PROCESSING_RESET = 1302,
	PROFILER_STATUS_REGISTER_STARTED = 1303,
	PROFILER_STATUS_REGISTER_STOPPED = 1304,
	PROFILER_STATUS_REG_PROFILER_PROGRAM_STATE_LOWER = 1305,
	PROFILER_STATUS_REG_PROFILER_PROGRAM_STATE_UPPPER = 1306,
	REDUCE_NET_DEPTH = 1307,
	REORDER_BUFFER_COMMAND_NR_BITS = 1308,
	REORDER_BUFFER_COMMAND_NR_COMMANDS = 1309,
	REORDER_BUFFER_COMMAND_PASS_THROUGH = 1310,
	REORDER_BUFFER_COMMAND_REVERSE = 1311,
	REORDER_BUFFER_COMMAND_TRANSPOSE = 1312,
	REORDER_BUFFER_CONTROL_DATA_ORDER_NONE = 1313,
	REORDER_BUFFER_CONTROL_DATA_ORDER_NR_COLS = 1314,
	REORDER_BUFFER_CONTROL_DATA_ORDER_NR_LINES = 1315,
	REORDER_BUFFER_CONTROL_DATA_ORDER_PREPARE_ADDRESSES = 1316,
	REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE = 1317,
	REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE_STEP2 = 1318,
	REORDER_BUFFER_CONTROL_FIFO_NR_BITS = 1319,
	REORDER_BUFFER_NR_CONTROL_DATAS_PER_TRANSACTION = 1320,
	RESOURCE_ACCELERATOR_HAS_DEBUG_VALUE = 1321,
	RESOURCE_ACCELERATOR_HAS_PROFILER = 1322,
	RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK = 1323,
	RESOURCE_ARRAY_CELL_HAS_ROTATE = 1324,
	RESOURCE_ARRAY_CELL_HAS_SHIFT = 1325,
	RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT = 1326,
	RESOURCE_ARRAY_CELL_HAS_STACK = 1327,
	RESOURCE_ARRAY_CELL_STACK_SIZE = 1328,
	RESOURCE_ARRAY_HAS_BOOL_SCAN_NETWORK = 1329,
	RESOURCE_ARRAY_HAS_BW_SCAN_NET = 1330,
	RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG = 1331,
	RESOURCE_ARRAY_HAS_REDUCE_NET = 1332,
	RESOURCE_CTRL_STACK_SIZE = 1333,
	RESOURCE_FEATURE_TESTING = 1334,
	RESOURCE_HAS_INPUT_DATA_REORDER_BUFFER = 1335,
	RESOURCE_HAS_OUTPUT_DATA_REORDER_BUFFER = 1336,
	RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION = 1337,
	RESOURCE_NET_HAS_ADDER = 1338,
	RESOURCE_NET_HAS_OPERATION_ADD = 1339,
	RESOURCE_NET_HAS_OPERATION_MAX = 1340,
	RESOURCE_NET_HAS_OPERATION_MIN = 1341,
	RESOURCE_NET_HAS_OPERATION_NOP = 1342,
	RESOURCE_NET_HAS_OPERATION_PERMUTE = 1343,
	RESOURCE_NET_HAS_OPERATION_SPLIT = 1344,
	RESOURCE_NET_HAS_OPERATION_SUB = 1345,
	RESOURCE_NET_HAS_OPERATION_SUM_PREFIX = 1346,
	RESOURCE_NET_HAS_OPERATION_bitwise_AND = 1347,
	RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS = 1348,
	RESOURCE_NET_HAS_OPERATION_bitwise_OR = 1349,
	RESOURCE_NET_HAS_OPERATION_bitwise_XOR = 1350,
	RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX = 1351,
	RESOURCE_NET_NEEDS_ADD = 1352,
	RESOURCE_NET_NEEDS_SUB = 1353,
	SCAN_NET_DEPTH = 1354,
	SHIFT_RIGHT_FIXED_AMOUNT = 1355,
	SIMULATION_CLOCK_PERIOD = 1356,
	SIMULATION_FUNCTION_PERFORMED = 1357,
	SIMULATION_PRINTING = 1358,
	SIMULATION_PRINT_CLOCK_CYCLES_PAUSE = 1359,
	SIMULATION_TEST_NAME = 1360,
	SIMULATION_TIMESCALE_PRECISION = 1361,
	SIMULATION_TIMESCALE_TIME_UNIT = 1362,
	TB_PRINT_NR_NUMBERS_BEFORE_BAR = 1363,
	WAIT_TRANSFER_COUNTERS_NR_BITS = 1364,
	XPU_DEBUG_ADDR_BP_REG_LOC_LOWER = 1365,
	XPU_DEBUG_ADDR_BP_REG_LOC_UPPER = 1366,
	XPU_DEBUG_ADDR_BP_REG_NR_BITS = 1367,
	XPU_DEBUG_ADDR_COND_REG_LOC_LOWER = 1368,
	XPU_DEBUG_ADDR_COND_REG_LOC_UPPER = 1369,
	XPU_DEBUG_ADDR_COND_REG_NR_BITS = 1370,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_LOWER = 1371,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_UPPER = 1372,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_NR_BITS = 1373,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_LOWER = 1374,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_UPPER = 1375,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_NR_BITS = 1376,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_LOWER = 1377,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_UPPER = 1378,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_NR_BITS = 1379,
	XPU_DEBUG_BP_COND_OPERATION_REG_LOC_LOWER = 1380,
	XPU_DEBUG_BP_COND_OPERATION_REG_LOC_UPPER = 1381,
	XPU_DEBUG_BP_COND_OPERATION_REG_NR_BITS = 1382,
	XPU_DEBUG_BP_ENABLE_REG_LOC_LOWER = 1383,
	XPU_DEBUG_BP_ENABLE_REG_LOC_UPPER = 1384,
	XPU_DEBUG_BP_ENABLE_REG_NR_BITS = 1385,
	XPU_DEBUG_DATA_IN_REG_LOC_LOWER = 1386,
	XPU_DEBUG_DATA_IN_REG_LOC_UPPER = 1387,
	XPU_DEBUG_DATA_IN_REG_NR_BITS = 1388,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_LOWER = 1389,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_UPPER = 1390,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_NR_BITS = 1391,
	XPU_DEBUG_READ_ADDR_START_REG_LOC_LOWER = 1392,
	XPU_DEBUG_READ_ADDR_START_REG_LOC_UPPER = 1393,
	XPU_DEBUG_READ_ADDR_START_REG_NR_BITS = 1394,
	XPU_DEBUG_READ_ADDR_STOP_REG_LOC_LOWER = 1395,
	XPU_DEBUG_READ_ADDR_STOP_REG_LOC_UPPER = 1396,
	XPU_DEBUG_READ_ADDR_STOP_REG_NR_BITS = 1397,
	XPU_DEBUG_SAVE_REGS_REG_LOC_LOWER = 1398,
	XPU_DEBUG_SAVE_REGS_REG_LOC_UPPER = 1399,
	XPU_DEBUG_SAVE_REGS_REG_NR_BITS = 1400,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_LOWER = 1401,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_UPPER = 1402,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_NR_BITS = 1403,
	XPU_DEBUG_WRITE_MODE_REG_LOC_LOWER = 1404,
	XPU_DEBUG_WRITE_MODE_REG_LOC_UPPER = 1405,
	XPU_DEBUG_WRITE_MODE_REG_NR_BITS = 1406,
	XPU_HARDWARE_CONFIG_REG10_OCCUPIED_NR_BITS = 1407,
	XPU_HARDWARE_CONFIG_REG10_PADDING_NEEDED_AMOUNT = 1408,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_LOWER = 1409,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_UPPER = 1410,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_NR_BITS = 1411,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_LOWER = 1412,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_UPPER = 1413,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_NR_BITS = 1414,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_LOWER = 1415,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_UPPER = 1416,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_NR_BITS = 1417,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_LOWER = 1418,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_UPPER = 1419,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_NR_BITS = 1420,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_LOWER = 1421,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_UPPER = 1422,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_NR_BITS = 1423,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_LOWER = 1424,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_UPPER = 1425,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_NR_BITS = 1426,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_LOWER = 1427,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_UPPER = 1428,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_NR_BITS = 1429,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_LOWER = 1430,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_UPPER = 1431,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_NR_BITS = 1432,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_LOWER = 1433,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_UPPER = 1434,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_NR_BITS = 1435,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_LOWER = 1436,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_UPPER = 1437,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_NR_BITS = 1438,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_LOWER = 1439,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_UPPER = 1440,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_NR_BITS = 1441,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_LOWER = 1442,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_UPPER = 1443,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_NR_BITS = 1444,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_LOWER = 1445,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_UPPER = 1446,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_NR_BITS = 1447,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_LOWER = 1448,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_UPPER = 1449,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_NR_BITS = 1450,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_LOWER = 1451,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_UPPER = 1452,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_NR_BITS = 1453,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_LOWER = 1454,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_UPPER = 1455,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_NR_BITS = 1456,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_LOWER = 1457,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_UPPER = 1458,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_NR_BITS = 1459,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_LOWER = 1460,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_UPPER = 1461,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_NR_BITS = 1462,
	XPU_HARDWARE_CONFIG_REG13_OCCUPIED_NR_BITS = 1463,
	XPU_HARDWARE_CONFIG_REG13_PADDING_NEEDED_AMOUNT = 1464,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_LOWER = 1465,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_UPPER = 1466,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_NR_BITS = 1467,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_LOWER = 1468,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_UPPER = 1469,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_NR_BITS = 1470,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_LOWER = 1471,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_UPPER = 1472,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_NR_BITS = 1473,
	XPU_HARDWARE_CONFIG_REG14_OCCUPIED_NR_BITS = 1474,
	XPU_HARDWARE_CONFIG_REG14_PADDING_NEEDED_AMOUNT = 1475,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_LOWER = 1476,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_UPPER = 1477,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_NR_BITS = 1478,
	XPU_HARDWARE_CONFIG_REG16_OCCUPIED_NR_BITS = 1479,
	XPU_HARDWARE_CONFIG_REG16_PADDING_NEEDED_AMOUNT = 1480,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_LOWER = 1481,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_UPPER = 1482,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_NR_BITS = 1483,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER = 1484,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER = 1485,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS = 1486,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_LOWER = 1487,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_UPPER = 1488,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_NR_BITS = 1489,
	XPU_HARDWARE_CONFIG_REG17_OCCUPIED_NR_BITS = 1490,
	XPU_HARDWARE_CONFIG_REG17_PADDING_NEEDED_AMOUNT = 1491,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_LOWER = 1492,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_UPPER = 1493,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_NR_BITS = 1494,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_LOWER = 1495,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_UPPER = 1496,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_NR_BITS = 1497,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_LOWER = 1498,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_UPPER = 1499,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_NR_BITS = 1500,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_LOWER = 1501,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_UPPER = 1502,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_NR_BITS = 1503,
	XPU_HARDWARE_CONFIG_REG18_OCCUPIED_NR_BITS = 1504,
	XPU_HARDWARE_CONFIG_REG18_PADDING_NEEDED_AMOUNT = 1505,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_LOWER = 1506,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_UPPER = 1507,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_NR_BITS = 1508,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_LOWER = 1509,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_UPPER = 1510,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_NR_BITS = 1511,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_LOWER = 1512,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_UPPER = 1513,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_NR_BITS = 1514,
	XPU_HARDWARE_CONFIG_REG19_OCCUPIED_NR_BITS = 1515,
	XPU_HARDWARE_CONFIG_REG19_PADDING_NEEDED_AMOUNT = 1516,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS = 1517,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_LOWER = 1518,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_UPPER = 1519,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS = 1520,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_LOWER = 1521,
	XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_UPPER = 1522,
	XPU_HARDWARE_CONFIG_REG20_OCCUPIED_NR_BITS = 1523,
	XPU_HARDWARE_CONFIG_REG20_PADDING_NEEDED_AMOUNT = 1524,
	XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_LOWER = 1525,
	XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_UPPER = 1526,
	XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_NR_BITS = 1527,
	XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_LOWER = 1528,
	XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_UPPER = 1529,
	XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_NR_BITS = 1530,
	XPU_HARDWARE_CONFIG_REG21_OCCUPIED_NR_BITS = 1531,
	XPU_HARDWARE_CONFIG_REG21_PADDING_NEEDED_AMOUNT = 1532,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_LOWER = 1533,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_UPPER = 1534,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_NR_BITS = 1535,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_LOWER = 1536,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_UPPER = 1537,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_NR_BITS = 1538,
	XPU_HARDWARE_CONFIG_REG3_OCCUPIED_NR_BITS = 1539,
	XPU_HARDWARE_CONFIG_REG3_PADDING_NEEDED_AMOUNT = 1540,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_LOWER = 1541,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_UPPER = 1542,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_NR_BITS = 1543,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_LOWER = 1544,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_UPPER = 1545,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_NR_BITS = 1546,
	XPU_HARDWARE_CONFIG_REG7_OCCUPIED_NR_BITS = 1547,
	XPU_HARDWARE_CONFIG_REG7_PADDING_NEEDED_AMOUNT = 1548,
	XPU_HARDWARE_CONFIG_REG8_OCCUPIED_NR_BITS = 1549,
	XPU_HARDWARE_CONFIG_REG8_PADDING_NEEDED_AMOUNT = 1550,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_LOWER = 1551,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_UPPER = 1552,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_NR_BITS = 1553,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_LOWER = 1554,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_UPPER = 1555,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_NR_BITS = 1556,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_LOWER = 1557,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_UPPER = 1558,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_NR_BITS = 1559,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_LOWER = 1560,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_UPPER = 1561,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_NR_BITS = 1562,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER = 1563,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER = 1564,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS = 1565,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_LOWER = 1566,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_UPPER = 1567,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_NR_BITS = 1568,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_LOWER = 1569,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_UPPER = 1570,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_NR_BITS = 1571,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_LOWER = 1572,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_UPPER = 1573,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_NR_BITS = 1574,
	XPU_HARDWARE_CONFIG_REG9_OCCUPIED_NR_BITS = 1575,
	XPU_HARDWARE_CONFIG_REG9_PADDING_NEEDED_AMOUNT = 1576,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_LOWER = 1577,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_UPPER = 1578,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_NR_BITS = 1579,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_LOWER = 1580,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_UPPER = 1581,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_NR_BITS = 1582,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_NR_BITS = 1583,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_LOWER = 1584,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_UPPER = 1585,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_NR_BITS = 1586,
	XPU_INTERRUPT_STATUS_REG_NR_BITS = 1587,
	XPU_INTERRUPT_STATUS_REG_OCCUPIED_NR_BITS = 1588,
	XPU_INTERRUPT_STATUS_REG_PADDING_NEEDED_AMOUNT = 1589,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_LOWER = 1590,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_UPPER = 1591,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_NR_BITS = 1592,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_LOWER = 1593,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_UPPER = 1594,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_NR_BITS = 1595,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_LOWER = 1596,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_UPPER = 1597,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_NR_BITS = 1598,
	XPU_SOFT_RESET_REG_SOFT_RESET_LOC_LOWER = 1599,
	XPU_SOFT_RESET_REG_SOFT_RESET_LOC_UPPER = 1600,
	XPU_SOFT_RESET_REG_SOFT_RESET_NR_BITS = 1601,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_LOWER = 1602,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_NR_BITS = 1603,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_UPPER = 1604,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_LOWER = 1605,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_UPPER = 1606,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_NR_BITS = 1607,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_LOWER = 1608,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_UPPER = 1609,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_NR_BITS = 1610,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1611,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1612,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1613,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1614,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1615,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1616,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_LOWER = 1617,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_UPPER = 1618,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_NR_BITS = 1619,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_LOWER = 1620,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_UPPER = 1621,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_NR_BITS = 1622,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1623,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1624,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1625,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1626,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1627,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1628,
	XPU_STATUS_REG_DEBUG_ON_LOWER = 1629,
	XPU_STATUS_REG_DEBUG_ON_NR_BITS = 1630,
	XPU_STATUS_REG_DEBUG_ON_UPPER = 1631,
	XPU_STATUS_REG_DTE_STATE_LOWER = 1632,
	XPU_STATUS_REG_DTE_STATE_NR_BITS = 1633,
	XPU_STATUS_REG_DTE_STATE_UPPER = 1634,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_LOWER = 1635,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_UPPER = 1636,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_NR_BITS = 1637,
	XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER = 1638,
	XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS = 1639,
	XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER = 1640,
	XPU_STATUS_REG_NR_BITS = 1641,
	XPU_STATUS_REG_OCCUPIED_NR_BITS = 1642,
	XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER = 1643,
	XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS = 1644,
	XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER = 1645,
	XPU_STATUS_REG_PADDING_NEEDED_AMOUNT = 1646,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_LOWER = 1647,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_UPPER = 1648,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_NR_BITS = 1649,
	XPU_STATUS_REG_PROG_FIFO_FULL_LOC_LOWER = 1650,
	XPU_STATUS_REG_PROG_FIFO_FULL_LOC_UPPER = 1651,
	XPU_STATUS_REG_PROG_FIFO_FULL_NR_BITS = 1652,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1653,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1654,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1655,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1656,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1657,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1658,
	__01_ISA_V__ = 1659,
	__DEFINES_VH__ = 1660,
	__PARAMETERS_HW_HASH_VH__ = 1661,
	__PARAMETERS_VH__ = 1662,
	__PARAMETERS_simulation_VH__ = 1663,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_LOWER = 1664,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_UPPER = 1665,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_LOWER = 1666,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_UPPER = 1667,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_NR_BITS = 1668,
};

extern const std::unordered_map<std::string_view, ArchConstant> archConstantLookup;

constexpr std::size_t cArchNumConstants = 1669;
