{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "23",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/fir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_C1.vhd",
      "impl\/vhdl\/fir_shift_reg.vhd",
      "impl\/vhdl\/fir.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_C1.v",
      "impl\/verilog\/fir_C1_rom.dat",
      "impl\/verilog\/fir_shift_reg.v",
      "impl\/verilog\/fir_shift_reg_ram.dat",
      "impl\/verilog\/fir.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/Git_Workspace\/HighLevelSynthesis\/Parallel_Programming_for_FPGAs\/Chapter2_FIR\/version1\/Vivado_HLS\/solution1\/.autopilot\/db\/fir.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "x": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "y": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "y": {
      "dir": "out",
      "width": "32"
    },
    "y_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "x": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "y": {
      "interfaceRef": "y",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    },
    "x": {
      "interfaceRef": "x",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir"},
    "Metrics": {"fir": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "34",
          "LatencyWorst": "45",
          "PipelineIIMin": "24",
          "PipelineIIMax": "46",
          "PipelineII": "24 ~ 46",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.470"
        },
        "Loops": [{
            "Name": "Shift_Accum_Loop",
            "TripCount": "11",
            "LatencyMin": "22",
            "LatencyMax": "44",
            "Latency": "22 ~ 44",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "4",
            "PipelineDepth": "2 ~ 4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "287",
          "LUT": "235"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-25 15:35:27 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
