!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ALTERA_DEVICE_FAMILIES	work/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd	/^entity ALTERA_DEVICE_FAMILIES is$/;"	e
ALTERA_MF_HINT_EVALUATION	work/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd	/^entity ALTERA_MF_HINT_EVALUATION is$/;"	e
ALTERA_MF_MEMORY_INITIALIZATION	work/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd	/^entity ALTERA_MF_MEMORY_INITIALIZATION is$/;"	e
COLUMN	testcode/main.c	83;"	d	file:
Disassembly	testcode/obj/test.s	/^Disassembly of section .comment:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .data:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_abbrev:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_aranges:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_frame:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_info:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_line:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .debug_str:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .got:$/;"	l
Disassembly	testcode/obj/test.s	/^Disassembly of section .text:$/;"	l
MF_cycloneiii_pll	work/@m@f_cycloneiii_pll/_primary.vhd	/^entity MF_cycloneiii_pll is$/;"	e
MF_cycloneiiigl_m_cntr	work/@m@f_cycloneiiigl_m_cntr/_primary.vhd	/^entity MF_cycloneiiigl_m_cntr is$/;"	e
MF_cycloneiiigl_n_cntr	work/@m@f_cycloneiiigl_n_cntr/_primary.vhd	/^entity MF_cycloneiiigl_n_cntr is$/;"	e
MF_cycloneiiigl_pll	work/@m@f_cycloneiiigl_pll/_primary.vhd	/^entity MF_cycloneiiigl_pll is$/;"	e
MF_cycloneiiigl_scale_cntr	work/@m@f_cycloneiiigl_scale_cntr/_primary.vhd	/^entity MF_cycloneiiigl_scale_cntr is$/;"	e
MF_pll_reg	work/@m@f_pll_reg/_primary.vhd	/^entity MF_pll_reg is$/;"	e
MF_stratix_pll	work/@m@f_stratix_pll/_primary.vhd	/^entity MF_stratix_pll is$/;"	e
MF_stratixii_pll	work/@m@f_stratixii_pll/_primary.vhd	/^entity MF_stratixii_pll is$/;"	e
MF_stratixiii_pll	work/@m@f_stratixiii_pll/_primary.vhd	/^entity MF_stratixiii_pll is$/;"	e
ROW	testcode/main.c	84;"	d	file:
_start	testcode/start.S	/^_start:$/;"	l
a0	testcode/obj/test.s	/^  a0:	00000000 	0x00000000$/;"	l
a0	testcode/obj/test.s	/^  a0:	0601bf01 	cacop	0x1,$r24,111(0x6f)$/;"	l
a0	testcode/obj/test.s	/^  a0:	19270b39 	pcaddi	$r25,-444327(0x93859)$/;"	l
a0	testcode/obj/test.s	/^  a0:	68637261 	bltu	$r19,$r1,25456(0x6370) # 6410 <_start-0x1bff9bf0>$/;"	l
a0	testcode/obj/test.s	/^  a0:	8211054b 	0x8211054b$/;"	l
a4	testcode/obj/test.s	/^  a4:	01111349 	fscaleb.d	$f9,$f26,$f4$/;"	l
a4	testcode/obj/test.s	/^  a4:	1c000c88 	pcaddu12i	$r8,100(0x64)$/;"	l
a4	testcode/obj/test.s	/^  a4:	1c000fe0 	pcaddu12i	$r0,127(0x7f)$/;"	l
a4	testcode/obj/test.s	/^  a4:	20723233 	ll.w	$r19,$r17,29232(0x7230)$/;"	l
a4	testcode/obj/test.s	/^  a4:	4bbc0205 	0x4bbc0205$/;"	l
a8	testcode/obj/test.s	/^  a8:	0000007c 	0x0000007c$/;"	l
a8	testcode/obj/test.s	/^  a8:	00000158 	0x00000158$/;"	l
a8	testcode/obj/test.s	/^  a8:	05821105 	0x05821105$/;"	l
a8	testcode/obj/test.s	/^  a8:	18400612 	pcaddi	$r18,131120(0x20030)$/;"	l
a8	testcode/obj/test.s	/^  a8:	2d20672d 	0x2d20672d$/;"	l
a_graycounter	work/a_graycounter/_primary.vhd	/^entity a_graycounter is$/;"	e
ac	testcode/obj/test.s	/^  ac:	00d39c01 	bstrpick.d	$r1,$r0,0x13,0x27$/;"	l
ac	testcode/obj/test.s	/^  ac:	01194296 	0x01194296$/;"	l
ac	testcode/obj/test.s	/^  ac:	054bbc02 	0x054bbc02$/;"	l
ac	testcode/obj/test.s	/^  ac:	2d6f6e66 	0x2d6f6e66$/;"	l
ac	testcode/obj/test.s	/^  ac:	44300e44 	bnez	$r18,1060876(0x10300c) # 1030b8 <_start-0x1befcf48>$/;"	l
alt3pram	work/alt3pram/_primary.vhd	/^entity alt3pram is$/;"	e
alt_aeq_s4	work/alt_aeq_s4/_primary.vhd	/^entity alt_aeq_s4 is$/;"	e
alt_cal	work/alt_cal/_primary.vhd	/^entity alt_cal is$/;"	e
alt_cal_av	work/alt_cal_av/_primary.vhd	/^entity alt_cal_av is$/;"	e
alt_cal_c3gxb	work/alt_cal_c3gxb/_primary.vhd	/^entity alt_cal_c3gxb is$/;"	e
alt_cal_mm	work/alt_cal_mm/_primary.vhd	/^entity alt_cal_mm is$/;"	e
alt_cal_sv	work/alt_cal_sv/_primary.vhd	/^entity alt_cal_sv is$/;"	e
alt_dfe	work/alt_dfe/_primary.vhd	/^entity alt_dfe is$/;"	e
alt_eyemon	work/alt_eyemon/_primary.vhd	/^entity alt_eyemon is$/;"	e
alt_fault_injection	work/alt_fault_injection/_primary.vhd	/^entity alt_fault_injection is$/;"	e
altaccumulate	work/altaccumulate/_primary.vhd	/^entity altaccumulate is$/;"	e
altclklock	work/altclklock/_primary.vhd	/^entity altclklock is$/;"	e
altddio_bidir	work/altddio_bidir/_primary.vhd	/^entity altddio_bidir is$/;"	e
altddio_in	work/altddio_in/_primary.vhd	/^entity altddio_in is$/;"	e
altddio_out	work/altddio_out/_primary.vhd	/^entity altddio_out is$/;"	e
altdpram	work/altdpram/_primary.vhd	/^entity altdpram is$/;"	e
altera_std_synchronizer	work/altera_std_synchronizer/_primary.vhd	/^entity altera_std_synchronizer is$/;"	e
altera_std_synchronizer_bundle	work/altera_std_synchronizer_bundle/_primary.vhd	/^entity altera_std_synchronizer_bundle is$/;"	e
altera_syncram_derived	work/altera_syncram_derived/_primary.vhd	/^entity altera_syncram_derived is$/;"	e
altera_syncram_derived_forwarding_logic	work/altera_syncram_derived_forwarding_logic/_primary.vhd	/^entity altera_syncram_derived_forwarding_logic is$/;"	e
altfp_mult	work/altfp_mult/_primary.vhd	/^entity altfp_mult is$/;"	e
altlvds_rx	work/altlvds_rx/_primary.vhd	/^entity altlvds_rx is$/;"	e
altlvds_tx	work/altlvds_tx/_primary.vhd	/^entity altlvds_tx is$/;"	e
altmult_accum	work/altmult_accum/_primary.vhd	/^entity altmult_accum is$/;"	e
altmult_add	work/altmult_add/_primary.vhd	/^entity altmult_add is$/;"	e
altparallel_flash_loader	work/altparallel_flash_loader/_primary.vhd	/^entity altparallel_flash_loader is$/;"	e
altpll	work/altpll/_primary.vhd	/^entity altpll is$/;"	e
altserial_flash_loader	work/altserial_flash_loader/_primary.vhd	/^entity altserial_flash_loader is$/;"	e
altshift_taps	work/altshift_taps/_primary.vhd	/^entity altshift_taps is$/;"	e
altsource_probe	work/altsource_probe/_primary.vhd	/^entity altsource_probe is$/;"	e
altsqrt	work/altsqrt/_primary.vhd	/^entity altsqrt is$/;"	e
altsquare	work/altsquare/_primary.vhd	/^entity altsquare is$/;"	e
altstratixii_oct	work/altstratixii_oct/_primary.vhd	/^entity altstratixii_oct is$/;"	e
altsyncram	work/altsyncram/_primary.vhd	/^entity altsyncram is$/;"	e
altsyncram_body	work/altsyncram_body/_primary.vhd	/^entity altsyncram_body is$/;"	e
alu	work/alu/_primary.vhd	/^entity alu is$/;"	e
amba_axi_m2s3	work/amba_axi_m2s3/_primary.vhd	/^entity amba_axi_m2s3 is$/;"	e
arm_m_cntr	work/arm_m_cntr/_primary.vhd	/^entity arm_m_cntr is$/;"	e
arm_n_cntr	work/arm_n_cntr/_primary.vhd	/^entity arm_n_cntr is$/;"	e
arm_scale_cntr	work/arm_scale_cntr/_primary.vhd	/^entity arm_scale_cntr is$/;"	e
axi_arbiter_fifo_sync	work/axi_arbiter_fifo_sync/_primary.vhd	/^entity axi_arbiter_fifo_sync is$/;"	e
axi_arbiter_mtos_m2	work/axi_arbiter_mtos_m2/_primary.vhd	/^entity axi_arbiter_mtos_m2 is$/;"	e
axi_arbiter_stom_s3	work/axi_arbiter_stom_s3/_primary.vhd	/^entity axi_arbiter_stom_s3 is$/;"	e
axi_default_slave	work/axi_default_slave/_primary.vhd	/^entity axi_default_slave is$/;"	e
axi_interface	work/axi_interface/_primary.vhd	/^entity axi_interface is$/;"	e
axi_mtos_m2	work/axi_mtos_m2/_primary.vhd	/^entity axi_mtos_m2 is$/;"	e
axi_sram_bridge	work/axi_sram_bridge/_primary.vhd	/^entity axi_sram_bridge is$/;"	e
axi_stom_s3	work/axi_stom_s3/_primary.vhd	/^entity axi_stom_s3 is$/;"	e
b0	testcode/obj/test.s	/^  b0:	02058211 	slti	$r17,$r16,352(0x160)$/;"	l
b0	testcode/obj/test.s	/^  b0:	0c000013 	0x0c000013$/;"	l
b0	testcode/obj/test.s	/^  b0:	0c440196 	0x0c440196$/;"	l
b0	testcode/obj/test.s	/^  b0:	6c697562 	bgeu	$r11,$r2,26996(0x6974) # 6a24 <_start-0x1bff95dc>$/;"	l
b0	testcode/obj/test.s	/^  b0:	b80a0000 	0xb80a0000$/;"	l
b4	testcode/obj/test.s	/^  b4:	006e6974 	bstrins.w	$r20,$r11,0xe,0x1a$/;"	l
b4	testcode/obj/test.s	/^  b4:	01000000 	0x01000000$/;"	l
b4	testcode/obj/test.s	/^  b4:	08030034 	0x08030034$/;"	l
b4	testcode/obj/test.s	/^  b4:	11054bbc 	addu16i.d	$r28,$r29,16722(0x4152)$/;"	l
b4	testcode/obj/test.s	/^  b4:	68020016 	bltu	$r0,$r22,512(0x200) # 2b4 <_start-0x1bfffd4c>$/;"	l
b8	testcode/obj/test.s	/^  b8:	030d44d6 	lu52i.d	$r22,$r6,849(0x351)$/;"	l
b8	testcode/obj/test.s	/^  b8:	053b0b3a 	0x053b0b3a$/;"	l
b8	testcode/obj/test.s	/^  b8:	61747365 	blt	$r27,$r5,95344(0x17470) # 17528 <_start-0x1bfe8ad8>$/;"	l
b8	testcode/obj/test.s	/^  b8:	940601c1 	0x940601c1$/;"	l
b8	testcode/obj/test.s	/^  b8:	bc020582 	0xbc020582$/;"	l
bc	testcode/obj/test.s	/^  bc:	00000020 	0x00000020$/;"	l
bc	testcode/obj/test.s	/^  bc:	02000000 	slti	$r0,$r0,0$/;"	l
bc	testcode/obj/test.s	/^  bc:	13490b39 	addu16i.d	$r25,$r25,-11710(0xd242)$/;"	l
bc	testcode/obj/test.s	/^  bc:	6f700074 	bgeu	$r3,$r20,-36864(0x37000) # ffff70bc <_GLOBAL_OFFSET_TABLE_+0xe3ff5a1c>$/;"	l
bc	testcode/obj/test.s	/^  bc:	8211054b 	0x8211054b$/;"	l
binary_out	testcode/convert.c	/^void binary_out(FILE* out,unsigned char* mem)$/;"	f
branch	work/branch/_primary.vhd	/^entity branch is$/;"	e
c	testcode/obj/test.s	/^   c:	00000000 	0x00000000$/;"	l
c	testcode/obj/test.s	/^   c:	0000003e 	0x0000003e$/;"	l
c	testcode/obj/test.s	/^   c:	00030d01 	0x00030d01$/;"	l
c	testcode/obj/test.s	/^   c:	000d0efb 	bytepick.d	$r27,$r23,$r3,0x2$/;"	l
c	testcode/obj/test.s	/^   c:	10061201 	addu16i.d	$r1,$r16,388(0x184)$/;"	l
c	testcode/obj/test.s	/^   c:	20686372 	ll.w	$r18,$r27,26720(0x6860)$/;"	l
c	testcode/obj/test.s	/^   c:	6e676973 	bgeu	$r11,$r19,-104600(0x26768) # fffe6774 <_GLOBAL_OFFSET_TABLE_+0xe3fe50d4>$/;"	l
c0	testcode/obj/test.s	/^  c0:	00000000 	0x00000000$/;"	l
c0	testcode/obj/test.s	/^  c0:	00001802 	cto.w	$r2,$r0$/;"	l
c0	testcode/obj/test.s	/^  c0:	000a6c91 	0x000a6c91$/;"	l
c0	testcode/obj/test.s	/^  c0:	4bbd0205 	0x4bbd0205$/;"	l
c0	testcode/obj/test.s	/^  c0:	6f725f73 	bgeu	$r27,$r19,-36260(0x3725c) # ffff731c <_GLOBAL_OFFSET_TABLE_+0xe3ff5c7c>$/;"	l
c4	testcode/obj/test.s	/^  c4:	01000000 	0x01000000$/;"	l
c4	testcode/obj/test.s	/^  c4:	05821105 	0x05821105$/;"	l
c4	testcode/obj/test.s	/^  c4:	1c000d04 	pcaddu12i	$r4,104(0x68)$/;"	l
c4	testcode/obj/test.s	/^  c4:	3f012e0d 	0x3f012e0d$/;"	l
c4	testcode/obj/test.s	/^  c4:	69640077 	bltu	$r3,$r23,91136(0x16400) # 164c4 <_start-0x1bfe9b3c>$/;"	l
c8	testcode/obj/test.s	/^  c8:	000000d0 	0x000000d0$/;"	l
c8	testcode/obj/test.s	/^  c8:	054bbc02 	0x054bbc02$/;"	l
c8	testcode/obj/test.s	/^  c8:	3a0e0319 	0x3a0e0319$/;"	l
c8	testcode/obj/test.s	/^  c8:	61736f6e 	blt	$r27,$r14,95084(0x1736c) # 17434 <_start-0x1bfe8bcc>$/;"	l
c8	testcode/obj/test.s	/^  c8:	940601c2 	0x940601c2$/;"	l
cc	testcode/obj/test.s	/^  cc:	02000000 	slti	$r0,$r0,0$/;"	l
cc	testcode/obj/test.s	/^  cc:	02058211 	slti	$r17,$r16,352(0x160)$/;"	l
cc	testcode/obj/test.s	/^  cc:	39053b0b 	0x39053b0b$/;"	l
cc	testcode/obj/test.s	/^  cc:	48400e44 	0x48400e44$/;"	l
cc	testcode/obj/test.s	/^  cc:	725f7275 	0x725f7275$/;"	l
cda_m_cntr	work/cda_m_cntr/_primary.vhd	/^entity cda_m_cntr is$/;"	e
cda_n_cntr	work/cda_n_cntr/_primary.vhd	/^entity cda_n_cntr is$/;"	e
cda_scale_cntr	work/cda_scale_cntr/_primary.vhd	/^entity cda_scale_cntr is$/;"	e
chrom	work/chrom/_primary.vhd	/^entity chrom is$/;"	e
clken_buf	work/clken_buf/_primary.vhd	/^entity clken_buf is$/;"	e
clr_timer_intr	testcode/start.S	/^clr_timer_intr:$/;"	l
cpu	work/cpu/_primary.vhd	/^entity cpu is$/;"	e
cpu7_csr	work/cpu7_csr/_primary.vhd	/^entity cpu7_csr is$/;"	e
cpu7_csr_byplog	work/cpu7_csr_byplog/_primary.vhd	/^entity cpu7_csr_byplog is$/;"	e
cpu7_csr_timer	work/cpu7_csr_timer/_primary.vhd	/^entity cpu7_csr_timer is$/;"	e
cpu7_exu	work/cpu7_exu/_primary.vhd	/^entity cpu7_exu is$/;"	e
cpu7_exu_ecl	work/cpu7_exu_ecl/_primary.vhd	/^entity cpu7_exu_ecl is$/;"	e
cpu7_exu_eclbyplog	work/cpu7_exu_eclbyplog/_primary.vhd	/^entity cpu7_exu_eclbyplog is$/;"	e
cpu7_exu_eclbyplog_rs1	work/cpu7_exu_eclbyplog_rs1/_primary.vhd	/^entity cpu7_exu_eclbyplog_rs1 is$/;"	e
cpu7_ifu	work/cpu7_ifu/_primary.vhd	/^entity cpu7_ifu is$/;"	e
cpu7_ifu_dec	work/cpu7_ifu_dec/_primary.vhd	/^entity cpu7_ifu_dec is$/;"	e
cpu7_ifu_fdp	work/cpu7_ifu_fdp/_primary.vhd	/^entity cpu7_ifu_fdp is$/;"	e
cpu7_ifu_imd	work/cpu7_ifu_imd/_primary.vhd	/^entity cpu7_ifu_imd is$/;"	e
cpu7_ifu_incr30	work/cpu7_ifu_incr30/_primary.vhd	/^entity cpu7_ifu_incr30 is$/;"	e
cpu7_lsu	work/cpu7_lsu/_primary.vhd	/^entity cpu7_lsu is$/;"	e
cpu7_nocache	work/cpu7_nocache/_primary.vhd	/^entity cpu7_nocache is$/;"	e
cycloneiiigl_post_divider	work/cycloneiiigl_post_divider/_primary.vhd	/^entity cycloneiiigl_post_divider is$/;"	e
d0	testcode/obj/test.s	/^  d0:	02960181 	addi.w	$r1,$r12,1408(0x580)$/;"	l
d0	testcode/obj/test.s	/^  d0:	0b006891 	0x0b006891$/;"	l
d0	testcode/obj/test.s	/^  d0:	11054bbc 	addu16i.d	$r28,$r29,16722(0x4152)$/;"	l
d0	testcode/obj/test.s	/^  d0:	1119270b 	addu16i.d	$r11,$r24,17993(0x4649)$/;"	l
d0	testcode/obj/test.s	/^  d0:	74686769 	xvavgr.b	$xr9,$xr27,$xr25$/;"	l
d4	testcode/obj/test.s	/^  d4:	00000031 	0x00000031$/;"	l
d4	testcode/obj/test.s	/^  d4:	00160c44 	orn	$r4,$r2,$r3$/;"	l
d4	testcode/obj/test.s	/^  d4:	40061201 	beqz	$r16,263696(0x40610) # 406e4 <_start-0x1bfbf91c>$/;"	l
d4	testcode/obj/test.s	/^  d4:	6c656400 	bgeu	$r0,$r0,25956(0x6564) # 6638 <_start-0x1bff99c8>$/;"	l
d4	testcode/obj/test.s	/^  d4:	bc020582 	0xbc020582$/;"	l
d8	testcode/obj/test.s	/^  d8:	05017c01 	0x05017c01$/;"	l
d8	testcode/obj/test.s	/^  d8:	19429618 	pcaddi	$r24,-387920(0xa14b0)$/;"	l
d8	testcode/obj/test.s	/^  d8:	44c1b402 	bnez	$r0,573876(0x8c1b4) # 8c28c <_start-0x1bf73d74>$/;"	l
d8	testcode/obj/test.s	/^  d8:	735f7961 	vsrarni.d.q	$vr1,$vr11,0x5e$/;"	l
d8	testcode/obj/test.s	/^  d8:	8211054b 	0x8211054b$/;"	l
dc	testcode/obj/test.s	/^  dc:	00000094 	0x00000094$/;"	l
dc	testcode/obj/test.s	/^  dc:	00001301 	clo.w	$r1,$r24$/;"	l
dc	testcode/obj/test.s	/^  dc:	030d44d6 	lu52i.d	$r22,$r6,849(0x351)$/;"	l
dc	testcode/obj/test.s	/^  dc:	4bbc0205 	0x4bbc0205$/;"	l
dc	testcode/obj/test.s	/^  dc:	74726f68 	xvmin.b	$xr8,$xr27,$xr27$/;"	l
dcfifo	work/dcfifo/_primary.vhd	/^entity dcfifo is$/;"	e
dcfifo_async	work/dcfifo_async/_primary.vhd	/^entity dcfifo_async is$/;"	e
dcfifo_dffpipe	work/dcfifo_dffpipe/_primary.vhd	/^entity dcfifo_dffpipe is$/;"	e
dcfifo_fefifo	work/dcfifo_fefifo/_primary.vhd	/^entity dcfifo_fefifo is$/;"	e
dcfifo_low_latency	work/dcfifo_low_latency/_primary.vhd	/^entity dcfifo_low_latency is$/;"	e
dcfifo_mixed_widths	work/dcfifo_mixed_widths/_primary.vhd	/^entity dcfifo_mixed_widths is$/;"	e
dcfifo_sync	work/dcfifo_sync/_primary.vhd	/^entity dcfifo_sync is$/;"	e
decoder	work/decoder/_primary.vhd	/^entity decoder is$/;"	e
delay	testcode/main.c	/^void delay (void)$/;"	f
delay_short	testcode/main.c	/^void delay_short (void)$/;"	f
dff_ns	work/dff_ns/_primary.vhd	/^entity dff_ns is$/;"	e
dff_s	work/dff_s/_primary.vhd	/^entity dff_s is$/;"	e
dff_sscan	work/dff_sscan/_primary.vhd	/^entity dff_sscan is$/;"	e
dffe_ns	work/dffe_ns/_primary.vhd	/^entity dffe_ns is$/;"	e
dffe_s	work/dffe_s/_primary.vhd	/^entity dffe_s is$/;"	e
dffp	work/dffp/_primary.vhd	/^entity dffp is$/;"	e
dffr_async	work/dffr_async/_primary.vhd	/^entity dffr_async is$/;"	e
dffr_async_ns	work/dffr_async_ns/_primary.vhd	/^entity dffr_async_ns is$/;"	e
dffr_async_ns_cl_r1	work/dffr_async_ns_cl_r1/_primary.vhd	/^entity dffr_async_ns_cl_r1 is$/;"	e
dffr_async_ns_r1	work/dffr_async_ns_r1/_primary.vhd	/^entity dffr_async_ns_r1 is$/;"	e
dffr_ns	work/dffr_ns/_primary.vhd	/^entity dffr_ns is$/;"	e
dffr_ns_r1	work/dffr_ns_r1/_primary.vhd	/^entity dffr_ns_r1 is$/;"	e
dffr_s	work/dffr_s/_primary.vhd	/^entity dffr_s is$/;"	e
dffre_ns	work/dffre_ns/_primary.vhd	/^entity dffre_ns is$/;"	e
dffre_s	work/dffre_s/_primary.vhd	/^entity dffre_s is$/;"	e
dffrl_async	work/dffrl_async/_primary.vhd	/^entity dffrl_async is$/;"	e
dffrl_async_ns	work/dffrl_async_ns/_primary.vhd	/^entity dffrl_async_ns is$/;"	e
dffrl_ns	work/dffrl_ns/_primary.vhd	/^entity dffrl_ns is$/;"	e
dffrl_s	work/dffrl_s/_primary.vhd	/^entity dffrl_s is$/;"	e
dffrle_ns	work/dffrle_ns/_primary.vhd	/^entity dffrle_ns is$/;"	e
dffrle_s	work/dffrle_s/_primary.vhd	/^entity dffrle_s is$/;"	e
dffsl_async_ns	work/dffsl_async_ns/_primary.vhd	/^entity dffsl_async_ns is$/;"	e
dffsl_ns	work/dffsl_ns/_primary.vhd	/^entity dffsl_ns is$/;"	e
dinosaur_empty	testcode/main.c	/^char dinosaur_empty[] =$/;"	v
dinosaur_left	testcode/main.c	/^char dinosaur_left[] =$/;"	v
dinosaur_right	testcode/main.c	/^char dinosaur_right[] =$/;"	v
display	testcode/main.c	/^void display (void)$/;"	f
display_dinosaur	testcode/main.c	/^void display_dinosaur (int* video_base, int x, int y)$/;"	f
do_excp_handler	testcode/main.c	/^void do_excp_handler (void)$/;"	f
dp_buffer	work/dp_buffer/_primary.vhd	/^entity dp_buffer is$/;"	e
dp_mux2es	work/dp_mux2es/_primary.vhd	/^entity dp_mux2es is$/;"	e
dp_mux3ds	work/dp_mux3ds/_primary.vhd	/^entity dp_mux3ds is$/;"	e
dp_mux4ds	work/dp_mux4ds/_primary.vhd	/^entity dp_mux4ds is$/;"	e
dp_mux5ds	work/dp_mux5ds/_primary.vhd	/^entity dp_mux5ds is$/;"	e
dp_mux8ds	work/dp_mux8ds/_primary.vhd	/^entity dp_mux8ds is$/;"	e
dummy_hub	work/dummy_hub/_primary.vhd	/^entity dummy_hub is$/;"	e
e0	testcode/obj/test.s	/^  e0:	00000018 	0x00000018$/;"	l
e0	testcode/obj/test.s	/^  e0:	0300050e 	lu52i.d	$r14,$r8,1(0x1)$/;"	l
e0	testcode/obj/test.s	/^  e0:	05821105 	0x05821105$/;"	l
e0	testcode/obj/test.s	/^  e0:	1c000dd4 	pcaddu12i	$r20,110(0x6e)$/;"	l
e0	testcode/obj/test.s	/^  e0:	61686300 	blt	$r24,$r0,92256(0x16860) # 16940 <_start-0x1bfe96c0>$/;"	l
e4	testcode/obj/test.s	/^  e4:	00000000 	0x00000000$/;"	l
e4	testcode/obj/test.s	/^  e4:	0000020c 	0x0000020c$/;"	l
e4	testcode/obj/test.s	/^  e4:	054bbc02 	0x054bbc02$/;"	l
e4	testcode/obj/test.s	/^  e4:	3b0b3a0e 	0x3b0b3a0e$/;"	l
e4	testcode/obj/test.s	/^  e4:	65680072 	bge	$r3,$r18,92160(0x16800) # 168e4 <_start-0x1bfe971c>$/;"	l
e8	testcode/obj/test.s	/^  e8:	011d9c01 	0x011d9c01$/;"	l
e8	testcode/obj/test.s	/^  e8:	02058211 	slti	$r17,$r16,352(0x160)$/;"	l
e8	testcode/obj/test.s	/^  e8:	1c000dd4 	pcaddu12i	$r20,110(0x6e)$/;"	l
e8	testcode/obj/test.s	/^  e8:	490b3905 	bcnez	$fcc0,1379128(0x150b38) # 150c20 <_start-0x1beaf3e0>$/;"	l
e8	testcode/obj/test.s	/^  e8:	74686769 	xvavgr.b	$xr9,$xr27,$xr25$/;"	l
ec	testcode/obj/test.s	/^  ec:	0000020c 	0x0000020c$/;"	l
ec	testcode/obj/test.s	/^  ec:	00180213 	sra.w	$r19,$r16,$r0$/;"	l
ec	testcode/obj/test.s	/^  ec:	11054bbc 	addu16i.d	$r28,$r29,16722(0x4152)$/;"	l
ec	testcode/obj/test.s	/^  ec:	5f6f6400 	bne	$r0,$r0,-37020(0x36f64) # ffff7050 <_GLOBAL_OFFSET_TABLE_+0xe3ff59b0>$/;"	l
ec	testcode/obj/test.s	/^  ec:	690c0000 	bltu	$r0,$r0,68608(0x10c00) # 10cec <_start-0x1bfef314>$/;"	l
excp_handler	testcode/start.S	/^excp_handler:$/;"	l
f0	testcode/obj/test.s	/^  f0:	00050f00 	alsl.w	$r0,$r24,$r3,0x3$/;"	l
f0	testcode/obj/test.s	/^  f0:	017f0100 	0x017f0100$/;"	l
f0	testcode/obj/test.s	/^  f0:	48200e44 	0x48200e44$/;"	l
f0	testcode/obj/test.s	/^  f0:	70637865 	vabsd.wu	$vr5,$vr3,$vr30$/;"	l
f0	testcode/obj/test.s	/^  f0:	bb010582 	0xbb010582$/;"	l
f4	testcode/obj/test.s	/^  f4:	00009406 	0x00009406$/;"	l
f4	testcode/obj/test.s	/^  f4:	02960181 	addi.w	$r1,$r12,1408(0x580)$/;"	l
f4	testcode/obj/test.s	/^  f4:	0b3a0803 	0x0b3a0803$/;"	l
f4	testcode/obj/test.s	/^  f4:	2c054308 	vld	$vr8,$r24,336(0x150)$/;"	l
f4	testcode/obj/test.s	/^  f4:	6e61685f 	bgeu	$r2,$r31,-106136(0x26168) # fffe625c <_GLOBAL_OFFSET_TABLE_+0xe3fe4bbc>$/;"	l
f8	testcode/obj/test.s	/^  f8:	00160c44 	orn	$r4,$r2,$r3$/;"	l
f8	testcode/obj/test.s	/^  f8:	0b39053b 	0x0b39053b$/;"	l
f8	testcode/obj/test.s	/^  f8:	0c057608 	0x0c057608$/;"	l
f8	testcode/obj/test.s	/^  f8:	6c910200 	bgeu	$r16,$r0,37120(0x9100) # 91f8 <_start-0x1bff6e08>$/;"	l
f8	testcode/obj/test.s	/^  f8:	72656c64 	0x72656c64$/;"	l
fc	testcode/obj/test.s	/^  fc:	00000020 	0x00000020$/;"	l
fc	testcode/obj/test.s	/^  fc:	0000e60a 	0x0000e60a$/;"	l
fc	testcode/obj/test.s	/^  fc:	18021349 	pcaddi	$r9,4250(0x109a)$/;"	l
fc	testcode/obj/test.s	/^  fc:	6d656d00 	bgeu	$r8,$r0,91500(0x1656c) # 16668 <_start-0x1bfe9998>$/;"	l
fc	testcode/obj/test.s	/^  fc:	822c05f3 	0x822c05f3$/;"	l
flexible_lvds_rx	work/flexible_lvds_rx/_primary.vhd	/^entity flexible_lvds_rx is$/;"	e
flexible_lvds_tx	work/flexible_lvds_tx/_primary.vhd	/^entity flexible_lvds_tx is$/;"	e
g_jump	testcode/main.c	/^int g_jump = 1;$/;"	v
hvsync	work/hvsync/_primary.vhd	/^entity hvsync is$/;"	e
jtag_tap_controller	work/jtag_tap_controller/_primary.vhd	/^entity jtag_tap_controller is$/;"	e
lcell	work/lcell/_primary.vhd	/^entity lcell is$/;"	e
leading_counter_16	work/leading_counter_16/_primary.vhd	/^entity leading_counter_16 is$/;"	e
leading_counter_32	work/leading_counter_32/_primary.vhd	/^entity leading_counter_32 is$/;"	e
leading_counter_4	work/leading_counter_4/_primary.vhd	/^entity leading_counter_4 is$/;"	e
leading_counter_8	work/leading_counter_8/_primary.vhd	/^entity leading_counter_8 is$/;"	e
loop	testcode/start.S	/^loop:$/;"	l
main	testcode/convert.c	/^int main(void)$/;"	f
main	testcode/main.c	/^int main (void)$/;"	f
memcpy	testcode/main.c	/^void *memcpy(void *dest, const void *src, unsigned n)$/;"	f
mul32x32	work/mul32x32/_primary.vhd	/^entity mul32x32 is$/;"	e
mul64x64	work/mul64x64/_primary.vhd	/^entity mul64x64 is$/;"	e
mux2ds	work/mux2ds/_primary.vhd	/^entity mux2ds is$/;"	e
mux3ds	work/mux3ds/_primary.vhd	/^entity mux3ds is$/;"	e
mux4ds	work/mux4ds/_primary.vhd	/^entity mux4ds is$/;"	e
obj_path	testcode/Makefile	/^obj_path = .\/obj$/;"	m
parallel_add	work/parallel_add/_primary.vhd	/^entity parallel_add is$/;"	e
peripherals	work/peripherals/_primary.vhd	/^entity peripherals is$/;"	e
pll	work/pll/_primary.vhd	/^entity pll is$/;"	e
pll_iobuf	work/pll_iobuf/_primary.vhd	/^entity pll_iobuf is$/;"	e
ram_bridge	work/ram_bridge/_primary.vhd	/^entity ram_bridge is$/;"	e
reg_file	work/reg_file/_primary.vhd	/^entity reg_file is$/;"	e
scfifo	work/scfifo/_primary.vhd	/^entity scfifo is$/;"	e
setup_timer	testcode/start.S	/^setup_timer:$/;"	l
show_img	testcode/main.c	/^void show_img (void* video_base, int pos_row, int pos_col, char* pimg, int row, int col)$/;"	f
signal_gen	work/signal_gen/_primary.vhd	/^entity signal_gen is$/;"	e
sink	work/sink/_primary.vhd	/^entity sink is$/;"	e
sld_signaltap	work/sld_signaltap/_primary.vhd	/^entity sld_signaltap is$/;"	e
sld_virtual_jtag	work/sld_virtual_jtag/_primary.vhd	/^entity sld_virtual_jtag is$/;"	e
sld_virtual_jtag_basic	work/sld_virtual_jtag_basic/_primary.vhd	/^entity sld_virtual_jtag_basic is$/;"	e
soc2_top	work/soc2_top/_primary.vhd	/^entity soc2_top is$/;"	e
source	work/source/_primary.vhd	/^entity source is$/;"	e
sram	work/sram/_primary.vhd	/^entity sram is$/;"	e
start	testcode/start.S	/^start:$/;"	l
stratix_lvds_rx	work/stratix_lvds_rx/_primary.vhd	/^entity stratix_lvds_rx is$/;"	e
stratix_tx_outclk	work/stratix_tx_outclk/_primary.vhd	/^entity stratix_tx_outclk is$/;"	e
stratixgx_dpa_lvds_rx	work/stratixgx_dpa_lvds_rx/_primary.vhd	/^entity stratixgx_dpa_lvds_rx is$/;"	e
stratixii_lvds_rx	work/stratixii_lvds_rx/_primary.vhd	/^entity stratixii_lvds_rx is$/;"	e
stratixii_tx_outclk	work/stratixii_tx_outclk/_primary.vhd	/^entity stratixii_tx_outclk is$/;"	e
stratixiii_lvds_rx	work/stratixiii_lvds_rx/_primary.vhd	/^entity stratixiii_lvds_rx is$/;"	e
stratixiii_lvds_rx_channel	work/stratixiii_lvds_rx_channel/_primary.vhd	/^entity stratixiii_lvds_rx_channel is$/;"	e
stratixiii_lvds_rx_dpa	work/stratixiii_lvds_rx_dpa/_primary.vhd	/^entity stratixiii_lvds_rx_dpa is$/;"	e
stratixv_local_clk_divider	work/stratixv_local_clk_divider/_primary.vhd	/^entity stratixv_local_clk_divider is$/;"	e
stx_m_cntr	work/stx_m_cntr/_primary.vhd	/^entity stx_m_cntr is$/;"	e
stx_n_cntr	work/stx_n_cntr/_primary.vhd	/^entity stx_n_cntr is$/;"	e
stx_scale_cntr	work/stx_scale_cntr/_primary.vhd	/^entity stx_scale_cntr is$/;"	e
text80x25	work/text80x25/_primary.vhd	/^entity text80x25 is$/;"	e
top_tb	work/top_tb/_primary.vhd	/^entity top_tb is$/;"	e
ttn_m_cntr	work/ttn_m_cntr/_primary.vhd	/^entity ttn_m_cntr is$/;"	e
ttn_n_cntr	work/ttn_n_cntr/_primary.vhd	/^entity ttn_n_cntr is$/;"	e
ttn_scale_cntr	work/ttn_scale_cntr/_primary.vhd	/^entity ttn_scale_cntr is$/;"	e
uart	work/uart/_primary.vhd	/^entity uart is$/;"	e
uart_rx	work/uart_rx/_primary.vhd	/^entity uart_rx is$/;"	e
uart_tx	work/uart_tx/_primary.vhd	/^entity uart_tx is$/;"	e
vga640x480	work/vga640x480/_primary.vhd	/^entity vga640x480 is$/;"	e
vgaram	work/vgaram/_primary.vhd	/^entity vgaram is$/;"	e
vgatextram	work/vgatextram/_primary.vhd	/^entity vgatextram is$/;"	e
