
---------- Begin Simulation Statistics ----------
final_tick                               133389540000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 411560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665556                       # Number of bytes of host memory used
host_op_rate                                   416099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.98                       # Real time elapsed on the host
host_tick_rate                              548978342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133390                       # Number of seconds simulated
sim_ticks                                133389540000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.333895                       # CPI: cycles per instruction
system.cpu.discardedOps                        781563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14081622                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.749684                       # IPC: instructions per cycle
system.cpu.numCycles                        133389540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       119307918                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        27290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       704870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1411242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            167                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6491275                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5087636                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349129                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4077207                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4070021                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.823752                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  315081                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675629                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102893                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572736                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37439                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43763052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43763052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43771641                       # number of overall hits
system.cpu.dcache.overall_hits::total        43771641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       135616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135616                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       135776                       # number of overall misses
system.cpu.dcache.overall_misses::total        135776                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4600414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4600414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4600414000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4600414000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43898668                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43898668                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43907417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43907417                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33922.354294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33922.354294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33882.379802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33882.379802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122625                       # number of writebacks
system.cpu.dcache.writebacks::total            122625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9521                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9521                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       126095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       126095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       126241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       126241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3968065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3968065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3978934000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3978934000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002872                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002872                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31468.852849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31468.852849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31518.555778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31518.555778                       # average overall mshr miss latency
system.cpu.dcache.replacements                 125218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37506300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37506300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        71536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2402954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2402954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37577836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37577836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33590.835384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33590.835384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        68126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2179759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2179759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31995.992719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31995.992719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6256752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6256752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        64080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        64080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2197460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2197460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34292.446941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34292.446941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        57969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        57969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1788306000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1788306000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30849.350515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30849.350515                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8589                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8589                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          146                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          146                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10869000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10869000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016688                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016688                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74445.205479                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74445.205479                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.010580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43898214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            126242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            347.730660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.010580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44033991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44033991                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48450660                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40534082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6243286                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     16383863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16383863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16383863                       # number of overall hits
system.cpu.icache.overall_hits::total        16383863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       580135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         580135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       580135                       # number of overall misses
system.cpu.icache.overall_misses::total        580135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16950245000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16950245000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16950245000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16950245000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16963998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16963998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16963998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16963998                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29217.759659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29217.759659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29217.759659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29217.759659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       579647                       # number of writebacks
system.cpu.icache.writebacks::total            579647                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       580135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       580135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       580135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       580135                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15789975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15789975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15789975000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15789975000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27217.759659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27217.759659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27217.759659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27217.759659                       # average overall mshr miss latency
system.cpu.icache.replacements                 579647                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16383863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16383863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       580135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        580135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16950245000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16950245000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16963998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16963998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29217.759659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29217.759659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       580135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       580135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15789975000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15789975000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27217.759659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27217.759659                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.561784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16963998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            580135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.241466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.561784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17544133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17544133                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 133389540000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               578824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               122016                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700840                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              578824                       # number of overall hits
system.l2.overall_hits::.cpu.data              122016                       # number of overall hits
system.l2.overall_hits::total                  700840                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4226                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5537                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1311                       # number of overall misses
system.l2.overall_misses::.cpu.data              4226                       # number of overall misses
system.l2.overall_misses::total                  5537                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127355000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    415782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        543137000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127355000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    415782000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       543137000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           580135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           126242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               706377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          580135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          126242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              706377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.033475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.033475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97143.401983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98386.654046                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98092.288243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97143.401983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98386.654046                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98092.288243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  21                       # number of writebacks
system.l2.writebacks::total                        21                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101072000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    330931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    432003000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101072000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    330931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    432003000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.033428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.033428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77154.198473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78419.668246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78119.891501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77154.198473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78419.668246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78119.891501                       # average overall mshr miss latency
system.l2.replacements                            309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       122625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       122625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       553358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           553358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       553358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       553358                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             54318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54318                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3674                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    361638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     361638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         57992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.063354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98431.682090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98431.682090                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    288158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    288158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.063354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78431.682090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78431.682090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         578824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             578824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127355000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127355000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       580135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         580135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97143.401983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97143.401983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77154.198473                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77154.198473                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         67698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             67698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     54144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     54144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98086.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98086.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78338.827839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78338.827839                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5069.524976                       # Cycle average of tags in use
system.l2.tags.total_refs                     1383889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    248.409442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.887902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1135.189857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3902.447217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.138573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.476373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.618838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2773475                       # Number of tag accesses
system.l2.tags.data_accesses                  2773475                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         21                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5530                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       21                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   21                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  353920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  130568764000                       # Total gap between requests
system.mem_ctrls.avgGap                   23521665.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       268800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 628535.041053443914                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2015150.513301117811                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4220                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           21                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33842250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    114530250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25833.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27139.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       270080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        353920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         1344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4220                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5530                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           21                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            21                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       628535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2024746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2653282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       628535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       628535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        10076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           10076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        10076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       628535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2024746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2663357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5510                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                45060000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              27550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          148372500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8177.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26927.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3953                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   226.486834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.621491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   260.651314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          568     36.48%     36.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          575     36.93%     73.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          181     11.62%     85.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           44      2.83%     87.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           32      2.06%     89.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      1.61%     91.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           16      1.03%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      0.96%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          101      6.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                352640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.643686                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5726280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3043590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19549320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10529397840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3016023330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  48681774240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   62255514600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.719614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 126533356000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4454060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2402124000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         5390700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2865225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19792080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10529397840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2940572430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  48745311840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   62243330115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.628269                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 126699086500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4454060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2236393500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              177                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3674                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1856                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       355264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  355264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5530                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5812000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29401250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            648385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       122646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       579647                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        580135                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1739917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       377702                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2117619                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     74226048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15927488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               90153536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             309                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           706686                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038863                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 679224     96.11%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27460      3.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             706686                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 133389540000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2815786000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1740405999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         378731994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
