read -sv run_verilog_mid/adder_32b_8_84_dcc82a2d0f0ccd711747f9d971003d3d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_dcc82a2d0f0ccd711747f9d971003d3d_yosys.v
