<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pnx833x › common › interrupts.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>interrupts.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  interrupts.c: Interrupt mappings for PNX833X.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2008 NXP Semiconductors</span>
<span class="cm"> *	  Chris Steel &lt;chris.steel@nxp.com&gt;</span>
<span class="cm"> *    Daniel Laird &lt;daniel.j.laird@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;irq.h&gt;</span>
<span class="cp">#include &lt;irq-mapping.h&gt;</span>
<span class="cp">#include &lt;gpio.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">mips_cpu_timer_irq</span><span class="p">;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_prio</span><span class="p">[</span><span class="n">PNX833X_PIC_NUM_IRQ</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
    <span class="mi">0</span><span class="p">,</span> <span class="cm">/* unused */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_I2C0_INT                 1 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_I2C1_INT                 2 */</span>
    <span class="mi">1</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_UART0_INT                3 */</span>
    <span class="mi">1</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_UART1_INT                4 */</span>
    <span class="mi">6</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN0_DV_INT            5 */</span>
    <span class="mi">6</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN0_DMA_INT           6 */</span>
    <span class="mi">7</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_GPIO_INT                 7 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_AUDIO_DEC_INT            8 */</span>
    <span class="mi">5</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_VIDEO_DEC_INT            9 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_CONFIG_INT              10 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_AOI_INT                 11 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_SYNC_INT                12 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_SATA_INT                13 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_OSD_INT                 14 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_DISP1_INT               15 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_DEINTERLACER_INT        16 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_DISPLAY2_INT            17 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_VC_INT                  18 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_SC_INT                  19 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_IDE_INT                 20 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_IDE_DMA_INT             21 */</span>
    <span class="mi">6</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN1_DV_INT           22 */</span>
    <span class="mi">6</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN1_DMA_INT          23 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_SGDX_DMA_INT            24 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_OUT_INT              25 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_IR_INT                  26 */</span>
    <span class="mi">3</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_VMSP1_INT               27 */</span>
    <span class="mi">3</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_VMSP2_INT               28 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_PIBC_INT                29 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN0_TRD_INT          30 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_SGDX_TPD_INT            31 */</span>
    <span class="mi">5</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_USB_INT                 32 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_TS_IN1_TRD_INT          33 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_CLOCK_INT               34 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_SGDX_PARSER_INT         35 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX833X_PIC_VMSP_DMA_INT            36 */</span>
<span class="cp">#if defined(CONFIG_SOC_PNX8335)</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_MIU_INT                 37 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_AVCHIP_IRQ_INT          38 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_SYNC_HD_INT             39 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DISP_HD_INT             40 */</span>
    <span class="mi">9</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DISP_SCALER_INT         41 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_OSD_HD1_INT             42 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DTL_WRITER_Y_INT        43 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DTL_WRITER_C_INT        44 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DTL_EMULATOR_Y_IR_INT   45 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DTL_EMULATOR_C_IR_INT   46 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_DENC_TTX_INT            47 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_MMI_SIF0_INT            48 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_MMI_SIF1_INT            49 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_MMI_CDMMU_INT           50 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_PIBCS_INT               51 */</span>
   <span class="mi">12</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_ETHERNET_INT            52 */</span>
    <span class="mi">3</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_VMSP1_0_INT             53 */</span>
    <span class="mi">3</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_VMSP1_1_INT             54 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_VMSP1_DMA_INT           55 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_TDGR_DE_INT             56 */</span>
    <span class="mi">4</span><span class="p">,</span> <span class="cm">/* PNX8335_PIC_IR1_IRQ_INT             57 */</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pnx833x_timer_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">mips_cpu_timer_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pic_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">PNX833X_REGFIELD</span><span class="p">(</span><span class="n">PIC_INT_SRC</span><span class="p">,</span> <span class="n">INT_SRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">PNX833X_PIC_NUM_IRQ</span><span class="p">)))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">priority</span> <span class="o">=</span> <span class="n">PNX833X_PIC_INT_PRIORITY</span><span class="p">;</span>
		<span class="n">PNX833X_PIC_INT_PRIORITY</span> <span class="o">=</span> <span class="n">irq_prio</span><span class="p">[</span><span class="n">irq</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">PNX833X_PIC_GPIO_INT</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">PNX833X_PIO_INT_STATUS</span> <span class="o">&amp;</span> <span class="n">PNX833X_PIO_INT_ENABLE</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">pin</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">((</span><span class="n">pin</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">pin</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">PNX833X_GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">pin</span><span class="p">);</span>
				<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pin</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">PNX833X_PIC_IRQ_BASE</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">PNX833X_PIC_INT_PRIORITY</span> <span class="o">=</span> <span class="n">priority</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;plat_irq_dispatch: unexpected irq %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP4</span><span class="p">)</span>
		<span class="n">pic_dispatch</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP7</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">PNX833X_TIMER_IRQ</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pnx833x_hard_enable_pic_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Currently we do this by setting IRQ priority to 1.</span>
<span class="cm">	   If priority support is being implemented, 1 should be repalced</span>
<span class="cm">		by a better value. */</span>
	<span class="n">PNX833X_PIC_INT_REG</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="n">irq_prio</span><span class="p">[</span><span class="n">irq</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pnx833x_hard_disable_pic_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Disable IRQ by writing setting it&#39;s priority to 0 */</span>
	<span class="n">PNX833X_PIC_INT_REG</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">pnx833x_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">pnx833x_startup_pic_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pic_irq</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_PIC_IRQ_BASE</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pnx833x_hard_enable_pic_irq</span><span class="p">(</span><span class="n">pic_irq</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pnx833x_enable_pic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pic_irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_PIC_IRQ_BASE</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pnx833x_hard_enable_pic_irq</span><span class="p">(</span><span class="n">pic_irq</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pnx833x_disable_pic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pic_irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_PIC_IRQ_BASE</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pnx833x_hard_disable_pic_irq</span><span class="p">(</span><span class="n">pic_irq</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">pnx833x_gpio_pnx833x_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pnx833x_enable_gpio_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pin</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_gpio_pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pnx833x_gpio_enable_irq</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_gpio_pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pnx833x_disable_gpio_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pin</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_gpio_pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pnx833x_gpio_disable_irq</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pnx833x_gpio_pnx833x_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pnx833x_set_type_gpio_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pin</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">PNX833X_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio_mode</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_EDGE_RISING</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_EDGE_FALLING</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_EDGE_BOTH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_LEVEL_HIGH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_LEVEL_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">gpio_mode</span> <span class="o">=</span> <span class="n">GPIO_INT_NONE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pnx833x_gpio_setup_irq</span><span class="p">(</span><span class="n">gpio_mode</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">pnx833x_pic_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PNX-PIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">pnx833x_enable_pic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">pnx833x_disable_pic_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">pnx833x_gpio_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PNX-GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">pnx833x_enable_gpio_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">pnx833x_disable_gpio_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">pnx833x_set_type_gpio_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* setup standard internal cpu irqs */</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

	<span class="cm">/* Set IRQ information in irq_desc */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">PNX833X_PIC_IRQ_BASE</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">PNX833X_PIC_IRQ_BASE</span> <span class="o">+</span> <span class="n">PNX833X_PIC_NUM_IRQ</span><span class="p">);</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pnx833x_hard_disable_pic_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pnx833x_pic_irq_type</span><span class="p">,</span>
					 <span class="n">handle_simple_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">PNX833X_GPIO_IRQ_BASE</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">PNX833X_GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">PNX833X_GPIO_NUM_IRQ</span><span class="p">);</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pnx833x_gpio_irq_type</span><span class="p">,</span>
					 <span class="n">handle_simple_irq</span><span class="p">);</span>

	<span class="cm">/* Set PIC priority limiter register to 0 */</span>
	<span class="n">PNX833X_PIC_INT_PRIORITY</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Setup GPIO IRQ dispatching */</span>
	<span class="n">pnx833x_startup_pic_irq</span><span class="p">(</span><span class="n">PNX833X_PIC_GPIO_INT</span><span class="p">);</span>

	<span class="cm">/* Enable PIC IRQs (HWIRQ2) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vint</span><span class="p">)</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">pic_dispatch</span><span class="p">);</span>

	<span class="n">write_c0_status</span><span class="p">(</span><span class="n">read_c0_status</span><span class="p">()</span> <span class="o">|</span> <span class="n">IE_IRQ2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">get_c0_compare_int</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vint</span><span class="p">)</span>
		<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">cp0_compare_irq</span><span class="p">,</span> <span class="n">pnx833x_timer_dispatch</span><span class="p">);</span>

	<span class="n">mips_cpu_timer_irq</span> <span class="o">=</span> <span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">cp0_compare_irq</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">mips_cpu_timer_irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_time_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* calculate mips_hpt_frequency based on PNX833X_CLOCK_CPUCP_CTL reg */</span>

	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mips_hpt_frequency</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">PNX833X_CLOCK_CPUCP_CTL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">PNX833X_BIT</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CLOCK_CPUCP_CTL</span><span class="p">,</span> <span class="n">EXIT_RESET</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* Functional clock is disabled so use crystal frequency */</span>
		<span class="n">mips_hpt_frequency</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_SOC_PNX8335)</span>
		<span class="cm">/* Functional clock is enabled, so get clock multiplier */</span>
		<span class="n">mips_hpt_frequency</span> <span class="o">=</span> <span class="mi">90</span> <span class="o">+</span> <span class="p">(</span><span class="mi">10</span> <span class="o">*</span> <span class="n">PNX8335_REGFIELD</span><span class="p">(</span><span class="n">CLOCK_PLL_CPU_CTL</span><span class="p">,</span> <span class="n">FREQ</span><span class="p">));</span>
<span class="cp">#else</span>
		<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">240</span><span class="p">,</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">80</span><span class="p">};</span>
		<span class="n">mips_hpt_frequency</span> <span class="o">=</span> <span class="n">freq</span><span class="p">[</span><span class="n">PNX833X_FIELD</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CLOCK_CPUCP_CTL</span><span class="p">,</span> <span class="n">DIV_CLOCK</span><span class="p">)];</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CPU clock is %ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mips_hpt_frequency</span><span class="p">);</span>

	<span class="n">mips_hpt_frequency</span> <span class="o">*=</span> <span class="mi">500000</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
