<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p340" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_340{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_340{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_340{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_340{left:95px;bottom:1088px;}
#t5_340{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t6_340{left:256px;bottom:1088px;}
#t7_340{left:264px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t8_340{left:570px;bottom:1088px;}
#t9_340{left:574px;bottom:1088px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#ta_340{left:95px;bottom:1065px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tb_340{left:95px;bottom:1048px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tc_340{left:95px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#td_340{left:95px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_340{left:69px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_340{left:69px;bottom:967px;letter-spacing:-0.18px;word-spacing:-1.13px;}
#tg_340{left:69px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#th_340{left:69px;bottom:926px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#ti_340{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tj_340{left:69px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tk_340{left:456px;bottom:892px;}
#tl_340{left:460px;bottom:892px;letter-spacing:-0.07px;word-spacing:-1.3px;}
#tm_340{left:482px;bottom:892px;}
#tn_340{left:493px;bottom:892px;}
#to_340{left:500px;bottom:892px;}
#tp_340{left:511px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tq_340{left:69px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_340{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_340{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_340{left:69px;bottom:817px;letter-spacing:-0.14px;}
#tu_340{left:69px;bottom:793px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_340{left:69px;bottom:776px;letter-spacing:-0.18px;}
#tw_340{left:129px;bottom:776px;}
#tx_340{left:132px;bottom:776px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#ty_340{left:297px;bottom:776px;}
#tz_340{left:305px;bottom:776px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_340{left:623px;bottom:776px;}
#t11_340{left:626px;bottom:776px;letter-spacing:-0.23px;word-spacing:-0.27px;}
#t12_340{left:69px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_340{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t14_340{left:69px;bottom:726px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t15_340{left:69px;bottom:658px;letter-spacing:0.18px;}
#t16_340{left:150px;bottom:658px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t17_340{left:69px;bottom:632px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t18_340{left:69px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t19_340{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_340{left:69px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_340{left:69px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_340{left:69px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_340{left:731px;bottom:541px;letter-spacing:-0.14px;}
#t1e_340{left:69px;bottom:524px;letter-spacing:-0.21px;}
#t1f_340{left:110px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1g_340{left:69px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1h_340{left:191px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1i_340{left:393px;bottom:507px;}
#t1j_340{left:400px;bottom:507px;letter-spacing:-0.2px;}
#t1k_340{left:443px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_340{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_340{left:69px;bottom:456px;}
#t1n_340{left:95px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1o_340{left:69px;bottom:433px;}
#t1p_340{left:95px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1q_340{left:69px;bottom:410px;}
#t1r_340{left:95px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1s_340{left:95px;bottom:397px;letter-spacing:-0.14px;}
#t1t_340{left:69px;bottom:373px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1u_340{left:69px;bottom:356px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1v_340{left:356px;bottom:356px;}
#t1w_340{left:360px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1x_340{left:390px;bottom:356px;}
#t1y_340{left:402px;bottom:356px;}
#t1z_340{left:410px;bottom:356px;}
#t20_340{left:422px;bottom:356px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t21_340{left:69px;bottom:330px;}
#t22_340{left:95px;bottom:333px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t23_340{left:155px;bottom:333px;}
#t24_340{left:158px;bottom:333px;letter-spacing:-0.29px;word-spacing:-0.11px;}
#t25_340{left:289px;bottom:333px;}
#t26_340{left:293px;bottom:333px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t27_340{left:69px;bottom:307px;}
#t28_340{left:95px;bottom:310px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t29_340{left:155px;bottom:310px;}
#t2a_340{left:158px;bottom:310px;letter-spacing:-0.29px;word-spacing:-0.11px;}
#t2b_340{left:289px;bottom:310px;}
#t2c_340{left:293px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2d_340{left:507px;bottom:310px;}
#t2e_340{left:511px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2f_340{left:95px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t2g_340{left:95px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2h_340{left:95px;bottom:252px;}
#t2i_340{left:121px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t2j_340{left:256px;bottom:252px;}
#t2k_340{left:264px;bottom:252px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t2l_340{left:543px;bottom:252px;}
#t2m_340{left:547px;bottom:252px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t2n_340{left:95px;bottom:228px;}
#t2o_340{left:121px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t2p_340{left:256px;bottom:228px;}
#t2q_340{left:264px;bottom:228px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t2r_340{left:570px;bottom:228px;}
#t2s_340{left:574px;bottom:228px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t2t_340{left:95px;bottom:205px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t2u_340{left:95px;bottom:188px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t2v_340{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t2w_340{left:95px;bottom:148px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_340{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_340{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_340{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_340{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s5_340{font-size:14px;font-family:Symbol_144;color:#000;}
.s6_340{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_340{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s8_340{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts340" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg340Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg340" style="-webkit-user-select: none;"><object width="935" height="1210" data="340/340.svg" type="image/svg+xml" id="pdf340" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_340" class="t s1_340">13-24 </span><span id="t2_340" class="t s1_340">Vol. 1 </span>
<span id="t3_340" class="t s2_340">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_340" class="t s3_340">— </span><span id="t5_340" class="t s3_340">If state component </span><span id="t6_340" class="t s4_340">i </span><span id="t7_340" class="t s3_340">is not in its initial configuration, XSTATE_BV[</span><span id="t8_340" class="t s4_340">i</span><span id="t9_340" class="t s3_340">] is written with 1. </span>
<span id="ta_340" class="t s3_340">XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. However, if RFBM[1] = 1 and </span>
<span id="tb_340" class="t s3_340">MXCSR does not have the value 1F80H, XSAVEC writes XSTATE_BV[1] as 1 even if XINUSE[1] = 0. </span>
<span id="tc_340" class="t s3_340">(As explained in Section 13.6, the initial configurations of some state components may depend on whether the </span>
<span id="td_340" class="t s3_340">processor is in 64-bit mode.) </span>
<span id="te_340" class="t s3_340">The XSAVEC instructions sets bit 63 of the XCOMP_BV field of the XSAVE header while writing RFBM[62:0] to </span>
<span id="tf_340" class="t s3_340">XCOMP_BV[62:0]. The XSAVEC instruction does not write any part of the XSAVE header other than the XSTATE_BV </span>
<span id="tg_340" class="t s3_340">and XCOMP_BV fields. </span>
<span id="th_340" class="t s3_340">Execution of XSAVEC saves into the XSAVE area those state components corresponding to bits that are set in RFBM </span>
<span id="ti_340" class="t s3_340">(subject to the init optimization described below). State components 0 and 1 are located in the legacy region of the </span>
<span id="tj_340" class="t s3_340">XSAVE area (see Section 13.4.1). Each state component </span><span id="tk_340" class="t s4_340">i</span><span id="tl_340" class="t s3_340">, 2 </span><span id="tm_340" class="t s5_340">≤ </span><span id="tn_340" class="t s4_340">i </span><span id="to_340" class="t s5_340">≤ </span><span id="tp_340" class="t s3_340">62, is located in the extended region; the XSAVEC </span>
<span id="tq_340" class="t s3_340">instruction always uses the compacted format for the extended region (see Section 13.4.3). </span>
<span id="tr_340" class="t s3_340">See Section 13.5 for specifics for each state component and for details regarding mode-specific operation and </span>
<span id="ts_340" class="t s3_340">operation determined by instruction prefixes. See Section 13.13 for details regarding faults caused by memory </span>
<span id="tt_340" class="t s3_340">accesses. </span>
<span id="tu_340" class="t s3_340">Execution of XSAVEC performs the init optimization to reduce the amount of data written to memory. If </span>
<span id="tv_340" class="t s3_340">XINUSE[</span><span id="tw_340" class="t s4_340">i</span><span id="tx_340" class="t s3_340">] = 0, state component </span><span id="ty_340" class="t s4_340">i </span><span id="tz_340" class="t s3_340">is not saved to the XSAVE area (even if RFBM[</span><span id="t10_340" class="t s4_340">i</span><span id="t11_340" class="t s3_340">] = 1). However, if RFBM[1] = 1 </span>
<span id="t12_340" class="t s3_340">and MXCSR does not have the value 1F80H, XSAVEC saves all of state component 1 (SSE — including the XMM </span>
<span id="t13_340" class="t s3_340">registers) even if XINUSE[1] = 0. Unlike the XSAVE instruction, RFBM[2] does not determine whether XSAVEC </span>
<span id="t14_340" class="t s3_340">saves MXCSR and MXCSR_MASK. </span>
<span id="t15_340" class="t s6_340">13.11 </span><span id="t16_340" class="t s6_340">OPERATION OF XSAVES </span>
<span id="t17_340" class="t s3_340">The operation of XSAVES is similar to that of XSAVEC. The main differences are (1) XSAVES can be executed only </span>
<span id="t18_340" class="t s3_340">if CPL = 0; (2) XSAVES can operate on the state components whose bits are set in XCR0 | IA32_XSS and can thus </span>
<span id="t19_340" class="t s3_340">operate on supervisor state components; and (3) XSAVES uses the modified optimization (see Section 13.6). See </span>
<span id="t1a_340" class="t s3_340">Section 13.2 for details of how to determine whether XSAVES is supported. </span>
<span id="t1b_340" class="t s3_340">The XSAVES instruction takes a single memory operand, which is an XSAVE area. In addition, the register pair </span>
<span id="t1c_340" class="t s3_340">EDX:EAX is an implicit operand used as a state-component bitmap (see Section 13.1) called the </span><span id="t1d_340" class="t s7_340">instruction </span>
<span id="t1e_340" class="t s7_340">mask</span><span id="t1f_340" class="t s3_340">. EDX:EAX &amp; (XCR0 | IA32_XSS) (the logical AND the instruction mask with the logical OR of XCR0 and </span>
<span id="t1g_340" class="t s3_340">IA32_XSS) is the </span><span id="t1h_340" class="t s7_340">requested-feature bitmap </span><span id="t1i_340" class="t s3_340">(</span><span id="t1j_340" class="t s7_340">RFBM</span><span id="t1k_340" class="t s3_340">) of the state components to be saved. </span>
<span id="t1l_340" class="t s3_340">The following conditions cause execution of the XSAVES instruction to generate a fault: </span>
<span id="t1m_340" class="t s8_340">• </span><span id="t1n_340" class="t s3_340">If the XSAVE feature set is not enabled (CR4.OSXSAVE = 0), an invalid-opcode exception (#UD) occurs. </span>
<span id="t1o_340" class="t s8_340">• </span><span id="t1p_340" class="t s3_340">If CR0.TS[bit 3] is 1, a device-not-available exception (#NM) occurs. </span>
<span id="t1q_340" class="t s8_340">• </span><span id="t1r_340" class="t s3_340">If CPL &gt; 0 or if the address of the XSAVE area is not 64-byte aligned, a general-protection exception (#GP) </span>
<span id="t1s_340" class="t s3_340">occurs. </span>
<span id="t1t_340" class="t s3_340">If none of these conditions cause a fault, execution of XSAVES writes the XSTATE_BV field of the XSAVE header </span>
<span id="t1u_340" class="t s3_340">(see Section 13.4.2), setting XSTATE_BV[</span><span id="t1v_340" class="t s4_340">i</span><span id="t1w_340" class="t s3_340">] (0 </span><span id="t1x_340" class="t s5_340">≤ </span><span id="t1y_340" class="t s4_340">i </span><span id="t1z_340" class="t s5_340">≤ </span><span id="t20_340" class="t s3_340">63) as follows: </span>
<span id="t21_340" class="t s8_340">• </span><span id="t22_340" class="t s3_340">If RFBM[</span><span id="t23_340" class="t s4_340">i</span><span id="t24_340" class="t s3_340">] = 0, XSTATE_BV[</span><span id="t25_340" class="t s4_340">i</span><span id="t26_340" class="t s3_340">] is written as 0. </span>
<span id="t27_340" class="t s8_340">• </span><span id="t28_340" class="t s3_340">If RFBM[</span><span id="t29_340" class="t s4_340">i</span><span id="t2a_340" class="t s3_340">] = 1, XSTATE_BV[</span><span id="t2b_340" class="t s4_340">i</span><span id="t2c_340" class="t s3_340">] is set to the value of XINUSE[</span><span id="t2d_340" class="t s4_340">i</span><span id="t2e_340" class="t s3_340">] (see below for an exception made for </span>
<span id="t2f_340" class="t s3_340">XSTATE_BV[1]). Section 13.6 defines XINUSE to describe the processor init optimization and specifies the </span>
<span id="t2g_340" class="t s3_340">initial configuration of each state component. The nature of that optimization implies the following: </span>
<span id="t2h_340" class="t s3_340">— </span><span id="t2i_340" class="t s3_340">If state component </span><span id="t2j_340" class="t s4_340">i </span><span id="t2k_340" class="t s3_340">is in its initial configuration, XSTATE_BV[</span><span id="t2l_340" class="t s4_340">i</span><span id="t2m_340" class="t s3_340">] may be written with either 0 or 1. </span>
<span id="t2n_340" class="t s3_340">— </span><span id="t2o_340" class="t s3_340">If state component </span><span id="t2p_340" class="t s4_340">i </span><span id="t2q_340" class="t s3_340">is not in its initial configuration, XSTATE_BV[</span><span id="t2r_340" class="t s4_340">i</span><span id="t2s_340" class="t s3_340">] is written with 1. </span>
<span id="t2t_340" class="t s3_340">XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. However, if RFBM[1] = 1 and </span>
<span id="t2u_340" class="t s3_340">MXCSR does not have the value 1F80H, XSAVES writes XSTATE_BV[1] as 1 even if XINUSE[1] = 0. </span>
<span id="t2v_340" class="t s3_340">(As explained in Section 13.6, the initial configurations of some state components may depend on whether the </span>
<span id="t2w_340" class="t s3_340">processor is in 64-bit mode.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
