0.7
2020.2
Sep 11 2025
21:29:11
C:/Users/ryanh/fpga/labs/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1748340170,verilog,,,,glbl,,,,,,,,
C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sim_1/new/mul8_tb.v,1763286962,verilog,,,,counter;mul8_tb,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8.v,1763286807,verilog,,C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_controller.v,,mul8,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_controller.v,1763276441,verilog,,C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_datapath.v,,mul8_controller,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_datapath.v,1763286860,verilog,,C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sim_1/new/mul8_tb.v,,mul8_datapath,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
