	#==================================================================================================
	#
	# This test program was automatically generated by the MicroTESK tool
	# Generation started: Wed Oct 16 14:34:29 MSK 2019
	#
	# Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS)
	# 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
	#
	# http://www.microtesk.org
	# http://forge.ispras.ru/projects/microtesk
	#
	#==================================================================================================

	#==================================================================================================
	# Prologue (riscv_test.rb:231)

	#====================================== .section .text.init =======================================
	.section .text.init
	.align 6
	.weak stvec_handler
	.weak mtvec_handler
	.globl _start
_start:
	j reset_vector
	.align 2
trap_vector:
	csrr t5, mcause
	li t6, 0x8
	beq t5, t6, write_tohost
	li t6, 0x9
	beq t5, t6, write_tohost
	li t6, 0xb
	beq t5, t6, write_tohost
	la t5, mtvec_handler
	beqz t5, 1f
	jr t5
1:
	csrr t5, mcause
	bgez t5, handle_exception
	j other_exception
handle_exception:
other_exception:
1:
	ori gp, gp, 1337
write_tohost:
	nop
	sw gp, tohost, t5
	nop
	j write_tohost
reset_vector:
	csrr a0, mhartid
1:
	bnez a0, 1b
	la t0, 1f
	csrw mtvec, t0
	csrwi satp, 0x0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	li t0, 0xffffffffffffffff
	csrw pmpaddr0, t0
	li t0, 0x1f
	csrw pmpcfg0, t0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	csrwi medeleg, 0x0
	csrwi mideleg, 0x0
	csrwi mie, 0x0
	.align 2
1:
	li gp, 0x0
	la t0, trap_vector
	csrw mtvec, t0
	li a0, 0x1
	slli a0, a0, 0x1f
	bgez a0, 1f
	fence
	li gp, 0x1
	ecall
1:
	la t0, stvec_handler
	beqz t0, 1f
	csrw stvec, t0
	li t0, 0xb109
	csrw medeleg, t0
	csrr t1, medeleg
	bne t0, t1, other_exception
1:
	csrwi mstatus, 0x0
	la t0, 1f
	csrw mepc, t0
	csrr a0, mhartid
	mret
1:

	#==================================================================================================
	# External Code (rv32v_x_vl32e32m4d1_selfcheck.rb:48)

	addi a0, zero, 32
	vsetvli t0, a0, e32, m4

	#==================================================================================================
	# Test Case 0 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 0

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 1 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 1

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 2 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 2

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 3 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 3

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 4 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 4

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 5 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 5

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 6 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 6

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 7 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 7

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 8 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 8

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 511
	bne sp, a2, fail
	ori sp, zero, 510
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 9 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 9

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 256
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 510
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 128
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 64
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 10 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 10

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 42
	bne sp, a4, fail
	ori sp, zero, 18
	bne sp, a5, fail
	ori sp, zero, 16
	bne sp, a6, fail
	ori sp, zero, 9
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 11 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 11

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 511
	bne sp, a1, fail
	ori sp, zero, 511
	bne sp, a2, fail
	ori sp, zero, 511
	bne sp, a3, fail
	ori sp, zero, 8
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 12 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 12

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 511
	bne sp, a0, fail
	ori sp, zero, 511
	bne sp, a1, fail
	ori sp, zero, 511
	bne sp, a2, fail
	ori sp, zero, 511
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 13 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 13

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 511
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 14 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 14

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 510
	bne sp, a0, fail
	ori sp, zero, 255
	bne sp, a1, fail
	li sp, 0xb1b80
	bne sp, a2, fail
	li sp, 0xffffffffff33ced6
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 15 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 15

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffe0898a
	bne sp, a0, fail
	li sp, 0x8d7ed7
	bne sp, a1, fail
	li sp, 0xffffffffff82bd28
	bne sp, a2, fail
	li sp, 0xa4e7ea
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 16 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 16

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 17 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 17

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xff80
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7fc0
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 18 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 18

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x552a
	bne sp, a4, fail
	li sp, 0x2480
	bne sp, a5, fail
	li sp, 0x1ff0
	bne sp, a6, fail
	li sp, 0x1240
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 19 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 19

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1108
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 20 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 20

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 21 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 21

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 22 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 22

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1424
	bne sp, a2, fail
	li sp, 0xffffffffffff99b5
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 23 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 23

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff03d
	bne sp, a0, fail
	li sp, 0x46e2
	bne sp, a1, fail
	li sp, 0xffffffffffffc140
	bne sp, a2, fail
	li sp, 0x529d
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 24 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 24

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 510
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 25 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 25

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xff00
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0x7f80
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 26 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 26

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5500
	bne sp, a4, fail
	li sp, 0x246d
	bne sp, a5, fail
	li sp, 0x1fe0
	bne sp, a6, fail
	li sp, 0x1236
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 27 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 27

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1100
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 28 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 28

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 29 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 29

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 514
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 30 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 30

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1427
	bne sp, a2, fail
	li sp, 0xffffffffffff9981
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 31 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 31

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff035
	bne sp, a0, fail
	li sp, 0x4706
	bne sp, a1, fail
	li sp, 0xffffffffffffc120
	bne sp, a2, fail
	li sp, 0x52c6
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 32 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 32

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 256
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 33 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 33

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0x8000
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0x4000
	bne sp, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 34 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 34

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x2aaa
	bne sp, a4, fail
	li sp, 0x1249
	bne sp, a5, fail
	li sp, 0x1000
	bne sp, a6, fail
	li sp, 0x924
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 35 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 35

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x888
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 36 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 36

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 37 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 37

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 129
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 258
	bne sp, a6, fail
	ori sp, zero, 128
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 38 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 38

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0xb1b
	bne sp, a2, fail
	li sp, 0xffffffffffff33cf
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 39 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 39

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffe08a
	bne sp, a0, fail
	li sp, 0x8d7e
	bne sp, a1, fail
	li sp, 0xffffffffffff82be
	bne sp, a2, fail
	li sp, 0xa4e7
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 40 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 40

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	li sp, 0xff00
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 41 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 41

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8000
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xff01
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	ori sp, zero, 1
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 42 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 42

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 3
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	ori sp, zero, 8
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 43 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 43

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 15
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	li sp, 0xfff1
	bne sp, a2, fail
	li sp, 0xfff7
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 44 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 44

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff8
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	li sp, 0xfffd
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 45 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 45

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 254
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	ori sp, zero, 127
	bne sp, a2, fail
	ori sp, zero, 255
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 46 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 46

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7f
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0x58dc02e
	bne sp, a2, fail
	li sp, 0xffffffff99e76af6
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 47 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 47

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a0, fail
	li sp, 0x46bf6b91
	bne sp, a1, fail
	li sp, 0xffffffffc15e938f
	bne sp, a2, fail
	li sp, 0x5273f522
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	not sp, zero
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	not sp, zero
	bne sp, s8, fail
	not sp, zero
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 48 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 48

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 510
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 49 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 49

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xff01
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7f80
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 50 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 50

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5500
	bne sp, a4, fail
	li sp, 0x246d
	bne sp, a5, fail
	li sp, 0x1fe0
	bne sp, a6, fail
	li sp, 0x1236
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 51 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 51

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1100
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 52 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 52

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 53 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 53

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 514
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 54 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 54

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1427
	bne sp, a2, fail
	li sp, 0xffffffffffff9982
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 55 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 55

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff036
	bne sp, a0, fail
	li sp, 0x4706
	bne sp, a1, fail
	li sp, 0xffffffffffffc120
	bne sp, a2, fail
	li sp, 0x52c6
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 56 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 56

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 64
	bne sp, a1, fail
	li sp, 0x7fc0
	bne sp, a2, fail
	li sp, 0x7f80
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 57 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 57

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x4000
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x7f80
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 58 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 58

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 3
	bne sp, a1, fail
	ori sp, zero, 4
	bne sp, a2, fail
	ori sp, zero, 7
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 59 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 59

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 7
	bne sp, a0, fail
	li sp, 0x7ff8
	bne sp, a1, fail
	li sp, 0x7ff8
	bne sp, a2, fail
	li sp, 0x7ffb
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 60 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 60

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffc
	bne sp, a0, fail
	li sp, 0x7ffe
	bne sp, a1, fail
	li sp, 0x7ffe
	bne sp, a2, fail
	li sp, 0x7fff
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 61 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 61

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 127
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	ori sp, zero, 63
	bne sp, a2, fail
	ori sp, zero, 127
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 62 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 62

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbf
	bne sp, a0, fail
	li sp, 0x3fff
	bne sp, a1, fail
	li sp, 0x2c6e017
	bne sp, a2, fail
	li sp, 0xffffffffccf3b57b
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 63 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 63

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff8226255
	bne sp, a0, fail
	li sp, 0x235fb5c8
	bne sp, a1, fail
	li sp, 0xffffffffe0af49c8
	bne sp, a2, fail
	li sp, 0x2939fa91
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 64 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 64

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 42
	bne sp, a1, fail
	li sp, 0x552a
	bne sp, a2, fail
	li sp, 0x5500
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 65 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 65

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2aaa
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x5500
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 3
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 66 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 66

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 2
	bne sp, a1, fail
	ori sp, zero, 2
	bne sp, a2, fail
	ori sp, zero, 4
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 67 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 67

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 5
	bne sp, a0, fail
	li sp, 0x5550
	bne sp, a1, fail
	li sp, 0x5550
	bne sp, a2, fail
	li sp, 0x5552
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 68 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 68

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x5552
	bne sp, a0, fail
	li sp, 0x5554
	bne sp, a1, fail
	li sp, 0x5554
	bne sp, a2, fail
	li sp, 0x5554
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 69 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 69

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 84
	bne sp, a0, fail
	li sp, 0x5555
	bne sp, a1, fail
	ori sp, zero, 42
	bne sp, a2, fail
	ori sp, zero, 85
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 70 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 70

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x552a
	bne sp, a0, fail
	li sp, 0x2aaa
	bne sp, a1, fail
	li sp, 0x1d9eaba
	bne sp, a2, fail
	li sp, 0xffffffffddf7ce52
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 71 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 71

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffac196e4
	bne sp, a0, fail
	li sp, 0x179523db
	bne sp, a1, fail
	li sp, 0xffffffffeb1f8685
	bne sp, a2, fail
	li sp, 0x1b7bfc60
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 72 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 72

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 18
	bne sp, a1, fail
	li sp, 0x2480
	bne sp, a2, fail
	li sp, 0x246d
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 73 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 73

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1249
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x246d
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 3
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 74 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 74

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	ori sp, zero, 2
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 75 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 75

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 2
	bne sp, a0, fail
	li sp, 0x2490
	bne sp, a1, fail
	li sp, 0x2490
	bne sp, a2, fail
	li sp, 0x2491
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 76 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 76

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2491
	bne sp, a0, fail
	li sp, 0x2491
	bne sp, a1, fail
	li sp, 0x2491
	bne sp, a2, fail
	li sp, 0x2492
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 77 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 77

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 36
	bne sp, a0, fail
	li sp, 0x2492
	bne sp, a1, fail
	ori sp, zero, 18
	bne sp, a2, fail
	ori sp, zero, 36
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 78 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 78

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x247f
	bne sp, a0, fail
	li sp, 0x1249
	bne sp, a1, fail
	li sp, 0xcb1b74
	bne sp, a2, fail
	li sp, 0xfffffffff16a33da
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 79 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 79

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffdc0ae62
	bne sp, a0, fail
	li sp, 0xa1b5882
	bne sp, a1, fail
	li sp, 0xfffffffff70d82cc
	bne sp, a2, fail
	li sp, 0xbc76c29
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 80 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 80

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 16
	bne sp, a1, fail
	li sp, 0x1ff0
	bne sp, a2, fail
	li sp, 0x1fe0
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 81 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 81

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1000
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x1fe0
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 4
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 82 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 82

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 2
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 83 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 83

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0x1ffe
	bne sp, a1, fail
	li sp, 0x1ffe
	bne sp, a2, fail
	li sp, 0x1ffe
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 84 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 84

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff
	bne sp, a0, fail
	li sp, 0x1fff
	bne sp, a1, fail
	li sp, 0x1fff
	bne sp, a2, fail
	li sp, 0x1fff
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 85 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 85

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 31
	bne sp, a0, fail
	li sp, 0x1fff
	bne sp, a1, fail
	ori sp, zero, 15
	bne sp, a2, fail
	ori sp, zero, 31
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 86 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 86

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fef
	bne sp, a0, fail
	li sp, 0xfff
	bne sp, a1, fail
	li sp, 0xb1b805
	bne sp, a2, fail
	li sp, 0xfffffffff33ced5f
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 87 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 87

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffe089896
	bne sp, a0, fail
	li sp, 0x8d7ed72
	bne sp, a1, fail
	li sp, 0xfffffffff82bd272
	bne sp, a2, fail
	li sp, 0xa4e7ea4
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 88 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 88

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 9
	bne sp, a1, fail
	li sp, 0x1240
	bne sp, a2, fail
	li sp, 0x1236
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 89 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 89

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x924
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x1236
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 7
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 90 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 90

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 4
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 91 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 91

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0x1248
	bne sp, a1, fail
	li sp, 0x1248
	bne sp, a2, fail
	li sp, 0x1248
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 92 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 92

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1248
	bne sp, a0, fail
	li sp, 0x1248
	bne sp, a1, fail
	li sp, 0x1248
	bne sp, a2, fail
	li sp, 0x1249
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 93 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 93

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 18
	bne sp, a0, fail
	li sp, 0x1249
	bne sp, a1, fail
	ori sp, zero, 9
	bne sp, a2, fail
	ori sp, zero, 18
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 94 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 94

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x123f
	bne sp, a0, fail
	li sp, 0x924
	bne sp, a1, fail
	li sp, 0x658dba
	bne sp, a2, fail
	li sp, 0xfffffffff8b519ed
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 95 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 95

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffee05731
	bne sp, a0, fail
	li sp, 0x50dac41
	bne sp, a1, fail
	li sp, 0xfffffffffb86c166
	bne sp, a2, fail
	li sp, 0x5e3b614
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 96 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 96

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 8
	bne sp, a1, fail
	li sp, 0x1108
	bne sp, a2, fail
	li sp, 0x1100
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 97 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 97

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x888
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x1100
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 15
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 7
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 98 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 98

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 5
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 99 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 99

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0x1110
	bne sp, a1, fail
	li sp, 0x1110
	bne sp, a2, fail
	li sp, 0x1110
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 100 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 100

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1110
	bne sp, a0, fail
	li sp, 0x1110
	bne sp, a1, fail
	li sp, 0x1110
	bne sp, a2, fail
	li sp, 0x1110
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 101 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 101

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 16
	bne sp, a0, fail
	li sp, 0x1111
	bne sp, a1, fail
	ori sp, zero, 8
	bne sp, a2, fail
	ori sp, zero, 17
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 102 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 102

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1108
	bne sp, a0, fail
	li sp, 0x888
	bne sp, a1, fail
	li sp, 0x5ec88b
	bne sp, a2, fail
	li sp, 0xfffffffff9318faa
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 103 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 103

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffef38494
	bne sp, a0, fail
	li sp, 0x4b76d92
	bne sp, a1, fail
	li sp, 0xfffffffffbd31ae8
	bne sp, a2, fail
	li sp, 0x57f3279
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 104 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 104

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 105 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 105

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ff8
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 106 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 106

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5550
	bne sp, a4, fail
	li sp, 0x2490
	bne sp, a5, fail
	li sp, 0x1ffe
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 107 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 107

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 108 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 108

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 109 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 109

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 110 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 110

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1422
	bne sp, a2, fail
	li sp, 0xffffffffffff99e2
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 111 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 111

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff044
	bne sp, a0, fail
	li sp, 0x46c3
	bne sp, a1, fail
	li sp, 0xffffffffffffc15b
	bne sp, a2, fail
	li sp, 0x5279
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 112 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 112

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 113 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 113

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfff1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ff8
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 114 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 114

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5550
	bne sp, a4, fail
	li sp, 0x2490
	bne sp, a5, fail
	li sp, 0x1ffe
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 115 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 115

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 116 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 116

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 117 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 117

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 118 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 118

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1422
	bne sp, a2, fail
	li sp, 0xffffffffffff99e2
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 119 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 119

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff044
	bne sp, a0, fail
	li sp, 0x46c3
	bne sp, a1, fail
	li sp, 0xffffffffffffc15b
	bne sp, a2, fail
	li sp, 0x5278
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 120 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 120

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 121 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 121

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ffb
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 122 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 122

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5552
	bne sp, a4, fail
	li sp, 0x2491
	bne sp, a5, fail
	li sp, 0x1ffe
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 123 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 123

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 124 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 124

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 125 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 125

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 126 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 126

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e4
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 127 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 127

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46c1
	bne sp, a1, fail
	li sp, 0xffffffffffffc15d
	bne sp, a2, fail
	li sp, 0x5276
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 128 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 128

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 129 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 129

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ffc
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 130 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 130

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5552
	bne sp, a4, fail
	li sp, 0x2491
	bne sp, a5, fail
	li sp, 0x1fff
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 131 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 131

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 132 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 132

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 133 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 133

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 134 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 134

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e5
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 135 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 135

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46c1
	bne sp, a1, fail
	li sp, 0xffffffffffffc15d
	bne sp, a2, fail
	li sp, 0x5276
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 136 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 136

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 137 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 137

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfffc
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ffe
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 138 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 138

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5554
	bne sp, a4, fail
	li sp, 0x2491
	bne sp, a5, fail
	li sp, 0x1fff
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 139 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 139

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 140 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 140

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 141 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 141

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 258
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 516
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 142 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 142

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e6
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 143 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 143

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46c0
	bne sp, a1, fail
	li sp, 0xffffffffffffc15e
	bne sp, a2, fail
	li sp, 0x5275
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 144 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 144

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 145 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 145

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfffd
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7ffe
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 146 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 146

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5554
	bne sp, a4, fail
	li sp, 0x2491
	bne sp, a5, fail
	li sp, 0x1fff
	bne sp, a6, fail
	li sp, 0x1248
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 147 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 147

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 148 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 148

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 149 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 149

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 258
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 516
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 150 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 150

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e7
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 151 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 151

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46c0
	bne sp, a1, fail
	li sp, 0xffffffffffffc15e
	bne sp, a2, fail
	li sp, 0x5274
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 152 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 152

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 153 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 153

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7fff
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 154 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 154

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5554
	bne sp, a4, fail
	li sp, 0x2492
	bne sp, a5, fail
	li sp, 0x1fff
	bne sp, a6, fail
	li sp, 0x1249
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 155 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 155

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1110
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 156 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 156

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 157 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 157

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 258
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 516
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 158 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 158

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e7
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 159 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 159

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46bf
	bne sp, a1, fail
	li sp, 0xffffffffffffc15f
	bne sp, a2, fail
	li sp, 0x5274
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 160 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 160

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 257
	bne sp, a2, fail
	ori sp, zero, 257
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 161 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 161

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 129
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 257
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 254
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 127
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 162 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 162

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 84
	bne sp, a4, fail
	ori sp, zero, 36
	bne sp, a5, fail
	ori sp, zero, 31
	bne sp, a6, fail
	ori sp, zero, 18
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 163 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 163

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 257
	bne sp, a1, fail
	ori sp, zero, 257
	bne sp, a2, fail
	ori sp, zero, 257
	bne sp, a3, fail
	ori sp, zero, 16
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 164 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 164

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 257
	bne sp, a0, fail
	ori sp, zero, 258
	bne sp, a1, fail
	ori sp, zero, 258
	bne sp, a2, fail
	ori sp, zero, 258
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 165 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 165

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 258
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 2
	bne sp, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 166 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 166

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 257
	bne sp, a0, fail
	ori sp, zero, 129
	bne sp, a1, fail
	li sp, 0x598f2
	bne sp, a2, fail
	li sp, 0xffffffffff99199f
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 167 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 167

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff0250f
	bne sp, a0, fail
	li sp, 0x474e07
	bne sp, a1, fail
	li sp, 0xffffffffffc0e055
	bne sp, a2, fail
	li sp, 0x531a29
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 168 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 168

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 511
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 169 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 169

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7fff
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 170 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 170

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5555
	bne sp, a4, fail
	li sp, 0x2492
	bne sp, a5, fail
	li sp, 0x1fff
	bne sp, a6, fail
	li sp, 0x1249
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 171 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 171

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1111
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 172 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 172

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 173 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 173

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 258
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	ori sp, zero, 516
	bne sp, a6, fail
	ori sp, zero, 257
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 174 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 174

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1421
	bne sp, a2, fail
	li sp, 0xffffffffffff99e8
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 175 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 175

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff045
	bne sp, a0, fail
	li sp, 0x46bf
	bne sp, a1, fail
	li sp, 0xffffffffffffc15f
	bne sp, a2, fail
	li sp, 0x5274
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 176 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 176

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 515
	bne sp, a2, fail
	ori sp, zero, 514
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 177 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 177

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 258
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 514
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 127
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 63
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 178 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 178

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 42
	bne sp, a4, fail
	ori sp, zero, 18
	bne sp, a5, fail
	ori sp, zero, 15
	bne sp, a6, fail
	ori sp, zero, 9
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 179 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 179

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 515
	bne sp, a1, fail
	ori sp, zero, 515
	bne sp, a2, fail
	ori sp, zero, 515
	bne sp, a3, fail
	ori sp, zero, 8
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 180 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 180

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 515
	bne sp, a0, fail
	ori sp, zero, 516
	bne sp, a1, fail
	ori sp, zero, 516
	bne sp, a2, fail
	ori sp, zero, 516
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 181 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 181

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 2
	bne sp, a0, fail
	ori sp, zero, 516
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 182 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 182

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 515
	bne sp, a0, fail
	ori sp, zero, 258
	bne sp, a1, fail
	li sp, 0xb31e4
	bne sp, a2, fail
	li sp, 0xffffffffff32333d
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 183 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 183

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffe04a1e
	bne sp, a0, fail
	li sp, 0x8e9c0f
	bne sp, a1, fail
	li sp, 0xffffffffff81c0a9
	bne sp, a2, fail
	li sp, 0xa63452
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 184 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 184

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 256
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 185 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 185

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 128
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 256
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	ori sp, zero, 255
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 127
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 186 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 186

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 85
	bne sp, a4, fail
	ori sp, zero, 36
	bne sp, a5, fail
	ori sp, zero, 31
	bne sp, a6, fail
	ori sp, zero, 18
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 187 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 187

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 256
	bne sp, a1, fail
	ori sp, zero, 256
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	ori sp, zero, 17
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 188 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 188

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 256
	bne sp, a0, fail
	ori sp, zero, 256
	bne sp, a1, fail
	ori sp, zero, 256
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 189 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 189

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 257
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 2
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 190 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 190

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 256
	bne sp, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0x59353
	bne sp, a2, fail
	li sp, 0xffffffffff9980ec
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 191 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 191

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff034fa
	bne sp, a0, fail
	li sp, 0x470672
	bne sp, a1, fail
	li sp, 0xffffffffffc11fb4
	bne sp, a2, fail
	li sp, 0x52c6bb
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 192 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 192

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 510
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 193 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 193

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xff7f
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0x7fbf
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 194 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 194

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x552a
	bne sp, a4, fail
	li sp, 0x247f
	bne sp, a5, fail
	li sp, 0x1fef
	bne sp, a6, fail
	li sp, 0x123f
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 195 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 195

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x1108
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 196 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 196

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 197 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 197

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 257
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 515
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 198 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 198

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1424
	bne sp, a2, fail
	li sp, 0xffffffffffff99b4
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 199 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 199

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffff03d
	bne sp, a0, fail
	li sp, 0x46e3
	bne sp, a1, fail
	li sp, 0xffffffffffffc13f
	bne sp, a2, fail
	li sp, 0x529d
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 200 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 200

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	ori sp, zero, 255
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 201 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 201

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0x3fff
	bne sp, a7, fail
	not sp, zero
	bne sp, s2, fail
	bne zero, s3, fail
	not sp, zero
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 202 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 202

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x2aaa
	bne sp, a4, fail
	li sp, 0x1249
	bne sp, a5, fail
	li sp, 0xfff
	bne sp, a6, fail
	li sp, 0x924
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 203 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 203

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0x888
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 204 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 204

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 205 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 205

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 2
	bne sp, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 129
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 258
	bne sp, a6, fail
	ori sp, zero, 128
	bne sp, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 206 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 206

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xb1b
	bne sp, a2, fail
	li sp, 0xffffffffffff33ce
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 207 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 207

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffe08a
	bne sp, a0, fail
	li sp, 0x8d7f
	bne sp, a1, fail
	li sp, 0xffffffffffff82bd
	bne sp, a2, fail
	li sp, 0xa4e9
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 208 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 208

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xb1b80
	bne sp, a5, fail
	ori sp, zero, 1424
	bne sp, a6, fail
	ori sp, zero, 1427
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 209 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 209

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xb1b
	bne sp, a4, fail
	li sp, 0x58dc02e
	bne sp, a5, fail
	ori sp, zero, 1427
	bne sp, a6, fail
	li sp, 0x2c6e017
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 210 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 210

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1d9eaba
	bne sp, a4, fail
	li sp, 0xcb1b74
	bne sp, a5, fail
	li sp, 0xb1b805
	bne sp, a6, fail
	li sp, 0x658dba
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 211 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 211

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5ec88b
	bne sp, a4, fail
	ori sp, zero, 1422
	bne sp, a5, fail
	ori sp, zero, 1422
	bne sp, a6, fail
	ori sp, zero, 1421
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 212 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 212

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1421
	bne sp, a4, fail
	ori sp, zero, 1421
	bne sp, a5, fail
	ori sp, zero, 1421
	bne sp, a6, fail
	ori sp, zero, 1421
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 213 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 213

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x598f2
	bne sp, a4, fail
	ori sp, zero, 1421
	bne sp, a5, fail
	li sp, 0xb31e4
	bne sp, a6, fail
	li sp, 0x59353
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 214 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 214

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	li sp, 0xffffffffffffffee
	bne sp, a3, fail
	ori sp, zero, 1424
	bne sp, a4, fail
	li sp, 0xb1b
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 215 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 215

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffe
	bne sp, a0, fail
	ori sp, zero, 12
	bne sp, a1, fail
	li sp, 0xfffffffffffffff5
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	not sp, zero
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 216 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 216

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xffffffffff33ced6
	bne sp, a5, fail
	li sp, 0xffffffffffff99b5
	bne sp, a6, fail
	li sp, 0xffffffffffff9981
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 217 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 217

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffff33cf
	bne sp, a4, fail
	li sp, 0xffffffff99e76af6
	bne sp, a5, fail
	li sp, 0xffffffffffff9982
	bne sp, a6, fail
	li sp, 0xffffffffccf3b57b
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 218 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 218

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffddf7ce52
	bne sp, a4, fail
	li sp, 0xfffffffff16a33da
	bne sp, a5, fail
	li sp, 0xfffffffff33ced5f
	bne sp, a6, fail
	li sp, 0xfffffffff8b519ed
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 219 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 219

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffff9318faa
	bne sp, a4, fail
	li sp, 0xffffffffffff99e2
	bne sp, a5, fail
	li sp, 0xffffffffffff99e2
	bne sp, a6, fail
	li sp, 0xffffffffffff99e4
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 220 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 220

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffff99e5
	bne sp, a4, fail
	li sp, 0xffffffffffff99e6
	bne sp, a5, fail
	li sp, 0xffffffffffff99e7
	bne sp, a6, fail
	li sp, 0xffffffffffff99e7
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 221 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 221

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffff99199f
	bne sp, a4, fail
	li sp, 0xffffffffffff99e8
	bne sp, a5, fail
	li sp, 0xffffffffff32333d
	bne sp, a6, fail
	li sp, 0xffffffffff9980ec
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 222 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 222

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0xffffffffffff99b4
	bne sp, a4, fail
	li sp, 0xffffffffffff33ce
	bne sp, a5, fail
	li sp, 0xffffffffffffffee
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 223 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 223

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	ori sp, zero, 6
	bne sp, a4, fail
	not sp, zero
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	not sp, zero
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 224 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 224

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xffffffffffe0898a
	bne sp, a5, fail
	li sp, 0xfffffffffffff03d
	bne sp, a6, fail
	li sp, 0xfffffffffffff035
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 225 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 225

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffffe08a
	bne sp, a4, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a5, fail
	li sp, 0xfffffffffffff036
	bne sp, a6, fail
	li sp, 0xfffffffff8226255
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 226 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 226

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffffac196e4
	bne sp, a4, fail
	li sp, 0xfffffffffdc0ae62
	bne sp, a5, fail
	li sp, 0xfffffffffe089896
	bne sp, a6, fail
	li sp, 0xfffffffffee05731
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 227 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 227

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffffef38494
	bne sp, a4, fail
	li sp, 0xfffffffffffff044
	bne sp, a5, fail
	li sp, 0xfffffffffffff044
	bne sp, a6, fail
	li sp, 0xfffffffffffff045
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 228 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 228

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffffffff045
	bne sp, a4, fail
	li sp, 0xfffffffffffff045
	bne sp, a5, fail
	li sp, 0xfffffffffffff045
	bne sp, a6, fail
	li sp, 0xfffffffffffff045
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 229 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 229

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffffff0250f
	bne sp, a4, fail
	li sp, 0xfffffffffffff045
	bne sp, a5, fail
	li sp, 0xffffffffffe04a1e
	bne sp, a6, fail
	li sp, 0xfffffffffff034fa
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 230 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 230

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 6
	bne sp, a3, fail
	li sp, 0xfffffffffffff03d
	bne sp, a4, fail
	li sp, 0xffffffffffffe08a
	bne sp, a5, fail
	li sp, 0xfffffffffffffffe
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 231 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 231

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0xfffffffffffffffc
	bne sp, a1, fail
	ori sp, zero, 3
	bne sp, a2, fail
	li sp, 0xfffffffffffffffb
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	ori sp, zero, 1
	bne sp, s2, fail
	not sp, zero
	bne sp, s3, fail
	not sp, zero
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 232 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 232

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0x8d7ed7
	bne sp, a5, fail
	li sp, 0x46e2
	bne sp, a6, fail
	li sp, 0x4706
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 233 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 233

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x8d7e
	bne sp, a4, fail
	li sp, 0x46bf6b91
	bne sp, a5, fail
	li sp, 0x4706
	bne sp, a6, fail
	li sp, 0x235fb5c8
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 234 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 234

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x179523db
	bne sp, a4, fail
	li sp, 0xa1b5882
	bne sp, a5, fail
	li sp, 0x8d7ed72
	bne sp, a6, fail
	li sp, 0x50dac41
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 235 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 235

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x4b76d92
	bne sp, a4, fail
	li sp, 0x46c3
	bne sp, a5, fail
	li sp, 0x46c3
	bne sp, a6, fail
	li sp, 0x46c1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 236 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 236

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x46c1
	bne sp, a4, fail
	li sp, 0x46c0
	bne sp, a5, fail
	li sp, 0x46c0
	bne sp, a6, fail
	li sp, 0x46bf
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 237 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 237

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x474e07
	bne sp, a4, fail
	li sp, 0x46bf
	bne sp, a5, fail
	li sp, 0x8e9c0f
	bne sp, a6, fail
	li sp, 0x470672
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 238 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 238

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	not sp, zero
	bne sp, a3, fail
	li sp, 0x46e3
	bne sp, a4, fail
	li sp, 0x8d7f
	bne sp, a5, fail
	ori sp, zero, 12
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 239 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 239

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0xfffffffffffffffc
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	not sp, zero
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 240 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 240

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xffffffffff82bd28
	bne sp, a5, fail
	li sp, 0xffffffffffffc140
	bne sp, a6, fail
	li sp, 0xffffffffffffc120
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 241 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 241

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffff82be
	bne sp, a4, fail
	li sp, 0xffffffffc15e938f
	bne sp, a5, fail
	li sp, 0xffffffffffffc120
	bne sp, a6, fail
	li sp, 0xffffffffe0af49c8
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 242 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 242

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffeb1f8685
	bne sp, a4, fail
	li sp, 0xfffffffff70d82cc
	bne sp, a5, fail
	li sp, 0xfffffffff82bd272
	bne sp, a6, fail
	li sp, 0xfffffffffb86c166
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 243 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 243

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xfffffffffbd31ae8
	bne sp, a4, fail
	li sp, 0xffffffffffffc15b
	bne sp, a5, fail
	li sp, 0xffffffffffffc15b
	bne sp, a6, fail
	li sp, 0xffffffffffffc15d
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 244 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 244

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffffc15d
	bne sp, a4, fail
	li sp, 0xffffffffffffc15e
	bne sp, a5, fail
	li sp, 0xffffffffffffc15e
	bne sp, a6, fail
	li sp, 0xffffffffffffc15f
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 245 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 245

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffc0e055
	bne sp, a4, fail
	li sp, 0xffffffffffffc15f
	bne sp, a5, fail
	li sp, 0xffffffffff81c0a9
	bne sp, a6, fail
	li sp, 0xffffffffffc11fb4
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 246 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 246

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0xffffffffffffc13f
	bne sp, a4, fail
	li sp, 0xffffffffffff82bd
	bne sp, a5, fail
	li sp, 0xfffffffffffffff5
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 247 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 247

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	not sp, zero
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	ori sp, zero, 3
	bne sp, a4, fail
	bne zero, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	not sp, zero
	bne sp, s3, fail
	ori sp, zero, 1
	bne sp, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 248 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 248

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xa4e7ea
	bne sp, a5, fail
	li sp, 0x529d
	bne sp, a6, fail
	li sp, 0x52c6
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 249 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 249

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0xa4e7
	bne sp, a4, fail
	li sp, 0x5273f522
	bne sp, a5, fail
	li sp, 0x52c6
	bne sp, a6, fail
	li sp, 0x2939fa91
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 250 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 250

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x1b7bfc60
	bne sp, a4, fail
	li sp, 0xbc76c29
	bne sp, a5, fail
	li sp, 0xa4e7ea4
	bne sp, a6, fail
	li sp, 0x5e3b614
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 251 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 251

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x57f3279
	bne sp, a4, fail
	li sp, 0x5279
	bne sp, a5, fail
	li sp, 0x5278
	bne sp, a6, fail
	li sp, 0x5276
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 252 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 252

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x5276
	bne sp, a4, fail
	li sp, 0x5275
	bne sp, a5, fail
	li sp, 0x5274
	bne sp, a6, fail
	li sp, 0x5274
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 253 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 253

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	li sp, 0x531a29
	bne sp, a4, fail
	li sp, 0x5274
	bne sp, a5, fail
	li sp, 0xa63452
	bne sp, a6, fail
	li sp, 0x52c6bb
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 254 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 254

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	not sp, zero
	bne sp, a3, fail
	li sp, 0x529d
	bne sp, a4, fail
	li sp, 0xa4e9
	bne sp, a5, fail
	ori sp, zero, 14
	bne sp, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	not sp, zero
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 255 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vdiv.vv v0, v8, v28
	vdiv.vv v4, v28, v12
	vdiv.vv v8, v0, v4
	vdiv.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 255

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0xfffffffffffffffb
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	not sp, zero
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	ori sp, zero, 1
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# External Code (null)


	#==================================================================================================
	# Epilogue (riscv_base.rb:290)

	j pass
fail:
	fence
1:
	beqz gp, 1b
	sll gp, gp, ra
	or gp, gp, ra
	ecall
pass:
	fence
	li gp, 0x1
	ecall
	unimp

	#==================================================================================================
	# Data

	#============================================= .data ==============================================
	.data

	#========================================== Global Data ===========================================
	.align 4
	.pushsection .tohost,"aw",@progbits
	.align 8; .global tohost; tohost: .dword 0;
	.align 8; .global fromhost; fromhost: .dword 0;
	.popsection;
	.align 4
	.globl begin_signature
begin_signature:

data:
	.word 0x0, 0x80, 0xFF80, 0xFF00, 0x8000, 0x1, 0xFF01, 0x2
	.word 0x3, 0x7, 0x8, 0xE, 0xF, 0xFFF0, 0xFFF1, 0xFFF7
	.word 0xFFF8, 0xFFFC, 0xFFFD, 0xFFFE, 0xFE, 0xFFFF, 0x7F, 0xFF
	.word 0xFF7F, 0x7FFF
	.word 0x58DC02E, 0x99E76AF6
	.word 0xF044C4AA, 0x46BF6B91
	.word 0xC15E938F, 0x5273F522
end:
	.skip 1

	.align 4
	.globl end_signature
end_signature:
	.align 8; .global begin_regstate; begin_regstate:
	.word 128;
	.align 8; .global end_regstate; end_regstate:
	.word 4;
