LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY Parser_UDP_datagrama_tb IS
END ENTITY Parser_UDP_datagrama_tb;

ARCHITECTURE behavior OF Parser_UDP_datagrama_tb IS

    -- Component declaration for the tested entity
    COMPONENT Parser_UDP_datagrama
        PORT (
            clk : IN STD_LOGIC;
            reset_n : IN STD_LOGIC;
            in_data : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
            in_startofpacket : IN STD_LOGIC;
            in_endofpacket : IN STD_LOGIC;
            in_ready : OUT STD_LOGIC;
            in_valid : IN STD_LOGIC;
            out_data : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
            out_startofpacket : OUT STD_LOGIC;
            out_endofpacket : OUT STD_LOGIC;
            out_ready : IN STD_LOGIC;
            out_valid : OUT STD_LOGIC;
            channel: OUT STD_LOGIC_VECTOR(95 DOWNTO 0)
        );
    END COMPONENT;

    -- Signals to connect to the DUT (Device Under Test)
    SIGNAL clk : STD_LOGIC := '0';
    SIGNAL reset_n : STD_LOGIC := '0';
    SIGNAL in_data : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
    SIGNAL in_startofpacket : STD_LOGIC := '0';
    SIGNAL in_endofpacket : STD_LOGIC := '0';
    SIGNAL in_ready : STD_LOGIC;
    SIGNAL in_valid : STD_LOGIC := '0';
    SIGNAL out_data : STD_LOGIC_VECTOR(7 DOWNTO 0);
    SIGNAL out_startofpacket : STD_LOGIC;
    SIGNAL out_endofpacket : STD_LOGIC;
    SIGNAL out_ready : STD_LOGIC := '1';
    SIGNAL channel : STD_LOGIC_VECTOR(95 DOWNTO 0);

    -- Clock period definition
    CONSTANT clk_period : TIME := 10 ns;

BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: Parser_UDP_datagrama
        PORT MAP (
            clk => clk,
            reset_n => reset_n,
            in_data => in_data,
            in_startofpacket => in_startofpacket,
            in_endofpacket => in_endofpacket,
            in_ready => in_ready,
            in_valid => in_valid,
            out_data => out_data,
            out_startofpacket => out_startofpacket,
            out_endofpacket => out_endofpacket,
            out_ready => out_ready,
            channel => channel
        );

    -- Clock generation process
    clk_process : PROCESS
    BEGIN
        clk <= '0';
        WAIT FOR clk_period / 2;
        clk <= '1';
        WAIT FOR clk_period / 2;
    END PROCESS;

    -- Stimulus process
    stim_proc: PROCESS
    BEGIN
        -- Reset the system
        reset_n <= '0';
        WAIT FOR 20 ns;
        reset_n <= '1';

        -- Send a valid Ethernet frame with an IPv4 header
        in_startofpacket <= '1';
        in_valid <= '1';

        -- Ethernet frame: Source IP, Dest IP, Protocol (UDP), Ports, Payload
        -- Ethernet header
        in_data <= X"00"; WAIT FOR clk_period; -- Preamble
        in_startofpacket <= '0';
        in_data <= X"08"; WAIT FOR clk_period; -- IPv4 Type

        -- IP header (simplified)
        in_data <= X"45"; WAIT FOR clk_period; -- Version + IHL
        in_data <= X"11"; WAIT FOR clk_period; -- Protocol (UDP)

        -- Source IP
        in_data <= X"C0"; WAIT FOR clk_period; -- 192
        in_data <= X"A8"; WAIT FOR clk_period; -- 168
        in_data <= X"01"; WAIT FOR clk_period; -- 1
        in_data <= X"01"; WAIT FOR clk_period; -- 1

        -- Dest IP
        in_data <= X"C0"; WAIT FOR clk_period; -- 192
        in_data <= X"A8"; WAIT FOR clk_period; -- 168
        in_data <= X"01"; WAIT FOR clk_period; -- 1
        in_data <= X"02"; WAIT FOR clk_period; -- 2

        -- UDP header
        in_data <= X"00"; WAIT FOR clk_period; -- Source Port MSB
        in_data <= X"50"; WAIT FOR clk_period; -- Source Port LSB (80)
        in_data <= X"00"; WAIT FOR clk_period; -- Dest Port MSB
        in_data <= X"50"; WAIT FOR clk_period; -- Dest Port LSB (80)

        -- Payload
        in_data <= X"FF"; WAIT FOR clk_period;

        -- End of packet
        in_endofpacket <= '1';
        WAIT FOR clk_period;
        in_endofpacket <= '0';
        in_valid <= '0';

        -- Wait for a while and finish simulation
        WAIT FOR 100 ns;
        WAIT;
    END PROCESS;

END ARCHITECTURE behavior;
