# Design-of-8-1-Mux-using-Verilog-HDL-Functional-Verification-using-UVM-and-Generate-GDS-II-layout-