
5. Printing statistics.

=== $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0 ===

   Number of wires:                 55
   Number of wire bits:            130
   Number of public wires:          28
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore      1

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            142
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore      1

=== $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            389
   Number of public wires:          51
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore      2

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           40
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore      2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_Block_entry_proc_proc573 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc574 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680 ===

   Number of wires:                582
   Number of wire bits:           3121
   Number of public wires:         486
   Number of public wire bits:    3025
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     $and                           82
     $not                           34
     $or                            14
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0      2
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0      6
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0      4
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0      2
     $reduce_or                      5
     $sdff                          14
     td_fused_top_Block_entry_proc_proc573      1
     td_fused_top_Block_entry_proc_proc574      1
     td_fused_top_fifo_w16_d2_S_x9      8
     td_fused_top_fifo_w4_d8_S_x0      1
     td_fused_top_fifo_w8_d8_S_x      1
     td_fused_top_fifo_w9_d2_S       1
     td_fused_top_fifo_w9_d8_S       1
     td_fused_top_start_for_tdf12_readFilters82_U0      1
     td_fused_top_tdf12_accum_1      2
     td_fused_top_tdf12_accum_2      2
     td_fused_top_tdf12_accum_3      1
     td_fused_top_tdf12_accum_3_1      1
     td_fused_top_tdf12_adjust       1
     td_fused_top_tdf12_dot_product      1
     td_fused_top_tdf12_get_next_ijk      1
     td_fused_top_tdf12_readFilters82      1
     td_fused_top_tdf12_readInputs      1
     td_fused_top_tdf12_writeOutputs_unaligned      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             84
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            271
   Number of public wires:          11
   Number of public wire bits:      83
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             65
   Number of public wires:          10
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            172
   Number of public wires:           9
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_fifo_w16_d2_S_x9 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w16_d2_S_x9_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x9_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w4_d8_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w4_d8_S_x0_shiftReg      1

=== td_fused_top_fifo_w4_d8_S_x0_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w8_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w8_d8_S_x_shiftReg      1

=== td_fused_top_fifo_w8_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             93
   Number of public wires:          13
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w9_d2_S ===

   Number of wires:                 45
   Number of wire bits:            144
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w9_d2_S_shiftReg      1

=== td_fused_top_fifo_w9_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             40
   Number of public wires:           7
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w9_d8_S ===

   Number of wires:                 46
   Number of wire bits:            157
   Number of public wires:          17
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w9_d8_S_shiftReg      1

=== td_fused_top_fifo_w9_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            103
   Number of public wires:          13
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                            1

=== td_fused_top_start_for_tdf12_readFilters82_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg      1

=== td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf12_accum_1 ===

   Number of wires:                329
   Number of wire bits:           2761
   Number of public wires:         182
   Number of public wire bits:    1950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                237
     $add                            2
     $and                           47
     $dffe                          37
     $eq                            24
     $logic_not                      1
     $mux                           85
     $not                           14
     $or                            13
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffe                          4

=== td_fused_top_tdf12_accum_2 ===

   Number of wires:                114
   Number of wire bits:            471
   Number of public wires:          83
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            1
     $and                           11
     $dff                           16
     $dffe                           7
     $eq                             4
     $mux                           13
     $not                            9
     $or                             3
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                          13
     $sdffe                          1

=== td_fused_top_tdf12_accum_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf12_accum_3_1 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf12_adjust ===

   Number of wires:                198
   Number of wire bits:            984
   Number of public wires:         165
   Number of public wire bits:     945
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add                            1
     $and                           10
     $dff                           59
     $dffe                          15
     $eq                             4
     $mux                           15
     $not                            8
     $or                             2
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          24
     $sdffe                          1

=== td_fused_top_tdf12_dot_product ===

   Number of wires:                137
   Number of wire bits:           1094
   Number of public wires:         101
   Number of public wire bits:    1038
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                            1
     $and                           12
     $dff                           10
     $dffe                          15
     $eq                             4
     $mux                           14
     $not                           10
     $or                             2
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                           9
     $sdffe                          1

=== td_fused_top_tdf12_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            278
   Number of public wires:          42
   Number of public wire bits:     216
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                            3
     $and                            8
     $dffe                           2
     $eq                             3
     $mux                           16
     $not                            9
     $or                             6
     $reduce_bool                    1
     $reduce_or                      1
     $sdff                           1
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf12_readFilters82 ===

   Number of wires:                 91
   Number of wire bits:            523
   Number of public wires:          61
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            1
     $and                           11
     $dffe                           4
     $eq                             4
     $mux                           14
     $not                            6
     $or                             2
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                           3
     $sdffe                          1

=== td_fused_top_tdf12_readInputs ===

   Number of wires:                176
   Number of wire bits:           1889
   Number of public wires:         126
   Number of public wire bits:    1816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $add                            2
     $and                           15
     $dffe                          14
     $eq                             5
     $gt                             4
     $mux                           29
     $not                           14
     $or                            10
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                           4
     $sdffe                          1
     $shr                            4
     $sub                            7
     $xor                            2

=== td_fused_top_tdf12_writeOutputs_unaligned ===

   Number of wires:                111
   Number of wire bits:            726
   Number of public wires:          69
   Number of public wire bits:     629
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            5
     $and                           11
     $dffe                          13
     $eq                            11
     $logic_not                      1
     $mux                           17
     $not                            6
     $or                             3
     $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1      1
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffce                         1
     $sub                            1

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP47680      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0      2
       td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram      1
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0      6
       td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram      1
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0      4
       td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram      1
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0      2
       td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram      1
     td_fused_top_Block_entry_proc_proc573      1
     td_fused_top_Block_entry_proc_proc574      1
     td_fused_top_fifo_w16_d2_S_x9      8
       td_fused_top_fifo_w16_d2_S_x9_shiftReg      1
     td_fused_top_fifo_w4_d8_S_x0      1
       td_fused_top_fifo_w4_d8_S_x0_shiftReg      1
     td_fused_top_fifo_w8_d8_S_x      1
       td_fused_top_fifo_w8_d8_S_x_shiftReg      1
     td_fused_top_fifo_w9_d2_S       1
       td_fused_top_fifo_w9_d2_S_shiftReg      1
     td_fused_top_fifo_w9_d8_S       1
       td_fused_top_fifo_w9_d8_S_shiftReg      1
     td_fused_top_start_for_tdf12_readFilters82_U0      1
       td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg      1
     td_fused_top_tdf12_accum_1      2
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf12_accum_2      2
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf12_accum_3      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf12_accum_3_1      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf12_adjust       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
         td_fused_top_ap_hmul_3_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf12_dot_product      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
         td_fused_top_ap_hmul_3_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf12_get_next_ijk      1
     td_fused_top_tdf12_readFilters82      1
     td_fused_top_tdf12_readInputs      1
     td_fused_top_tdf12_writeOutputs_unaligned      1
       $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1      1
         td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      1

   Number of wires:               8500
   Number of wire bits:          57088
   Number of public wires:        5598
   Number of public wire bits:   44761
   Number of memories:              20
   Number of memory bits:        22016
   Number of processes:              0
   Number of cells:               5097
     $add                          182
     $and                          610
     $dff                          135
     $dffe                         324
     $eq                           319
     $gt                             4
     $logic_and                    148
     $logic_not                    231
     $logic_or                      14
     $lt                            12
     $memrd                         40
     $memwr_v2                      32
     $mul                            6
     $mux                         1341
     $ne                            13
     $not                          253
     $or                           277
     $pmux                         384
     $reduce_and                    74
     $reduce_bool                   64
     $reduce_or                    243
     $sdff                         109
     $sdffce                         2
     $sdffe                        152
     $shr                            4
     $sub                           69
     $xor                           55

