// Seed: 425109859
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd59,
    parameter id_6 = 32'd1
) (
    input supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri _id_3,
    input tri0 id_4
);
  logic _id_6 = "";
  parameter id_7 = 1;
  always_ff id_1 = 1;
  logic [id_3 : id_6] id_8;
  logic [1 : -1] id_9;
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_7
  );
endmodule
