<?xml version="1.0" encoding="utf-8"?>
<system>
 <config>
  <boolean name="iommu_enabled" value="true"/>
 </config>
 <hardware>
  <processor cpuCores="2" speed="2900" vmxTimerRate="5"/>
  <memory>
   <memoryBlock allocatable="true" name="ram_1" physicalAddress="16#0000#" size="16#8000_0000#"/>
   <memoryBlock allocatable="false" name="rmrr1" physicalAddress="16#da08_3000#" size="16#0001_d000#"/>
   <memoryBlock allocatable="false" name="rmrr2" physicalAddress="16#dd00_0000#" size="16#0001_0000#"/>
  </memory>
  <devices pciConfigAddress="16#f800_0000#">
   <device name="debugconsole">
    <ioPort end="16#50b8#" name="serial" start="16#50b0#"/>
   </device>
   <device name="ioapic">
    <memory caching="UC" name="mmio_regs" physicalAddress="16#fec0_0000#" size="16#1000#"/>
   </device>
   <device name="xhci">
    <pci bus="16#00#" device="16#14#" function="0" msi="true">
     <identification classcode="16#0c03#" deviceId="16#3c31#" revisionId="16#04#" vendorId="16#8086#"/>
    </pci>
    <irq name="irq1" number="40"/>
    <irq name="irq2" number="41"/>
    <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#f80a_0000#" size="16#1000#"/>
    <ioPort end="16#50c8#" name="port1" start="16#50c0#"/>
   </device>
   <device name="nic1">
    <pci bus="16#23#" device="16#19#" function="0" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="20"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d250_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmio2" physicalAddress="16#d253_b000#" size="16#1000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#fa3c_8000#" size="16#1000#"/>
   </device>
   <device name="nic2">
    <pci bus="16#23#" device="16#19#" function="1" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="21"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d260_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmio2" physicalAddress="16#d263_b000#" size="16#1000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#fa3c_9000#" size="16#1000#"/>
   </device>
   <device name="nic3">
    <pci bus="16#20#" device="16#1a#" function="0" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="21"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d270_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#fa0d_0000#" size="16#1000#"/>
   </device>
   <device name="wlan1">
    <pci bus="16#03#" device="16#00#" function="0" msi="true">
     <identification classcode="16#0c05#" deviceId="16#3c33#" revisionId="16#02#" vendorId="16#8088#"/>
    </pci>
    <irq name="irq1" number="48"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d1c0_0000#" size="16#2000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#f830_0000#" size="16#1000#"/>
   </device>
   <device name="sata_controller">
    <pci bus="16#00#" device="16#1f#" function="2" msi="true">
     <identification classcode="16#0106#" deviceId="16#1e03#" revisionId="16#04#" vendorId="16#8086#"/>
    </pci>
    <irq name="irq1" number="43"/>
    <memory caching="UC" name="mem1" physicalAddress="16#d254_8000#" size="16#4000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#f80f_a000#" size="16#1000#"/>
    <ioPort end="16#50af#" name="ioport1" start="16#50a8#"/>
    <ioPort end="16#50bf#" name="ioport2" start="16#50bc#"/>
    <ioPort end="16#50a7#" name="ioport3" start="16#50a0#"/>
    <ioPort end="16#50bb#" name="ioport4" start="16#50b9#"/>
    <ioPort end="16#507f#" name="ioport5" start="16#5060#"/>
   </device>
   <device name="iommu_1">
    <memory caching="UC" name="mmio" physicalAddress="16#fed9_0000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
     <capability name="agaw">39</capability>
     <capability name="fr_offset">512</capability>
     <capability name="iotlb_invalidate_offset">264</capability>
    </capabilities>
   </device>
   <device name="second_iommu">
    <memory caching="UC" name="MMIO_1" physicalAddress="16#fed9_1000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
     <capability name="agaw">39</capability>
     <capability name="fr_offset">512</capability>
     <capability name="iotlb_invalidate_offset">264</capability>
    </capabilities>
   </device>
   <device name="system_board">
    <ioPort end="16#0cf9#" name="ioport1" start="16#0cf9#"/>
    <ioPort end="16#0404#" name="pm1a_cnt" start="16#0404#"/>
    <capabilities>
     <capability name="systemboard"/>
     <capability name="pm1a_cnt_slp_typ">7168</capability>
    </capabilities>
   </device>
  </devices>
 </hardware>
 <platform>
  <mappings>
   <aliases>
    <alias name="wireless" physical="wlan1">
     <resource name="interrupt" physical="irq1"/>
     <resource name="memory" physical="mmio1"/>
    </alias>
    <alias name="amt_console" physical="debugconsole">
     <resource name="ioports" physical="serial"/>
    </alias>
   </aliases>
   <classes>
    <class name="network_adapters">
     <device physical="nic1"/>
     <device physical="nic3"/>
    </class>
   </classes>
  </mappings>
 </platform>
 <memory>
  <memory alignment="16#1000#" caching="WB" name="dummy" physicalAddress="16#1000#" size="16#1000#" type="subject"/>
  <memory alignment="16#1000#" caching="UC" name="nic1|dma" physicalAddress="16#2000#" size="16#1000#" type="subject"/>
  <memory alignment="16#1000#" caching="UC" name="xhci|dma" physicalAddress="16#3000#" size="16#1000#" type="subject"/>
  <memory alignment="16#1000#" caching="WB" name="dummy_2" physicalAddress="16#4000#" size="16#2000#" type="subject"/>
  <memory alignment="16#1000#" caching="WB" name="dummy_3" physicalAddress="16#5000#" size="16#3000#" type="subject"/>
  <memory alignment="16#1000#" caching="WB" name="dummy_4" physicalAddress="16#6000#" size="16#3000#" type="subject"/>
  <memory alignment="16#1000#" caching="WB" name="dummy_5_dst" size="16#2000#" type="subject">
   <hashRef memory="dummy_5"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="dummy_5" physicalAddress="16#9000#" size="16#2000#" type="subject">
   <file filename="foofile" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="dummy_6_dst" size="16#1000#" type="subject">
   <hashRef memory="dummy_6"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="dummy_6" physicalAddress="16#b000#" size="16#1000#" type="subject">
   <file filename="barfile" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="initramfs" physicalAddress="16#c000#" size="16#4000#" type="subject">
   <file filename="initramfs.cpio.xz" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="rmrr1" physicalAddress="16#da08_3000#" size="16#0001_d000#" type="device_rmrr"/>
  <memory alignment="16#1000#" caching="WB" name="rmrr2" physicalAddress="16#dd00_0000#" size="16#0001_0000#" type="device_rmrr"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|bin_dst" size="16#1000#" type="subject">
   <hashRef memory="lnx|bin"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|bin" size="16#1000#" type="subject_binary">
   <file filename="lnx_bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|bin" size="16#1000#" type="subject_binary">
   <file filename="c1_bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|bin_dst" size="16#1000#" type="subject">
   <hashRef memory="subject2|bin"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|bin" size="16#1000#" type="subject_binary">
   <file filename="c2_bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|bin" size="16#0001_4000#" type="subject_binary">
   <file filename="tau0" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_text" physicalAddress="16#0010_0000#" size="16#0001_0000#" type="kernel_binary">
   <file filename="kernel" offset="16#0000#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_data" physicalAddress="16#0011_0000#" size="16#1000#" type="kernel_binary">
   <file filename="kernel" offset="16#0001_0000#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_global_data" physicalAddress="16#0011_9000#" size="16#1000#" type="kernel_binary">
   <file filename="kernel" offset="16#0001_9000#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_bss" physicalAddress="16#0011_1000#" size="16#1000#" type="kernel_binary"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_ro" physicalAddress="16#0011_f000#" size="16#0002_1000#" type="kernel_binary">
   <file filename="kernel" offset="16#0001_f000#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_stack_0" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_interrupt_stack_0" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_store_0" size="16#2000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_stack_1" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_interrupt_stack_1" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_store_1" size="16#2000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|state" size="16#1000#" type="subject_state"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|state" size="16#1000#" type="subject_state"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|state" size="16#1000#" type="subject_state"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|state" size="16#1000#" type="subject_state"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|timed_event" size="16#1000#" type="subject_timed_event"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|timed_event" size="16#1000#" type="subject_timed_event"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|timed_event" size="16#1000#" type="subject_timed_event"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|timed_event" size="16#1000#" type="subject_timed_event"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|interrupts" size="16#1000#" type="subject_interrupts"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|interrupts" size="16#1000#" type="subject_interrupts"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|interrupts" size="16#1000#" type="subject_interrupts"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|interrupts" size="16#1000#" type="subject_interrupts"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|fpu" size="16#1000#" type="kernel_fpu"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|fpu" size="16#1000#" type="kernel_fpu"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|fpu" size="16#1000#" type="kernel_fpu"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|fpu" size="16#1000#" type="kernel_fpu"/>
  <memory alignment="16#1000#" caching="WB" name="sys_interface" size="16#1000#" type="kernel_interface">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="trampoline" physicalAddress="16#1000#" size="16#1000#" type="system"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_0|vmxon" physicalAddress="16#8000#" size="16#1000#" type="system_vmxon"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_1|vmxon" physicalAddress="16#9000#" size="16#1000#" type="system_vmxon"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|vmcs" physicalAddress="16#a000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|vmcs" physicalAddress="16#b000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|vmcs" physicalAddress="16#c000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|vmcs" physicalAddress="16#d000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|iobm" size="16#2000#" type="system_iobm">
   <file filename="tau0_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|msrbm" size="16#1000#" type="system_msrbm">
   <file filename="tau0_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|iobm" size="16#2000#" type="system_iobm">
   <file filename="lnx_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|msrbm" size="16#1000#" type="system_msrbm">
   <file filename="lnx_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|iobm" size="16#2000#" type="system_iobm">
   <file filename="subject1_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|msrbm" size="16#1000#" type="system_msrbm">
   <file filename="subject1_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|iobm" size="16#2000#" type="system_iobm">
   <file filename="subject2_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|msrbm" size="16#1000#" type="system_msrbm">
   <file filename="subject2_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="scheduling_group_info_1" size="16#1000#" type="subject_scheduling_info"/>
  <memory alignment="16#1000#" caching="WB" name="scheduling_group_info_2" size="16#1000#" type="subject_scheduling_info"/>
  <memory alignment="16#1000#" caching="WB" name="scheduling_group_info_3" size="16#1000#" type="subject_scheduling_info"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|sinfo" size="16#9000#" type="subject_info">
   <file filename="tau0_sinfo" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|sinfo" size="16#9000#" type="subject_info">
   <file filename="lnx_sinfo" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|sinfo" size="16#9000#" type="subject_info">
   <file filename="subject1_sinfo" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|sinfo" size="16#9000#" type="subject_info">
   <file filename="subject2_sinfo" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|zp_dst" size="16#2000#" type="subject">
   <hashRef memory="lnx|zp"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|zp" size="16#2000#" type="subject_zeropage">
   <file filename="lnx_zp" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|acpi_rsdp" size="16#1000#" type="subject_acpi_rsdp">
   <file filename="lnx_rsdp" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|acpi_xsdt" size="16#1000#" type="subject_acpi_xsdt">
   <file filename="lnx_xsdt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|acpi_fadt" size="16#1000#" type="subject_acpi_fadt">
   <file filename="lnx_fadt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|acpi_dsdt" size="16#1000#" type="subject_acpi_dsdt">
   <file filename="lnx_dsdt.aml" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|acpi_empty" size="16#c000#" type="subject_bios"/>
  <memory alignment="16#1000#" caching="WB" name="lnx|bios" size="16#0001_0000#" type="subject_bios"/>
  <memory alignment="16#1000#" caching="WB" name="data_channel" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="data_channel2" size="16#2000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="data_channel3" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="data_channel4" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="data_channel5" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="chan_array1" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="chan_array2" size="16#1000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="chan_array3" size="16#2000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="chan_array4" size="16#2000#" type="subject_channel">
   <fill pattern="16#00#"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|msrstore" size="16#1000#" type="kernel_msrstore">
   <file filename="lnx_msrstore" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_0|pt" size="16#9000#" type="system_pt">
   <file filename="kernel_pt_0" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_1|pt" size="16#9000#" type="system_pt">
   <file filename="kernel_pt_1" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|pt" size="16#6000#" type="system_pt">
   <file filename="tau0_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="lnx|pt" size="16#c000#" type="system_pt">
   <file filename="lnx_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|pt" size="16#0002_0000#" type="system_pt">
   <file filename="subject1_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|pt" size="16#e000#" type="system_pt">
   <file filename="subject2_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_root" size="16#1000#" type="system_vtd_root">
   <file filename="vtd_root" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_ir" size="16#1000#" type="system_vtd_ir">
   <file filename="vtd_ir" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_context_0" size="16#1000#" type="system_vtd_context">
   <file filename="vtd_context_bus_0" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_context_3" size="16#1000#" type="system_vtd_context">
   <file filename="vtd_context_bus_3" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_context_20" size="16#1000#" type="system_vtd_context">
   <file filename="vtd_context_bus_20" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_context_23" size="16#1000#" type="system_vtd_context">
   <file filename="vtd_context_bus_23" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_nic1_domain_pt" size="16#5000#" type="system_pt">
   <file filename="vtd_nic1_domain_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_xhci_domain_pt" size="16#3000#" type="system_pt">
   <file filename="vtd_xhci_domain_pt" offset="none"/>
  </memory>
 </memory>
 <deviceDomains>
  <domain id="1" name="nic1_domain">
   <memory>
    <memory executable="false" logical="dma1" physical="nic1|dma" virtualAddress="16#1000#" writable="true"/>
    <memory executable="false" logical="rmrr1" physical="rmrr1" virtualAddress="16#da08_3000#" writable="true"/>
   </memory>
   <devices>
    <device logical="nic1" physical="nic1"/>
    <device logical="wlan" physical="wlan1"/>
   </devices>
  </domain>
  <domain id="2" name="xhci_domain">
   <memory>
    <memory executable="false" logical="dma2" physical="xhci|dma" virtualAddress="16#2000#" writable="true"/>
   </memory>
   <devices>
    <device logical="xhci" physical="xhci"/>
   </devices>
  </domain>
 </deviceDomains>
 <events>
  <event mode="ipi" name="ping_subject2"/>
  <event mode="switch" name="trap_to_subject1"/>
  <event mode="async" name="data_channel"/>
  <event mode="switch" name="data_channel2"/>
 </events>
 <kernel>
  <memory>
   <cpu id="0">
    <memory executable="true" logical="text" physical="kernel_text" virtualAddress="16#0010_0000#" writable="false"/>
    <memory executable="false" logical="data" physical="kernel_data" virtualAddress="16#0011_0000#" writable="true"/>
    <memory executable="false" logical="bss" physical="kernel_bss" virtualAddress="16#0011_1000#" writable="true"/>
    <memory executable="false" logical="global_data" physical="kernel_global_data" virtualAddress="16#0011_9000#" writable="true"/>
    <memory executable="false" logical="ro" physical="kernel_ro" virtualAddress="16#0011_f000#" writable="false"/>
    <memory executable="false" logical="stack" physical="kernel_stack_0" virtualAddress="16#0011_5000#" writable="true"/>
    <memory executable="false" logical="interrupt_stack" physical="kernel_interrupt_stack_0" virtualAddress="16#0011_7000#" writable="true"/>
    <memory executable="false" logical="store" physical="kernel_store_0" virtualAddress="16#0011_2000#" writable="true"/>
    <memory executable="false" logical="lnx|state" physical="lnx|state" virtualAddress="16#0030_1000#" writable="true"/>
    <memory executable="false" logical="subject1|state" physical="subject1|state" virtualAddress="16#0030_2000#" writable="true"/>
    <memory executable="false" logical="lnx|timed_event" physical="lnx|timed_event" virtualAddress="16#0040_1000#" writable="true"/>
    <memory executable="false" logical="subject1|timed_event" physical="subject1|timed_event" virtualAddress="16#0040_2000#" writable="true"/>
    <memory executable="false" logical="lnx|interrupts" physical="lnx|interrupts" virtualAddress="16#0070_1000#" writable="true"/>
    <memory executable="false" logical="subject1|interrupts" physical="subject1|interrupts" virtualAddress="16#0070_2000#" writable="true"/>
    <memory executable="false" logical="lnx|vmcs" physical="lnx|vmcs" virtualAddress="16#0090_1000#" writable="true"/>
    <memory executable="false" logical="subject1|vmcs" physical="subject1|vmcs" virtualAddress="16#0090_2000#" writable="true"/>
    <memory executable="false" logical="lnx|fpu" physical="lnx|fpu" virtualAddress="16#00b0_1000#" writable="true"/>
    <memory executable="false" logical="subject1|fpu" physical="subject1|fpu" virtualAddress="16#00b0_2000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_1" physical="scheduling_group_info_1" virtualAddress="16#00a0_0000#" writable="true"/>
    <memory executable="false" logical="tau0_interface" physical="sys_interface" virtualAddress="16#001f_f000#" writable="false"/>
    <memory executable="false" logical="lnx|msrstore" physical="lnx|msrstore" virtualAddress="16#0080_1000#" writable="true"/>
   </cpu>
   <cpu id="1">
    <memory executable="true" logical="text" physical="kernel_text" virtualAddress="16#0010_0000#" writable="false"/>
    <memory executable="false" logical="data" physical="kernel_data" virtualAddress="16#0011_0000#" writable="true"/>
    <memory executable="false" logical="bss" physical="kernel_bss" virtualAddress="16#0011_1000#" writable="true"/>
    <memory executable="false" logical="global_data" physical="kernel_global_data" virtualAddress="16#0011_9000#" writable="true"/>
    <memory executable="false" logical="ro" physical="kernel_ro" virtualAddress="16#0011_f000#" writable="false"/>
    <memory executable="false" logical="stack" physical="kernel_stack_1" virtualAddress="16#0011_5000#" writable="true"/>
    <memory executable="false" logical="interrupt_stack" physical="kernel_interrupt_stack_1" virtualAddress="16#0011_7000#" writable="true"/>
    <memory executable="false" logical="store" physical="kernel_store_1" virtualAddress="16#0011_2000#" writable="true"/>
    <memory executable="false" logical="tau0|state" physical="tau0|state" virtualAddress="16#0030_0000#" writable="true"/>
    <memory executable="false" logical="subject2|state" physical="subject2|state" virtualAddress="16#0030_3000#" writable="true"/>
    <memory executable="false" logical="tau0|timed_event" physical="tau0|timed_event" virtualAddress="16#0040_0000#" writable="true"/>
    <memory executable="false" logical="subject2|timed_event" physical="subject2|timed_event" virtualAddress="16#0040_3000#" writable="true"/>
    <memory executable="false" logical="tau0|interrupts" physical="tau0|interrupts" virtualAddress="16#0070_0000#" writable="true"/>
    <memory executable="false" logical="subject2|interrupts" physical="subject2|interrupts" virtualAddress="16#0070_3000#" writable="true"/>
    <memory executable="false" logical="tau0|vmcs" physical="tau0|vmcs" virtualAddress="16#0090_0000#" writable="true"/>
    <memory executable="false" logical="subject2|vmcs" physical="subject2|vmcs" virtualAddress="16#0090_3000#" writable="true"/>
    <memory executable="false" logical="tau0|fpu" physical="tau0|fpu" virtualAddress="16#00b0_0000#" writable="true"/>
    <memory executable="false" logical="subject2|fpu" physical="subject2|fpu" virtualAddress="16#00b0_3000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_2" physical="scheduling_group_info_2" virtualAddress="16#00a0_1000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_3" physical="scheduling_group_info_3" virtualAddress="16#00a0_2000#" writable="true"/>
   </cpu>
  </memory>
  <devices>
   <device logical="debugconsole" physical="debugconsole">
    <ioPort logical="port" physical="serial"/>
   </device>
   <device logical="ioapic" physical="ioapic">
    <memory executable="false" logical="mmio_regs" physical="mmio_regs" virtualAddress="16#0020_0000#" writable="true"/>
   </device>
   <device logical="iommu_1" physical="iommu_1">
    <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#0020_1000#" writable="true"/>
   </device>
   <device logical="iommu_2" physical="second_iommu">
    <memory executable="false" logical="MMIO_1" physical="MMIO_1" virtualAddress="16#0020_2000#" writable="true"/>
   </device>
   <device logical="system_board" physical="system_board">
    <ioPort logical="reset_port" physical="ioport1"/>
    <ioPort logical="poweroff_port" physical="pm1a_cnt"/>
   </device>
  </devices>
 </kernel>
 <subjects>
  <subject cpu="1" id="0" name="tau0">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>0</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>0</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
      </cr4>
     </masks>
    </vmx>
    <registers>
     <gpr>
      <rip>16#5000#</rip>
      <rsp>16#3000#</rsp>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>1</MonitorCoprocessor>
      <Emulation>0</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>1</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>1</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
     </cr4>
     <msrs/>
    </registers>
    <segments>
     <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
     <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
    </segments>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="false" logical="sys_interface" physical="sys_interface" virtualAddress="16#001f_f000#" writable="true"/>
    <memory executable="true" logical="binary" physical="tau0|bin" virtualAddress="16#1000#" writable="true"/>
    <memory executable="false" logical="sinfo" physical="tau0|sinfo" virtualAddress="16#000e_0000_0000#" writable="false"/>
    <memory executable="false" logical="sched_group_info" physical="scheduling_group_info_2" virtualAddress="16#000e_0000_9000#" writable="false"/>
    <memory executable="false" logical="timed_event" physical="tau0|timed_event" virtualAddress="16#000e_0001_0000#" writable="true"/>
   </memory>
   <devices/>
   <events/>
  </subject>
  <subject cpu="0" id="1" name="lnx">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>1</RDTSCExiting>
       <CR3LoadExiting>0</CR3LoadExiting>
       <CR3StoreExiting>0</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>1</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>1</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>0</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>1</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>1</SaveIA32EFER>
       <LoadIA32EFER>1</LoadIA32EFER>
       <SaveVMXTimerValue>0</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>0</DivideError>
       <Debug>0</Debug>
       <Breakpoint>0</Breakpoint>
       <Overflow>0</Overflow>
       <BOUNDRangeExceeded>0</BOUNDRangeExceeded>
       <InvalidOpcode>0</InvalidOpcode>
       <DeviceNotAvailable>0</DeviceNotAvailable>
       <DoubleFault>0</DoubleFault>
       <CoprocessorSegmentOverrun>0</CoprocessorSegmentOverrun>
       <InvalidTSS>0</InvalidTSS>
       <SegmentNotPresent>0</SegmentNotPresent>
       <StackSegmentFault>0</StackSegmentFault>
       <GeneralProtection>0</GeneralProtection>
       <PageFault>0</PageFault>
       <x87FPUFloatingPointError>0</x87FPUFloatingPointError>
       <AlignmentCheck>0</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>0</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>0</ProtectionEnable>
       <MonitorCoprocessor>0</MonitorCoprocessor>
       <Emulation>0</Emulation>
       <TaskSwitched>0</TaskSwitched>
       <ExtensionType>0</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>0</WriteProtect>
       <AlignmentMask>0</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>0</Paging>
      </cr0>
      <cr4>
       <Virtual8086>0</Virtual8086>
       <ProtectedVirtualInts>0</ProtectedVirtualInts>
       <TimeStampDisable>0</TimeStampDisable>
       <DebuggingExtensions>0</DebuggingExtensions>
       <PageSizeExtensions>0</PageSizeExtensions>
       <PhysicalAddressExtension>0</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>0</PageGlobalEnable>
       <PerfCounterEnable>0</PerfCounterEnable>
       <OSSupportFXSAVE>0</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>0</SMXEnable>
       <FSGSBASEEnable>0</FSGSBASEEnable>
       <PCIDEnable>0</PCIDEnable>
       <XSAVEEnable>0</XSAVEEnable>
       <SMEPEnable>0</SMEPEnable>
      </cr4>
     </masks>
    </vmx>
    <registers>
     <gpr>
      <rip>16#0040_0000#</rip>
      <rsp>16#0000#</rsp>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>0</MonitorCoprocessor>
      <Emulation>1</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>0</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>0</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>1</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>0</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <VMXEnable>0</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
     </cr4>
     <msrs>
      <msr end="16#0176#" mode="rw" start="16#0174#"/>
      <msr end="16#c000_0084#" mode="rw" start="16#c000_0080#"/>
      <msr end="16#c000_0102#" mode="rw" start="16#c000_0100#"/>
     </msrs>
    </registers>
    <segments>
     <cs access="16#c09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
     <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
    </segments>
   </vcpu>
   <bootparams>muen_sinfo=0xe00000000</bootparams>
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#3000#" writable="true"/>
    <memory executable="false" logical="file_1" physical="dummy_5_dst" virtualAddress="16#0002_0000#" writable="true"/>
    <memory executable="false" logical="file_2" physical="dummy_6_dst" virtualAddress="16#0003_0000#" writable="true"/>
    <memory executable="false" logical="initramfs" physical="initramfs" virtualAddress="16#9000_0000#" writable="false"/>
    <memory executable="true" logical="binary" physical="lnx|bin_dst" virtualAddress="16#2000#" writable="true"/>
    <memory executable="false" logical="sinfo" physical="lnx|sinfo" virtualAddress="16#000e_0000_0000#" writable="false"/>
    <memory executable="false" logical="sched_group_info" physical="scheduling_group_info_1" virtualAddress="16#000e_0000_9000#" writable="false"/>
    <memory executable="false" logical="timed_event" physical="lnx|timed_event" virtualAddress="16#000e_0001_0000#" writable="true"/>
    <memory executable="false" logical="channel_1" physical="data_channel" virtualAddress="16#6000#" writable="false"/>
    <memory executable="false" logical="channel_2" physical="data_channel2" virtualAddress="16#7000#" writable="false"/>
    <memory executable="false" logical="channel_3" physical="data_channel3" virtualAddress="16#9000#" writable="true"/>
    <memory executable="false" logical="channel_4" physical="data_channel4" virtualAddress="16#a000#" writable="true"/>
    <memory executable="false" logical="channel_5" physical="data_channel5" virtualAddress="16#b000#" writable="true"/>
    <memory executable="false" logical="zero_page" physical="lnx|zp_dst" virtualAddress="16#0000#" writable="true"/>
    <memory executable="false" logical="acpi_rsdp" physical="lnx|acpi_rsdp" virtualAddress="16#000e_0000#" writable="false"/>
    <memory executable="false" logical="acpi_xsdt" physical="lnx|acpi_xsdt" virtualAddress="16#000e_1000#" writable="false"/>
    <memory executable="false" logical="acpi_fadt" physical="lnx|acpi_fadt" virtualAddress="16#000e_2000#" writable="false"/>
    <memory executable="false" logical="acpi_dsdt" physical="lnx|acpi_dsdt" virtualAddress="16#000e_3000#" writable="false"/>
    <memory executable="false" logical="acpi_free" physical="lnx|acpi_empty" virtualAddress="16#000e_4000#" writable="false"/>
    <memory executable="false" logical="bios" physical="lnx|bios" virtualAddress="16#000c_0000#" writable="false"/>
    <memory executable="false" logical="bios" physical="lnx|bios" virtualAddress="16#000d_0000#" writable="false"/>
   </memory>
   <devices>
    <device logical="xhci" physical="xhci">
     <pci bus="16#00#" device="16#01#" function="0"/>
     <irq logical="irq1" physical="irq1" vector="90"/>
     <irq logical="irq2" physical="irq2" vector="91"/>
     <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#d252_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f800_8000#" writable="true"/>
    </device>
    <device logical="wlan" physical="wlan1">
     <pci bus="16#00#" device="16#02#" function="0"/>
     <irq logical="irq" physical="irq1" vector="89"/>
     <memory executable="false" logical="mmio" physical="mmio1" virtualAddress="16#d1c0_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f801_0000#" writable="true"/>
    </device>
   </devices>
   <events>
    <source>
     <group name="vmx_exit">
      <event id="0" logical="default_event_0" physical="trap_to_subject1"/>
      <event id="1" logical="default_event_1" physical="trap_to_subject1"/>
      <event id="2" logical="default_event_2" physical="trap_to_subject1"/>
      <event id="3" logical="default_event_3" physical="trap_to_subject1"/>
      <event id="4" logical="default_event_4" physical="trap_to_subject1"/>
      <event id="5" logical="default_event_5" physical="trap_to_subject1"/>
      <event id="6" logical="default_event_6" physical="trap_to_subject1"/>
      <event id="7" logical="default_event_7" physical="trap_to_subject1"/>
      <event id="8" logical="default_event_8" physical="trap_to_subject1"/>
      <event id="9" logical="default_event_9" physical="trap_to_subject1"/>
      <event id="10" logical="default_event_10" physical="trap_to_subject1"/>
      <event id="11" logical="default_event_11" physical="trap_to_subject1"/>
      <event id="12" logical="default_event_12" physical="trap_to_subject1"/>
      <event id="13" logical="default_event_13" physical="trap_to_subject1"/>
      <event id="14" logical="default_event_14" physical="trap_to_subject1"/>
      <event id="15" logical="default_event_15" physical="trap_to_subject1"/>
      <event id="16" logical="default_event_16" physical="trap_to_subject1"/>
      <event id="17" logical="default_event_17" physical="trap_to_subject1"/>
      <event id="18" logical="default_event_18" physical="trap_to_subject1"/>
      <event id="19" logical="default_event_19" physical="trap_to_subject1"/>
      <event id="20" logical="default_event_20" physical="trap_to_subject1"/>
      <event id="21" logical="default_event_21" physical="trap_to_subject1"/>
      <event id="22" logical="default_event_22" physical="trap_to_subject1"/>
      <event id="23" logical="default_event_23" physical="trap_to_subject1"/>
      <event id="24" logical="default_event_24" physical="trap_to_subject1"/>
      <event id="25" logical="default_event_25" physical="trap_to_subject1"/>
      <event id="26" logical="default_event_26" physical="trap_to_subject1"/>
      <event id="27" logical="default_event_27" physical="trap_to_subject1"/>
      <event id="28" logical="default_event_28" physical="trap_to_subject1"/>
      <event id="29" logical="default_event_29" physical="trap_to_subject1"/>
      <event id="30" logical="default_event_30" physical="trap_to_subject1"/>
      <event id="31" logical="default_event_31" physical="trap_to_subject1"/>
      <event id="32" logical="default_event_32" physical="trap_to_subject1"/>
      <event id="33" logical="default_event_33" physical="trap_to_subject1"/>
      <event id="34" logical="default_event_34" physical="trap_to_subject1"/>
      <event id="36" logical="default_event_36" physical="trap_to_subject1"/>
      <event id="37" logical="default_event_37" physical="trap_to_subject1"/>
      <event id="39" logical="default_event_39" physical="trap_to_subject1"/>
      <event id="40" logical="default_event_40" physical="trap_to_subject1"/>
      <event id="41" logical="default_event_41" physical="trap_to_subject1"/>
      <event id="43" logical="default_event_43" physical="trap_to_subject1"/>
      <event id="44" logical="default_event_44" physical="trap_to_subject1"/>
      <event id="45" logical="default_event_45" physical="trap_to_subject1"/>
      <event id="46" logical="default_event_46" physical="trap_to_subject1"/>
      <event id="47" logical="default_event_47" physical="trap_to_subject1"/>
      <event id="48" logical="default_event_48" physical="trap_to_subject1"/>
      <event id="49" logical="default_event_49" physical="trap_to_subject1"/>
      <event id="50" logical="default_event_50" physical="trap_to_subject1"/>
      <event id="51" logical="default_event_51" physical="trap_to_subject1"/>
      <event id="52" logical="default_event_52" physical="trap_to_subject1"/>
      <event id="53" logical="default_event_53" physical="trap_to_subject1"/>
      <event id="54" logical="default_event_54" physical="trap_to_subject1"/>
      <event id="55" logical="default_event_55" physical="trap_to_subject1"/>
      <event id="56" logical="default_event_56" physical="trap_to_subject1"/>
      <event id="57" logical="default_event_57" physical="trap_to_subject1"/>
      <event id="58" logical="default_event_58" physical="trap_to_subject1"/>
      <event id="59" logical="default_event_59" physical="trap_to_subject1"/>
     </group>
    </source>
    <target>
     <event id="0" logical="channel_event_data_channel" physical="data_channel">
      <inject_interrupt vector="12"/>
     </event>
     <event id="1" logical="channel_event_data_channel2" physical="data_channel2"/>
    </target>
   </events>
  </subject>
  <subject cpu="0" id="2" name="subject1">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>0</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>0</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
      </cr4>
     </masks>
    </vmx>
    <registers>
     <gpr>
      <rip>16#5000#</rip>
      <rsp>16#3000#</rsp>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>1</MonitorCoprocessor>
      <Emulation>0</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>1</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>1</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
     </cr4>
     <msrs/>
    </registers>
    <segments>
     <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
     <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
    </segments>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#1000#" writable="true"/>
    <memory executable="true" logical="binary" physical="subject1|bin" virtualAddress="16#0020_0000#" writable="true"/>
    <memory executable="false" logical="control_data" physical="dummy_2" virtualAddress="16#a000#" writable="false"/>
    <memory executable="true" logical="data2" physical="dummy" virtualAddress="16#8000#" writable="true"/>
    <memory executable="false" logical="mem1" physical="dummy_3" virtualAddress="16#5000_0000#" writable="true"/>
    <memory executable="false" logical="mem2" physical="dummy_4" virtualAddress="16#5000_3000#" writable="true"/>
    <memory executable="false" logical="sinfo" physical="subject1|sinfo" virtualAddress="16#000e_0000_0000#" writable="false"/>
    <memory executable="false" logical="monitor_state_lnx" physical="lnx|state" virtualAddress="16#0001_4000#" writable="true"/>
    <memory executable="false" logical="monitor_state_subject2" physical="subject2|state" virtualAddress="16#0002_4000#" writable="true"/>
    <memory executable="false" logical="monitor_timed_event_lnx" physical="lnx|timed_event" virtualAddress="16#0001_5000#" writable="true"/>
    <memory executable="false" logical="monitor_timed_event_subject2" physical="subject2|timed_event" virtualAddress="16#0002_5000#" writable="true"/>
    <memory executable="false" logical="monitor_interrupts_lnx" physical="lnx|interrupts" virtualAddress="16#0001_f000#" writable="true"/>
    <memory executable="false" logical="monitor_interrupts_subject2" physical="subject2|interrupts" virtualAddress="16#0002_f000#" writable="true"/>
    <memory executable="false" logical="sched_group_info" physical="scheduling_group_info_1" virtualAddress="16#000e_0000_9000#" writable="false"/>
    <memory executable="false" logical="timed_event" physical="subject1|timed_event" virtualAddress="16#000e_0001_0000#" writable="true"/>
    <memory executable="false" logical="primary_data" physical="data_channel" virtualAddress="16#3000#" writable="true"/>
    <memory executable="false" logical="secondary_data" physical="data_channel2" virtualAddress="16#5000#" writable="true"/>
    <memory executable="false" logical="chan1" physical="data_channel5" virtualAddress="16#2000#" writable="false"/>
    <memory executable="false" logical="input1" physical="chan_array1" virtualAddress="16#0001_0000#" writable="false"/>
    <memory executable="false" logical="input2" physical="chan_array2" virtualAddress="16#0001_1000#" writable="false"/>
    <memory executable="false" logical="output1" physical="chan_array3" virtualAddress="16#0002_0000#" writable="true"/>
    <memory executable="false" logical="output2" physical="chan_array4" virtualAddress="16#0002_2000#" writable="true"/>
    <memory executable="false" logical="lnx_dummy" physical="dummy" virtualAddress="16#0001_0000_3000#" writable="true"/>
    <memory executable="false" logical="lnx_file_1" physical="dummy_5_dst" virtualAddress="16#0001_0002_0000#" writable="true"/>
    <memory executable="false" logical="lnx_file_1_src" physical="dummy_5" virtualAddress="16#7000_0000_0000#" writable="true"/>
    <memory executable="false" logical="lnx_file_2" physical="dummy_6_dst" virtualAddress="16#0001_0003_0000#" writable="true"/>
    <memory executable="false" logical="lnx_file_2_src" physical="dummy_6" virtualAddress="16#7000_0000_2000#" writable="true"/>
    <memory executable="false" logical="lnx_initramfs" physical="initramfs" virtualAddress="16#0001_9000_0000#" writable="true"/>
    <memory executable="false" logical="lnx_binary" physical="lnx|bin_dst" virtualAddress="16#0001_0000_2000#" writable="true"/>
    <memory executable="false" logical="lnx_binary_src" physical="lnx|bin" virtualAddress="16#7000_0000_3000#" writable="true"/>
    <memory executable="false" logical="monitor_sinfo_lnx" physical="lnx|sinfo" virtualAddress="16#000f_0000_0000#" writable="true"/>
    <memory executable="false" logical="lnx_sched_group_info" physical="scheduling_group_info_1" virtualAddress="16#000f_0000_9000#" writable="true"/>
    <memory executable="false" logical="lnx_timed_event" physical="lnx|timed_event" virtualAddress="16#000f_0001_0000#" writable="true"/>
    <memory executable="false" logical="lnx_channel_1" physical="data_channel" virtualAddress="16#0001_0000_6000#" writable="true"/>
    <memory executable="false" logical="lnx_channel_2" physical="data_channel2" virtualAddress="16#0001_0000_7000#" writable="true"/>
    <memory executable="false" logical="lnx_channel_3" physical="data_channel3" virtualAddress="16#0001_0000_9000#" writable="true"/>
    <memory executable="false" logical="lnx_channel_4" physical="data_channel4" virtualAddress="16#0001_0000_a000#" writable="true"/>
    <memory executable="false" logical="lnx_channel_5" physical="data_channel5" virtualAddress="16#0001_0000_b000#" writable="true"/>
    <memory executable="false" logical="lnx_zero_page" physical="lnx|zp_dst" virtualAddress="16#0001_0000_0000#" writable="true"/>
    <memory executable="false" logical="lnx_zero_page_src" physical="lnx|zp" virtualAddress="16#7000_0000_4000#" writable="true"/>
    <memory executable="false" logical="lnx_acpi_rsdp" physical="lnx|acpi_rsdp" virtualAddress="16#0001_000e_0000#" writable="true"/>
    <memory executable="false" logical="lnx_acpi_xsdt" physical="lnx|acpi_xsdt" virtualAddress="16#0001_000e_1000#" writable="true"/>
    <memory executable="false" logical="lnx_acpi_fadt" physical="lnx|acpi_fadt" virtualAddress="16#0001_000e_2000#" writable="true"/>
    <memory executable="false" logical="lnx_acpi_dsdt" physical="lnx|acpi_dsdt" virtualAddress="16#0001_000e_3000#" writable="true"/>
    <memory executable="false" logical="lnx_acpi_free" physical="lnx|acpi_empty" virtualAddress="16#0001_000e_4000#" writable="true"/>
    <memory executable="false" logical="lnx_bios" physical="lnx|bios" virtualAddress="16#0001_000c_0000#" writable="true"/>
    <memory executable="false" logical="lnx_bios" physical="lnx|bios" virtualAddress="16#0001_000d_0000#" writable="true"/>
    <memory executable="false" logical="subject2_dummy" physical="dummy" virtualAddress="16#0002_0000_1000#" writable="true"/>
    <memory executable="false" logical="subject2_binary" physical="subject2|bin_dst" virtualAddress="16#0002_0020_0000#" writable="true"/>
    <memory executable="false" logical="subject2_binary_src" physical="subject2|bin" virtualAddress="16#7000_0000_6000#" writable="true"/>
    <memory executable="false" logical="subject2_mem1" physical="dummy_2" virtualAddress="16#0002_5000_0000#" writable="true"/>
    <memory executable="false" logical="monitor_sinfo_subject2" physical="subject2|sinfo" virtualAddress="16#0010_0000_0000#" writable="true"/>
    <memory executable="false" logical="subject2_sched_group_info" physical="scheduling_group_info_3" virtualAddress="16#0010_0000_9000#" writable="true"/>
    <memory executable="false" logical="subject2_timed_event" physical="subject2|timed_event" virtualAddress="16#0010_0001_0000#" writable="true"/>
    <memory executable="false" logical="subject2_c2" physical="chan_array2" virtualAddress="16#0002_0001_4000#" writable="true"/>
    <memory executable="false" logical="subject2_c3" physical="chan_array3" virtualAddress="16#0002_0001_5000#" writable="true"/>
    <memory executable="false" logical="subject2_c4" physical="chan_array4" virtualAddress="16#0002_0001_7000#" writable="true"/>
    <memory executable="false" logical="subject2_primary_data" physical="data_channel3" virtualAddress="16#0002_0000_3000#" writable="true"/>
    <memory executable="false" logical="subject2_secondary_data" physical="data_channel4" virtualAddress="16#0002_0000_4000#" writable="true"/>
    <memory executable="false" logical="subject2_output1" physical="chan_array1" virtualAddress="16#0002_0001_0000#" writable="true"/>
   </memory>
   <devices>
    <device logical="nic1" physical="nic1">
     <pci bus="16#00#" device="16#19#" function="0"/>
     <irq logical="irq" physical="irq" vector="33"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d252_0000#" writable="true"/>
     <memory executable="false" logical="mmio2" physical="mmio2" virtualAddress="16#d262_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f80c_8000#" writable="true"/>
    </device>
    <device logical="nic2" physical="nic2">
     <pci bus="16#00#" device="16#19#" function="1"/>
     <irq logical="irq" physical="irq" vector="34"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d272_0000#" writable="true"/>
     <memory executable="false" logical="mmio2" physical="mmio2" virtualAddress="16#d282_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f80c_9000#" writable="true"/>
    </device>
    <device logical="storage_device" physical="sata_controller">
     <pci bus="16#00#" device="16#01#" function="0"/>
     <irq logical="ctrl_irq" physical="irq1" vector="120"/>
     <memory executable="false" logical="mmio1" physical="mem1" virtualAddress="16#1000_f000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f800_8000#" writable="true"/>
     <ioPort logical="port_1" physical="ioport1"/>
     <ioPort logical="port_2" physical="ioport2"/>
     <ioPort logical="port_3" physical="ioport3"/>
    </device>
    <device logical="some_dev" physical="xhci">
     <pci bus="16#00#" device="16#02#" function="0"/>
     <irq logical="irq" physical="irq1" vector="21"/>
     <memory executable="false" logical="mmio1" physical="mmio" virtualAddress="16#2000_f000#" writable="true"/>
     <ioPort logical="port" physical="port1"/>
    </device>
   </devices>
   <events>
    <source>
     <group name="vmcall">
      <event id="5" logical="ping" physical="ping_subject2"/>
      <event id="1" logical="channel_event_data_channel" physical="data_channel"/>
      <event id="1" logical="channel_event_data_channel2" physical="data_channel2"/>
     </group>
    </source>
    <target>
     <event id="0" logical="trap_to_subject1" physical="trap_to_subject1">
      <inject_interrupt vector="32"/>
     </event>
    </target>
   </events>
  </subject>
  <subject cpu="1" id="3" name="subject2">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>0</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>0</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
      </cr4>
     </masks>
    </vmx>
    <registers>
     <gpr>
      <rip>16#5000#</rip>
      <rsp>16#3000#</rsp>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>1</MonitorCoprocessor>
      <Emulation>0</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>1</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>1</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <VMXEnable>0</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
     </cr4>
     <msrs>
      <msr end="16#00ce#" mode="r" start="16#00ce#"/>
     </msrs>
    </registers>
    <segments>
     <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
     <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
    </segments>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#1000#" writable="true"/>
    <memory executable="true" logical="binary" physical="subject2|bin_dst" virtualAddress="16#0020_0000#" writable="true"/>
    <memory executable="false" logical="mem1" physical="dummy_2" virtualAddress="16#5000_0000#" writable="true"/>
    <memory executable="false" logical="sinfo" physical="subject2|sinfo" virtualAddress="16#000e_0000_0000#" writable="false"/>
    <memory executable="false" logical="sched_group_info" physical="scheduling_group_info_3" virtualAddress="16#000e_0000_9000#" writable="false"/>
    <memory executable="false" logical="timed_event" physical="subject2|timed_event" virtualAddress="16#000e_0001_0000#" writable="true"/>
    <memory executable="false" logical="c2" physical="chan_array2" virtualAddress="16#0001_4000#" writable="true"/>
    <memory executable="false" logical="c3" physical="chan_array3" virtualAddress="16#0001_5000#" writable="false"/>
    <memory executable="false" logical="c4" physical="chan_array4" virtualAddress="16#0001_7000#" writable="false"/>
    <memory executable="false" logical="primary_data" physical="data_channel3" virtualAddress="16#3000#" writable="false"/>
    <memory executable="false" logical="secondary_data" physical="data_channel4" virtualAddress="16#4000#" writable="false"/>
    <memory executable="false" logical="output1" physical="chan_array1" virtualAddress="16#0001_0000#" writable="true"/>
   </memory>
   <devices>
    <device logical="network_adapters_1" physical="nic1">
     <pci bus="16#00#" device="16#01#" function="0"/>
     <irq logical="irq" physical="irq" vector="33"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d250_0000#" writable="true"/>
     <memory executable="false" logical="mmio2" physical="mmio2" virtualAddress="16#d253_b000#" writable="true"/>
    </device>
    <device logical="network_adapters_2" physical="nic3">
     <pci bus="16#00#" device="16#02#" function="0"/>
     <irq logical="irq" physical="irq" vector="34"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d270_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#f801_0000#" writable="true"/>
    </device>
    <device logical="wifi" physical="wlan1">
     <pci bus="16#00#" device="16#03#" function="0"/>
     <irq logical="irq" physical="irq1" vector="148"/>
     <memory executable="false" logical="mmio" physical="mmio1" virtualAddress="16#d1c0_0000#" writable="true"/>
    </device>
   </devices>
   <events>
    <target>
     <event id="0" logical="ping_from_lnx" physical="ping_subject2">
      <inject_interrupt vector="32"/>
     </event>
    </target>
   </events>
  </subject>
 </subjects>
 <scheduling tickRate="10000">
  <majorFrame>
   <cpu id="0">
    <minorFrame barrier="1" subject="lnx" ticks="60"/>
    <minorFrame barrier="none" subject="lnx" ticks="20"/>
   </cpu>
   <cpu id="1">
    <minorFrame barrier="none" subject="tau0" ticks="40"/>
    <minorFrame barrier="1" subject="subject2" ticks="20"/>
    <minorFrame barrier="none" subject="subject2" ticks="20"/>
   </cpu>
   <barriers>
    <barrier id="1" size="2"/>
   </barriers>
  </majorFrame>
  <majorFrame>
   <cpu id="0">
    <minorFrame barrier="1" subject="lnx" ticks="10"/>
    <minorFrame barrier="none" subject="lnx" ticks="20"/>
    <minorFrame barrier="2" subject="lnx" ticks="40"/>
    <minorFrame barrier="3" subject="lnx" ticks="20"/>
    <minorFrame barrier="none" subject="lnx" ticks="10"/>
    <minorFrame barrier="none" subject="lnx" ticks="10"/>
   </cpu>
   <cpu id="1">
    <minorFrame barrier="1" subject="tau0" ticks="10"/>
    <minorFrame barrier="none" subject="subject2" ticks="30"/>
    <minorFrame barrier="2" subject="tau0" ticks="30"/>
    <minorFrame barrier="3" subject="subject2" ticks="20"/>
    <minorFrame barrier="none" subject="tau0" ticks="20"/>
   </cpu>
   <barriers>
    <barrier id="1" size="2"/>
    <barrier id="2" size="2"/>
    <barrier id="3" size="2"/>
   </barriers>
  </majorFrame>
 </scheduling>
</system>

