23:24:54 INFO  : Registering command handlers for SDK TCF services
23:24:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:24:59 INFO  : XSCT server has started successfully.
23:24:59 INFO  : Successfully done setting XSCT server connection channel  
23:25:11 INFO  : Successfully done setting SDK workspace  
23:25:11 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
23:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
23:28:58 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:13 INFO  : ps7_init is completed.
23:29:13 INFO  : ps7_post_config is completed.
23:29:14 INFO  : Processor reset is completed for ps7_cortexa9_0
23:30:13 INFO  : Processor reset is completed for ps7_cortexa9_0
23:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
23:30:58 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:31:07 INFO  : Processor reset is completed for ps7_cortexa9_0
23:32:36 INFO  : Processor reset is completed for ps7_cortexa9_0
23:35:53 INFO  : Processor reset is completed for ps7_cortexa9_0
23:37:10 INFO  : Processor reset is completed for ps7_cortexa9_0
23:37:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:37:31 INFO  : Registering command handlers for SDK TCF services
08:37:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
08:37:36 INFO  : XSCT server has started successfully.
08:37:50 INFO  : Successfully done setting XSCT server connection channel  
08:37:50 INFO  : Successfully done setting SDK workspace  
08:37:50 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
08:37:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A372A" && level==0} -index 1' command is executed.
08:38:25 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:39:31 INFO  : ps7_init is completed.
08:39:31 INFO  : ps7_post_config is completed.
08:39:31 INFO  : Processor reset is completed for ps7_cortexa9_0
08:45:18 INFO  : Processor reset is completed for ps7_cortexa9_0
08:48:19 INFO  : Processor reset is completed for ps7_cortexa9_0
08:54:46 INFO  : Processor reset is completed for ps7_cortexa9_0
08:55:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:55:21 INFO  : Processor reset is completed for ps7_cortexa9_0
09:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A372A" && level==0} -index 1' command is executed.
09:42:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:14 INFO  : Processor reset is completed for ps7_cortexa9_0
09:43:04 INFO  : Processor reset is completed for ps7_cortexa9_0
09:46:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:38:08 INFO  : Registering command handlers for SDK TCF services
11:38:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
11:38:14 INFO  : XSCT server has started successfully.
11:38:28 INFO  : Successfully done setting XSCT server connection channel  
11:38:28 INFO  : Successfully done setting SDK workspace  
11:38:28 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
11:38:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:38:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637922715157,  Project:1637187860985
11:38:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
11:38:32 INFO  : Copied contents of C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:38:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:38:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Adgang nægtet: "C:/Users/jespe/AppData/Local/Temp\WinSAT"

11:38:41 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

11:38:41 ERROR : Error updating BSP project MSS files.
11:38:42 INFO  : Updating hardware inferred compiler options for nn_embedded.
11:38:42 INFO  : Clearing existing target manager status.
11:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:45 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
11:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:45 INFO  : Unable to read in MSS file C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\nn_embedded_bsp\system.mss : null
11:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:45 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

11:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:50 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
11:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

11:38:50 INFO  : Unable to read in MSS file C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\nn_embedded_bsp\system.mss : null
11:38:50 ERROR : Failed to closesw "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/nn_embedded_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/nn_embedded_bsp/system.mss'.
Design is not opened in the current session.


11:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A6A372A" && level==0} -index 1' command is executed.
11:40:26 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:57 INFO  : ps7_init is completed.
11:40:57 INFO  : ps7_post_config is completed.
11:40:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:47:02 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:47:02 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
11:47:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:30:38 INFO  : Registering command handlers for SDK TCF services
08:30:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
08:30:43 INFO  : XSCT server has started successfully.
08:30:43 INFO  : Successfully done setting XSCT server connection channel  
08:30:56 INFO  : Successfully done setting SDK workspace  
08:30:56 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
08:31:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
