Notice 0: Reading LEF file:  NangateOpenCellLibrary.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  NangateOpenCellLibrary.lef
Info: Added 34 rows of 252 sites.
Running tapcell...
Step 1: Cut rows...
---- Macro blocks found: 0
---- #Original rows: 34
---- #Cut rows: 0
Step 2: Insert endcaps...
---- #Endcaps inserted: 68
Step 3: Insert tapcells...
---- #Tapcells inserted: 0
Running tapcell... Done!
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: gcd_pdn.cfg
[INFO] [PDNG-0008] Design Name is gcd
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 40.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
Startpoint: _878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _878_/CK (DFF_X1)
   0.08    0.08 ^ _878_/Q (DFF_X1)
   0.10    0.18 ^ _752_/Z (BUF_X1)
   0.06    0.24 ^ _540_/ZN (XNOR2_X2)
   0.02    0.27 v _562_/ZN (AOI21_X4)
   0.01    0.28 ^ _568_/ZN (INV_X4)
   0.01    0.29 v _579_/ZN (NAND2_X2)
   0.02    0.31 ^ _580_/ZN (NAND2_X4)
   0.01    0.33 v _611_/ZN (NAND2_X2)
   0.02    0.35 ^ _614_/ZN (NAND2_X2)
   0.03    0.38 ^ _647_/ZN (AND2_X2)
   0.01    0.38 v _648_/ZN (INV_X2)
   0.03    0.41 v _651_/ZN (AND3_X4)
   0.06    0.47 v _665_/ZN (OR3_X4)
   0.03    0.49 ^ _669_/ZN (AOI21_X4)
   0.01    0.50 v _676_/ZN (NOR2_X2)
   0.04    0.54 v _677_/ZN (XNOR2_X1)
   0.03    0.57 v _678_/ZN (AND2_X2)
   0.03    0.60 ^ _681_/ZN (OAI21_X1)
   0.02    0.62 v _682_/ZN (OAI21_X1)
   0.03    0.64 v _810_/Z (BUF_X1)
   0.00    0.64 v _876_/D (DFF_X1)
           0.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           9.32   slack (MET)


[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] NumInstances = 523
[INFO] NumPlaceInstances = 455
[INFO] NumFixedInstances = 68
[INFO] NumDummyInstances = 0
[INFO] NumNets = 526
[INFO] NumPins = 1446
[INFO] DieAreaLxLy = (0, -170)
[INFO] DieAreaUxUy = (180120, 179200)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] CoreArea = 9116352000
[INFO] NonPlaceInstsArea = 72352000
[INFO] PlaceInstsArea = 2756824000
[INFO] Util(%) = 30.482355
[INFO] StdInstsArea = 2756824000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 9.6594e-08 HPWL: 8214580
[InitialPlace]  Iter: 2 CG Error: 1.0926e-07 HPWL: 7101653
[InitialPlace]  Iter: 3 CG Error: 8.263e-08 HPWL: 7093921
[InitialPlace]  Iter: 4 CG Error: 1.18783e-07 HPWL: 7101443
[InitialPlace]  Iter: 5 CG Error: 6.51078e-08 HPWL: 7106531
[INFO] FillerInit: NumGCells = 1093
[INFO] FillerInit: NumGNets = 526
[INFO] FillerInit: NumGPins = 1446
[INFO] TargetDensity = 0.700000
[INFO] AveragePlaceInstArea = 6058953
[INFO] IdealBinArea = 8655647
[INFO] IdealBinCnt = 1053
[INFO] TotalBinArea = 9116352000
[INFO] BinCnt = (32, 32)
[INFO] BinSize = (2993, 2975)
[INFO] NumBins = 1024
[NesterovSolve] Iter: 1 overflow: 0.906791 HPWL: 4429238
[NesterovSolve] Iter: 10 overflow: 0.753768 HPWL: 5770384
[NesterovSolve] Iter: 20 overflow: 0.750771 HPWL: 5758060
[NesterovSolve] Iter: 30 overflow: 0.752917 HPWL: 5753428
[NesterovSolve] Iter: 40 overflow: 0.752852 HPWL: 5756890
[NesterovSolve] Iter: 50 overflow: 0.752928 HPWL: 5755553
[NesterovSolve] Iter: 60 overflow: 0.752752 HPWL: 5755858
[NesterovSolve] Iter: 70 overflow: 0.752726 HPWL: 5755200
[NesterovSolve] Iter: 80 overflow: 0.752661 HPWL: 5755623
[NesterovSolve] Iter: 90 overflow: 0.752429 HPWL: 5757288
[NesterovSolve] Iter: 100 overflow: 0.752049 HPWL: 5759683
[NesterovSolve] Iter: 110 overflow: 0.751516 HPWL: 5762869
[NesterovSolve] Iter: 120 overflow: 0.750695 HPWL: 5768163
[NesterovSolve] Iter: 130 overflow: 0.749423 HPWL: 5778242
[NesterovSolve] Iter: 140 overflow: 0.747344 HPWL: 5793149
[NesterovSolve] Iter: 150 overflow: 0.744763 HPWL: 5814417
[NesterovSolve] Iter: 160 overflow: 0.740982 HPWL: 5842552
[NesterovSolve] Iter: 170 overflow: 0.732818 HPWL: 5873575
[NesterovSolve] Iter: 180 overflow: 0.721352 HPWL: 5914095
[NesterovSolve] Iter: 190 overflow: 0.708546 HPWL: 5984982
[NesterovSolve] Iter: 200 overflow: 0.68602 HPWL: 6054958
[NesterovSolve] Iter: 210 overflow: 0.658453 HPWL: 6134799
[NesterovSolve] Iter: 220 overflow: 0.622935 HPWL: 6214853
[NesterovSolve] Iter: 230 overflow: 0.584669 HPWL: 6295267
[NesterovSolve] Iter: 240 overflow: 0.537367 HPWL: 6345343
[NesterovSolve] Iter: 250 overflow: 0.488582 HPWL: 6401654
[NesterovSolve] Iter: 260 overflow: 0.444064 HPWL: 6427821
[NesterovSolve] Iter: 270 overflow: 0.384923 HPWL: 6410258
[NesterovSolve] Iter: 280 overflow: 0.343016 HPWL: 6451461
[NesterovSolve] Iter: 290 overflow: 0.321792 HPWL: 6481052
[NesterovSolve] Iter: 300 overflow: 0.288654 HPWL: 6524009
[NesterovSolve] Iter: 310 overflow: 0.25761 HPWL: 6569962
[NesterovSolve] Iter: 320 overflow: 0.226288 HPWL: 6605713
[NesterovSolve] Iter: 330 overflow: 0.201677 HPWL: 6637741
[NesterovSolve] Iter: 340 overflow: 0.176554 HPWL: 6668716
[NesterovSolve] Iter: 350 overflow: 0.148973 HPWL: 6694027
[NesterovSolve] Iter: 360 overflow: 0.126424 HPWL: 6706500
[NesterovSolve] Iter: 370 overflow: 0.108432 HPWL: 6729843
[NesterovSolve] Iter: 380 overflow: 0.0978343 HPWL: 6754487
[NesterovSolve] Finished with Overflow: 0.0978343
Resized 195 instances.
Inserted 0 hold buffers.
Warning: found 16 floatiing nets.
 _422_
 _423_
 _424_
 _425_
 _426_
 _427_
 _428_
 _429_
 _430_
 _431_
 _432_
 _433_
 _434_
 _435_
 _436_
 _437_
Design area 2628 u^2 29% utilization.
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "nangate45.lut"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "nangate45.sol_list"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 Using OpenSTA to find clock roots.
 Looking for clock sources...
    Clock names: clk 
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Number of user-input clocks: 1 ( "clk" )
 Looking for clock nets in the design
 Net "clk" found
clk
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 35
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(16262, 15776), (86455, 67848)]
 Normalized sink region: [(0.8131, 0.7888), (4.32275, 3.3924)]
    Width:  3.50965
    Height: 2.6036
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 18
    Sub-region size: 1.75483 X 2.6036
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 9
    Sub-region size: 1.75483 X 1.3018
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 35
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 20168.3 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 7 clock buffers.
    Created 7 clock nets.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances           530
multi row instances         0
fixed instances            68
nets                      535
design area            2279.1 u^2
fixed area               18.1 u^2
movable area            645.6 u^2
utilization                29 %
utilization padded         77 %
rows                       34
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     3233.2 u
average displacement      6.1 u
max displacement         30.4 u
original HPWL          3753.0 u
legalized HPWL         8401.9 u
delta HPWL                124 %

Placed 868 filler instances.
Startpoint: _884_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _872_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _884_/CK (DFF_X1)
   0.08    0.08 ^ _884_/Q (DFF_X1)
   0.04    0.13 ^ _740_/Z (BUF_X1)
   0.05    0.17 ^ _470_/ZN (XNOR2_X2)
   0.06    0.23 ^ _472_/ZN (AND2_X1)
   0.02    0.25 v _479_/ZN (NAND3_X1)
   0.07    0.32 v _485_/ZN (OR3_X1)
   0.02    0.34 ^ _500_/ZN (NAND3_X1)
   0.01    0.35 v _516_/ZN (NAND2_X1)
   0.04    0.39 v _530_/ZN (AND4_X1)
   0.05    0.43 ^ _543_/ZN (AOI21_X1)
   0.04    0.47 v _544_/ZN (NAND2_X1)
   0.06    0.53 v _545_/ZN (OR2_X2)
   0.04    0.57 v _546_/Z (BUF_X2)
   0.03    0.60 ^ _638_/ZN (OAI21_X1)
   0.02    0.62 v _645_/ZN (OAI21_X1)
   0.02    0.64 ^ _646_/ZN (OAI21_X1)
   0.03    0.67 ^ _798_/Z (CLKBUF_X1)
   0.00    0.67 ^ _872_/D (DFF_X1)
           0.67   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _872_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -0.67   data arrival time
---------------------------------------------------------
           9.30   slack (MET)


