{
  "Top": "Gemv_Test",
  "RtlTop": "Gemv_Test",
  "RtlPrefix": "",
  "RtlSubPrefix": "Gemv_Test_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "weight_mem0": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_mem0",
          "name": "weight_mem0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_mem1": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_mem1",
          "name": "weight_mem1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_mem2": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_mem2",
          "name": "weight_mem2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_mem3": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_mem3",
          "name": "weight_mem3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "scale_mem": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "scale_mem",
          "name": "scale_mem",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "input_buffer": {
      "index": "6",
      "direction": "in",
      "srcType": "__fp16*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "input_buffer",
          "name": "input_buffer",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias_buffer": {
      "index": "7",
      "direction": "in",
      "srcType": "__fp16*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "bias_buffer",
          "name": "bias_buffer",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_buffer": {
      "index": "8",
      "direction": "unused",
      "srcType": "__fp16*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "output_buffer",
          "name": "output_buffer",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rows": {
      "index": "9",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "rows",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "10",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "cols",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_offset": {
      "index": "11",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "weight_offset",
          "name": "weight_offset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "scale_offset": {
      "index": "12",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "scale_offset",
          "name": "scale_offset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias_offset": {
      "index": "13",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "bias_offset",
          "name": "bias_offset",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Gemv_Test"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "33154",
    "Latency": "33175"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Gemv_Test",
    "Version": "1.0",
    "DisplayName": "Gemv_test",
    "Revision": "2114398904",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Gemv_Test_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/common\/params.h",
      "..\/..\/..\/src\/include\/Mul_Adder_Tree_128.h",
      "..\/..\/..\/src\/include\/weight_loader.h",
      "..\/..\/..\/src\/main\/Mul_Adder_Tree_128.cpp",
      "..\/..\/..\/src\/main\/weight_loader.cpp",
      "..\/..\/..\/src\/include\/scale_loader_distributor.h",
      "..\/..\/..\/src\/main\/scale_loader_distributor.cpp",
      "..\/..\/..\/src\/include\/Accumulator_Quantizer.h",
      "..\/..\/..\/src\/include\/Bias_Merger.h",
      "..\/..\/..\/src\/include\/Gemv_Test.h",
      "..\/..\/..\/src\/include\/Scale_Loader_Distributor.h",
      "..\/..\/..\/src\/include\/Stream_Copy.h",
      "..\/..\/..\/src\/include\/Weight_Loader.h",
      "..\/..\/..\/src\/main\/Accumulator_Quantizer.cpp",
      "..\/..\/..\/src\/main\/Bias_Merger.cpp",
      "..\/..\/..\/src\/main\/Gemv_Test.cpp",
      "..\/..\/..\/src\/main\/Scale_Loader_Distributor.cpp",
      "..\/..\/..\/src\/main\/Stream_Copy.cpp",
      "..\/..\/..\/src\/main\/Weight_Loader.cpp"
    ],
    "TestBench": ["..\/..\/..\/src\/testbench\/Gemv_Test\/tb_Gemv_Test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_5.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_7.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_9.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2.vhd",
      "impl\/vhdl\/Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2.vhd",
      "impl\/vhdl\/Gemv_Test_Bias_Merger.vhd",
      "impl\/vhdl\/Gemv_Test_Bias_Merger_Pipeline_VITIS_LOOP_14_1.vhd",
      "impl\/vhdl\/Gemv_Test_bitselect_1ns_32ns_5ns_1_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_bitselect_1ns_54ns_6ns_1_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_Block_entry_proc.vhd",
      "impl\/vhdl\/Gemv_Test_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_entry_proc.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w16_d6_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d2_S_x2.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w64_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w64_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w128_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w128_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w128_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w256_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w256_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w256_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w256_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d2_S_x2.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w512_d3_A.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w1024_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w1024_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w1024_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w1024_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w2048_d2_S.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w2048_d2_S_x.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w2048_d2_S_x0.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w2048_d2_S_x1.vhd",
      "impl\/vhdl\/Gemv_Test_fifo_w2048_d2_S_x2.vhd",
      "impl\/vhdl\/Gemv_Test_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1.vhd",
      "impl\/vhdl\/Gemv_Test_hmul_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/Gemv_Test_hptodp_16ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/Gemv_Test_mul_29ns_24ns_53_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_mul_32s_32s_64_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_6.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_1.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_17.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul.vhd",
      "impl\/vhdl\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul.vhd",
      "impl\/vhdl\/Gemv_Test_Scale_Loader_Distributor.vhd",
      "impl\/vhdl\/Gemv_Test_Scale_Loader_Distributor_Pipeline_load_from_hbm.vhd",
      "impl\/vhdl\/Gemv_Test_sitofp_32s_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/Gemv_Test_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/Gemv_Test_sptohp_32ns_16_1_no_dsp_1.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Accumulator_Quantizer_5_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Accumulator_Quantizer_7_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Accumulator_Quantizer_9_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Accumulator_Quantizer_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Bias_Merger_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_4_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_6_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_8_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_U0.vhd",
      "impl\/vhdl\/Gemv_Test_start_for_Mul_Adder_Tree_128_U0.vhd",
      "impl\/vhdl\/Gemv_Test_Stream_Copy.vhd",
      "impl\/vhdl\/Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_1.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_1_Pipeline_VITIS_LOOP_9_1.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_2.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_3.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1.vhd",
      "impl\/vhdl\/Gemv_Test_Weight_Loader_Pipeline_VITIS_LOOP_9_1.vhd",
      "impl\/vhdl\/Gemv_Test.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_5.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_7.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_9.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2.v",
      "impl\/verilog\/Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2.v",
      "impl\/verilog\/Gemv_Test_Bias_Merger.v",
      "impl\/verilog\/Gemv_Test_Bias_Merger_Pipeline_VITIS_LOOP_14_1.v",
      "impl\/verilog\/Gemv_Test_bitselect_1ns_32ns_5ns_1_1_1.v",
      "impl\/verilog\/Gemv_Test_bitselect_1ns_54ns_6ns_1_1_1.v",
      "impl\/verilog\/Gemv_Test_Block_entry_proc.v",
      "impl\/verilog\/Gemv_Test_ctlz_32_32_1_1.v",
      "impl\/verilog\/Gemv_Test_entry_proc.v",
      "impl\/verilog\/Gemv_Test_fifo_w16_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w16_d6_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d2_S_x2.v",
      "impl\/verilog\/Gemv_Test_fifo_w32_d4_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w64_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w64_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w64_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w64_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w128_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w128_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w128_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w128_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w256_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w256_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w256_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w256_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d2_S_x2.v",
      "impl\/verilog\/Gemv_Test_fifo_w512_d3_A.v",
      "impl\/verilog\/Gemv_Test_fifo_w1024_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w1024_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w1024_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w1024_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w2048_d2_S.v",
      "impl\/verilog\/Gemv_Test_fifo_w2048_d2_S_x.v",
      "impl\/verilog\/Gemv_Test_fifo_w2048_d2_S_x0.v",
      "impl\/verilog\/Gemv_Test_fifo_w2048_d2_S_x1.v",
      "impl\/verilog\/Gemv_Test_fifo_w2048_d2_S_x2.v",
      "impl\/verilog\/Gemv_Test_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1.v",
      "impl\/verilog\/Gemv_Test_hmul_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/Gemv_Test_hptodp_16ns_64_1_no_dsp_1.v",
      "impl\/verilog\/Gemv_Test_mul_29ns_24ns_53_1_1.v",
      "impl\/verilog\/Gemv_Test_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/Gemv_Test_mul_32s_32s_64_1_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_6.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_1.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_17.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul.v",
      "impl\/verilog\/Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul.v",
      "impl\/verilog\/Gemv_Test_Scale_Loader_Distributor.v",
      "impl\/verilog\/Gemv_Test_Scale_Loader_Distributor_Pipeline_load_from_hbm.v",
      "impl\/verilog\/Gemv_Test_sitofp_32s_32_3_no_dsp_1.v",
      "impl\/verilog\/Gemv_Test_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/Gemv_Test_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/Gemv_Test_sptohp_32ns_16_1_no_dsp_1.v",
      "impl\/verilog\/Gemv_Test_start_for_Accumulator_Quantizer_5_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Accumulator_Quantizer_7_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Accumulator_Quantizer_9_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Accumulator_Quantizer_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Bias_Merger_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_4_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_6_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_8_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_U0.v",
      "impl\/verilog\/Gemv_Test_start_for_Mul_Adder_Tree_128_U0.v",
      "impl\/verilog\/Gemv_Test_Stream_Copy.v",
      "impl\/verilog\/Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_1.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_1_Pipeline_VITIS_LOOP_9_1.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_2.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_3.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1.v",
      "impl\/verilog\/Gemv_Test_Weight_Loader_Pipeline_VITIS_LOOP_9_1.v",
      "impl\/verilog\/Gemv_Test.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1_ip.tcl",
      "impl\/misc\/Gemv_Test_hmul_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/Gemv_Test_hptodp_16ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Gemv_Test_sitofp_32s_32_3_no_dsp_1_ip.tcl",
      "impl\/misc\/Gemv_Test_sptohp_32ns_16_1_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Gemv_Test.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Gemv_Test_hmul_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Gemv_Test_hmul_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Gemv_Test_hptodp_16ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Gemv_Test_hptodp_16ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Gemv_Test_sitofp_32s_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Gemv_Test_sitofp_32s_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Gemv_Test_sptohp_32ns_16_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name Gemv_Test_sptohp_32ns_16_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "weight_mem0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"weight_mem0": "DATA"},
      "ports": ["weight_mem0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_mem0"
        }]
    },
    "weight_mem1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"weight_mem1": "DATA"},
      "ports": ["weight_mem1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_mem1"
        }]
    },
    "weight_mem2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"weight_mem2": "DATA"},
      "ports": ["weight_mem2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_mem2"
        }]
    },
    "weight_mem3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"weight_mem3": "DATA"},
      "ports": ["weight_mem3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_mem3"
        }]
    },
    "scale_mem": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"scale_mem": "DATA"},
      "ports": ["scale_mem"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "scale_mem"
        }]
    },
    "out_stream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "out_stream_",
      "portMap": {
        "out_stream_din": "WR_DATA",
        "out_stream_full_n": "FULL_N",
        "out_stream_write": "WR_EN"
      },
      "ports": [
        "out_stream_din",
        "out_stream_full_n",
        "out_stream_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "out_stream"
        }]
    },
    "input_buffer": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_buffer": "DATA"},
      "ports": ["input_buffer"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_buffer"
        }]
    },
    "bias_buffer": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"bias_buffer": "DATA"},
      "ports": ["bias_buffer"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bias_buffer"
        }]
    },
    "output_buffer": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"output_buffer": "DATA"},
      "ports": ["output_buffer"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_buffer"
        }]
    },
    "rows": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rows": "DATA"},
      "ports": ["rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rows"
        }]
    },
    "cols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"cols": "DATA"},
      "ports": ["cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cols"
        }]
    },
    "weight_offset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"weight_offset": "DATA"},
      "ports": ["weight_offset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "weight_offset"
        }]
    },
    "scale_offset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"scale_offset": "DATA"},
      "ports": ["scale_offset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "scale_offset"
        }]
    },
    "bias_offset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"bias_offset": "DATA"},
      "ports": ["bias_offset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bias_offset"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "weight_mem0": {
      "dir": "in",
      "width": "512"
    },
    "weight_mem1": {
      "dir": "in",
      "width": "512"
    },
    "weight_mem2": {
      "dir": "in",
      "width": "512"
    },
    "weight_mem3": {
      "dir": "in",
      "width": "512"
    },
    "scale_mem": {
      "dir": "in",
      "width": "512"
    },
    "out_stream_din": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_write": {
      "dir": "out",
      "width": "1"
    },
    "input_buffer": {
      "dir": "in",
      "width": "16"
    },
    "bias_buffer": {
      "dir": "in",
      "width": "16"
    },
    "output_buffer": {
      "dir": "in",
      "width": "16"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    },
    "weight_offset": {
      "dir": "in",
      "width": "32"
    },
    "scale_offset": {
      "dir": "in",
      "width": "32"
    },
    "bias_offset": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Gemv_Test",
      "BindInstances": "weight_mem0_c_U weight_mem1_c_U weight_mem2_c_U weight_mem3_c_U scale_mem_c_U bias_buffer_c_U rows_c1_U rows_c2_U rows_c3_U rows_c4_U cols_c_U cols_c5_U cols_c6_U cols_c7_U mul_loc_c11_channel_U mul_loc_c12_channel_U mul_loc_c13_channel_U mul_loc_c14_channel_U mul_loc_c15_channel_U weight_streams_U mul_loc_c10_U weight_streams_1_U mul_loc_c9_U weight_streams_2_U mul_loc_c8_U weight_streams_3_U mul_loc_c_U scale_dispacher_U scale_dispacher_1_U scale_dispacher_2_U scale_dispacher_3_U dispacher_0_U dispacher_1_U dispacher_2_U dispacher_3_U adder_tree_output_U dequantized_output_U rows_c_U adder_tree_output_1_U dequantized_output_1_U adder_tree_output_2_U dequantized_output_2_U adder_tree_output_3_U dequantized_output_3_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry_proc",
          "InstanceName": "Block_entry_proc_U0",
          "BindInstances": "mul_32s_32s_32_1_1_U13"
        },
        {
          "ModuleName": "Weight_Loader",
          "InstanceName": "Weight_Loader_U0",
          "BindInstances": "sub_ln59_fu_96_p2 sub_ln59_4_fu_112_p2 Iterations_fu_128_p3",
          "Instances": [{
              "ModuleName": "Weight_Loader_Pipeline_VITIS_LOOP_9_1",
              "InstanceName": "grp_Weight_Loader_Pipeline_VITIS_LOOP_9_1_fu_74",
              "BindInstances": "icmp_ln9_fu_81_p2 add_ln9_fu_87_p2"
            }]
        },
        {
          "ModuleName": "Weight_Loader_1",
          "InstanceName": "Weight_Loader_1_U0",
          "BindInstances": "sub_ln59_fu_96_p2 sub_ln59_3_fu_112_p2 Iterations_fu_128_p3",
          "Instances": [{
              "ModuleName": "Weight_Loader_1_Pipeline_VITIS_LOOP_9_1",
              "InstanceName": "grp_Weight_Loader_1_Pipeline_VITIS_LOOP_9_1_fu_74",
              "BindInstances": "icmp_ln9_fu_81_p2 add_ln9_fu_87_p2"
            }]
        },
        {
          "ModuleName": "Weight_Loader_2",
          "InstanceName": "Weight_Loader_2_U0",
          "BindInstances": "sub_ln59_fu_96_p2 sub_ln59_2_fu_112_p2 Iterations_fu_128_p3",
          "Instances": [{
              "ModuleName": "Weight_Loader_2_Pipeline_VITIS_LOOP_9_1",
              "InstanceName": "grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74",
              "BindInstances": "icmp_ln9_fu_81_p2 add_ln9_fu_87_p2"
            }]
        },
        {
          "ModuleName": "Weight_Loader_3",
          "InstanceName": "Weight_Loader_3_U0",
          "BindInstances": "sub_ln59_fu_96_p2 sub_ln59_1_fu_112_p2 Iterations_fu_128_p3",
          "Instances": [{
              "ModuleName": "Weight_Loader_3_Pipeline_VITIS_LOOP_9_1",
              "InstanceName": "grp_Weight_Loader_3_Pipeline_VITIS_LOOP_9_1_fu_74",
              "BindInstances": "icmp_ln9_fu_81_p2 add_ln9_fu_87_p2"
            }]
        },
        {
          "ModuleName": "Scale_Loader_Distributor",
          "InstanceName": "Scale_Loader_Distributor_U0",
          "BindInstances": "sub_ln61_fu_139_p2 sub_ln61_1_fu_155_p2 Iterations_fu_171_p3",
          "Instances": [{
              "ModuleName": "Scale_Loader_Distributor_Pipeline_load_from_hbm",
              "InstanceName": "grp_Scale_Loader_Distributor_Pipeline_load_from_hbm_fu_100",
              "BindInstances": "icmp_ln24_fu_230_p2 add_ln24_fu_236_p2"
            }]
        },
        {
          "ModuleName": "Stream_Copy",
          "InstanceName": "Stream_Copy_U0",
          "BindInstances": "sub_ln73_fu_97_p2 sub_ln73_1_fu_113_p2 rows_1_fu_129_p3 sub_ln73_2_fu_149_p2 sub_ln73_3_fu_165_p2 cols_1_fu_181_p3 empty_fu_193_p2 smax_fu_199_p3 empty_1097_fu_207_p2 smax3_fu_213_p3 mul_29ns_24ns_53_1_1_U87",
          "Instances": [{
              "ModuleName": "Stream_Copy_Pipeline_row_loop_col_loop",
              "InstanceName": "grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68",
              "BindInstances": "icmp_ln11_fu_154_p2 add_ln11_fu_159_p2 icmp_ln14_fu_165_p2 xor_ln11_fu_170_p2 or_ln11_fu_176_p2 add_ln14_fu_187_p2 select_ln14_fu_193_p3"
            }]
        },
        {
          "ModuleName": "Mul_Adder_Tree_128",
          "InstanceName": "Mul_Adder_Tree_128_U0",
          "BindInstances": "pass_128_i_U mul_loc_c6_U pass_64_i_U mul_loc_c5_U pass_32_i_U mul_loc_c4_U pass_16_i_U mul_loc_c3_U pass_8_i_U mul_loc_c2_U pass_4_i_U mul_loc_c1_U pass_2_i_U mul_loc_c_U",
          "Instances": [
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_1",
              "InstanceName": "Mul_Adder_Tree_128_Loop_mul_proc_1_U0",
              "BindInstances": "sub_ln59_fu_93_p2 sub_ln59_7_fu_109_p2 select_ln59_fu_125_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul_fu_68",
                  "BindInstances": "icmp_ln63_fu_2205_p2 add_ln63_fu_2211_p2 sitofp_32s_32_3_no_dsp_1_U96 sptohp_32ns_16_1_no_dsp_1_U224 hmul_16ns_16ns_16_1_full_dsp_1_U352 sitofp_32s_32_3_no_dsp_1_U97 sptohp_32ns_16_1_no_dsp_1_U225 hmul_16ns_16ns_16_1_full_dsp_1_U353 sitofp_32s_32_3_no_dsp_1_U98 sptohp_32ns_16_1_no_dsp_1_U226 hmul_16ns_16ns_16_1_full_dsp_1_U354 sitofp_32s_32_3_no_dsp_1_U99 sptohp_32ns_16_1_no_dsp_1_U227 hmul_16ns_16ns_16_1_full_dsp_1_U355 sitofp_32s_32_3_no_dsp_1_U100 sptohp_32ns_16_1_no_dsp_1_U228 hmul_16ns_16ns_16_1_full_dsp_1_U356 sitofp_32s_32_3_no_dsp_1_U101 sptohp_32ns_16_1_no_dsp_1_U229 hmul_16ns_16ns_16_1_full_dsp_1_U357 sitofp_32s_32_3_no_dsp_1_U102 sptohp_32ns_16_1_no_dsp_1_U230 hmul_16ns_16ns_16_1_full_dsp_1_U358 sitofp_32s_32_3_no_dsp_1_U103 sptohp_32ns_16_1_no_dsp_1_U231 hmul_16ns_16ns_16_1_full_dsp_1_U359 sitofp_32s_32_3_no_dsp_1_U104 sptohp_32ns_16_1_no_dsp_1_U232 hmul_16ns_16ns_16_1_full_dsp_1_U360 sitofp_32s_32_3_no_dsp_1_U105 sptohp_32ns_16_1_no_dsp_1_U233 hmul_16ns_16ns_16_1_full_dsp_1_U361 sitofp_32s_32_3_no_dsp_1_U106 sptohp_32ns_16_1_no_dsp_1_U234 hmul_16ns_16ns_16_1_full_dsp_1_U362 sitofp_32s_32_3_no_dsp_1_U107 sptohp_32ns_16_1_no_dsp_1_U235 hmul_16ns_16ns_16_1_full_dsp_1_U363 sitofp_32s_32_3_no_dsp_1_U108 sptohp_32ns_16_1_no_dsp_1_U236 hmul_16ns_16ns_16_1_full_dsp_1_U364 sitofp_32s_32_3_no_dsp_1_U109 sptohp_32ns_16_1_no_dsp_1_U237 hmul_16ns_16ns_16_1_full_dsp_1_U365 sitofp_32s_32_3_no_dsp_1_U110 sptohp_32ns_16_1_no_dsp_1_U238 hmul_16ns_16ns_16_1_full_dsp_1_U366 sitofp_32s_32_3_no_dsp_1_U111 sptohp_32ns_16_1_no_dsp_1_U239 hmul_16ns_16ns_16_1_full_dsp_1_U367 sitofp_32s_32_3_no_dsp_1_U112 sptohp_32ns_16_1_no_dsp_1_U240 hmul_16ns_16ns_16_1_full_dsp_1_U368 sitofp_32s_32_3_no_dsp_1_U113 sptohp_32ns_16_1_no_dsp_1_U241 hmul_16ns_16ns_16_1_full_dsp_1_U369 sitofp_32s_32_3_no_dsp_1_U114 sptohp_32ns_16_1_no_dsp_1_U242 hmul_16ns_16ns_16_1_full_dsp_1_U370 sitofp_32s_32_3_no_dsp_1_U115 sptohp_32ns_16_1_no_dsp_1_U243 hmul_16ns_16ns_16_1_full_dsp_1_U371 sitofp_32s_32_3_no_dsp_1_U116 sptohp_32ns_16_1_no_dsp_1_U244 hmul_16ns_16ns_16_1_full_dsp_1_U372 sitofp_32s_32_3_no_dsp_1_U117 sptohp_32ns_16_1_no_dsp_1_U245 hmul_16ns_16ns_16_1_full_dsp_1_U373 sitofp_32s_32_3_no_dsp_1_U118 sptohp_32ns_16_1_no_dsp_1_U246 hmul_16ns_16ns_16_1_full_dsp_1_U374 sitofp_32s_32_3_no_dsp_1_U119 sptohp_32ns_16_1_no_dsp_1_U247 hmul_16ns_16ns_16_1_full_dsp_1_U375 sitofp_32s_32_3_no_dsp_1_U120 sptohp_32ns_16_1_no_dsp_1_U248 hmul_16ns_16ns_16_1_full_dsp_1_U376 sitofp_32s_32_3_no_dsp_1_U121 sptohp_32ns_16_1_no_dsp_1_U249 hmul_16ns_16ns_16_1_full_dsp_1_U377 sitofp_32s_32_3_no_dsp_1_U122 sptohp_32ns_16_1_no_dsp_1_U250 hmul_16ns_16ns_16_1_full_dsp_1_U378 sitofp_32s_32_3_no_dsp_1_U123 sptohp_32ns_16_1_no_dsp_1_U251 hmul_16ns_16ns_16_1_full_dsp_1_U379 sitofp_32s_32_3_no_dsp_1_U124 sptohp_32ns_16_1_no_dsp_1_U252 hmul_16ns_16ns_16_1_full_dsp_1_U380 sitofp_32s_32_3_no_dsp_1_U125 sptohp_32ns_16_1_no_dsp_1_U253 hmul_16ns_16ns_16_1_full_dsp_1_U381 sitofp_32s_32_3_no_dsp_1_U126 sptohp_32ns_16_1_no_dsp_1_U254 hmul_16ns_16ns_16_1_full_dsp_1_U382 sitofp_32s_32_3_no_dsp_1_U127 sptohp_32ns_16_1_no_dsp_1_U255 hmul_16ns_16ns_16_1_full_dsp_1_U383 sitofp_32s_32_3_no_dsp_1_U128 sptohp_32ns_16_1_no_dsp_1_U256 hmul_16ns_16ns_16_1_full_dsp_1_U384 sitofp_32s_32_3_no_dsp_1_U129 sptohp_32ns_16_1_no_dsp_1_U257 hmul_16ns_16ns_16_1_full_dsp_1_U385 sitofp_32s_32_3_no_dsp_1_U130 sptohp_32ns_16_1_no_dsp_1_U258 hmul_16ns_16ns_16_1_full_dsp_1_U386 sitofp_32s_32_3_no_dsp_1_U131 sptohp_32ns_16_1_no_dsp_1_U259 hmul_16ns_16ns_16_1_full_dsp_1_U387 sitofp_32s_32_3_no_dsp_1_U132 sptohp_32ns_16_1_no_dsp_1_U260 hmul_16ns_16ns_16_1_full_dsp_1_U388 sitofp_32s_32_3_no_dsp_1_U133 sptohp_32ns_16_1_no_dsp_1_U261 hmul_16ns_16ns_16_1_full_dsp_1_U389 sitofp_32s_32_3_no_dsp_1_U134 sptohp_32ns_16_1_no_dsp_1_U262 hmul_16ns_16ns_16_1_full_dsp_1_U390 sitofp_32s_32_3_no_dsp_1_U135 sptohp_32ns_16_1_no_dsp_1_U263 hmul_16ns_16ns_16_1_full_dsp_1_U391 sitofp_32s_32_3_no_dsp_1_U136 sptohp_32ns_16_1_no_dsp_1_U264 hmul_16ns_16ns_16_1_full_dsp_1_U392 sitofp_32s_32_3_no_dsp_1_U137 sptohp_32ns_16_1_no_dsp_1_U265 hmul_16ns_16ns_16_1_full_dsp_1_U393 sitofp_32s_32_3_no_dsp_1_U138 sptohp_32ns_16_1_no_dsp_1_U266 hmul_16ns_16ns_16_1_full_dsp_1_U394 sitofp_32s_32_3_no_dsp_1_U139 sptohp_32ns_16_1_no_dsp_1_U267 hmul_16ns_16ns_16_1_full_dsp_1_U395 sitofp_32s_32_3_no_dsp_1_U140 sptohp_32ns_16_1_no_dsp_1_U268 hmul_16ns_16ns_16_1_full_dsp_1_U396 sitofp_32s_32_3_no_dsp_1_U141 sptohp_32ns_16_1_no_dsp_1_U269 hmul_16ns_16ns_16_1_full_dsp_1_U397 sitofp_32s_32_3_no_dsp_1_U142 sptohp_32ns_16_1_no_dsp_1_U270 hmul_16ns_16ns_16_1_full_dsp_1_U398 sitofp_32s_32_3_no_dsp_1_U143 sptohp_32ns_16_1_no_dsp_1_U271 hmul_16ns_16ns_16_1_full_dsp_1_U399 sitofp_32s_32_3_no_dsp_1_U144 sptohp_32ns_16_1_no_dsp_1_U272 hmul_16ns_16ns_16_1_full_dsp_1_U400 sitofp_32s_32_3_no_dsp_1_U145 sptohp_32ns_16_1_no_dsp_1_U273 hmul_16ns_16ns_16_1_full_dsp_1_U401 sitofp_32s_32_3_no_dsp_1_U146 sptohp_32ns_16_1_no_dsp_1_U274 hmul_16ns_16ns_16_1_full_dsp_1_U402 sitofp_32s_32_3_no_dsp_1_U147 sptohp_32ns_16_1_no_dsp_1_U275 hmul_16ns_16ns_16_1_full_dsp_1_U403 sitofp_32s_32_3_no_dsp_1_U148 sptohp_32ns_16_1_no_dsp_1_U276 hmul_16ns_16ns_16_1_full_dsp_1_U404 sitofp_32s_32_3_no_dsp_1_U149 sptohp_32ns_16_1_no_dsp_1_U277 hmul_16ns_16ns_16_1_full_dsp_1_U405 sitofp_32s_32_3_no_dsp_1_U150 sptohp_32ns_16_1_no_dsp_1_U278 hmul_16ns_16ns_16_1_full_dsp_1_U406 sitofp_32s_32_3_no_dsp_1_U151 sptohp_32ns_16_1_no_dsp_1_U279 hmul_16ns_16ns_16_1_full_dsp_1_U407 sitofp_32s_32_3_no_dsp_1_U152 sptohp_32ns_16_1_no_dsp_1_U280 hmul_16ns_16ns_16_1_full_dsp_1_U408 sitofp_32s_32_3_no_dsp_1_U153 sptohp_32ns_16_1_no_dsp_1_U281 hmul_16ns_16ns_16_1_full_dsp_1_U409 sitofp_32s_32_3_no_dsp_1_U154 sptohp_32ns_16_1_no_dsp_1_U282 hmul_16ns_16ns_16_1_full_dsp_1_U410 sitofp_32s_32_3_no_dsp_1_U155 sptohp_32ns_16_1_no_dsp_1_U283 hmul_16ns_16ns_16_1_full_dsp_1_U411 sitofp_32s_32_3_no_dsp_1_U156 sptohp_32ns_16_1_no_dsp_1_U284 hmul_16ns_16ns_16_1_full_dsp_1_U412 sitofp_32s_32_3_no_dsp_1_U157 sptohp_32ns_16_1_no_dsp_1_U285 hmul_16ns_16ns_16_1_full_dsp_1_U413 sitofp_32s_32_3_no_dsp_1_U158 sptohp_32ns_16_1_no_dsp_1_U286 hmul_16ns_16ns_16_1_full_dsp_1_U414 sitofp_32s_32_3_no_dsp_1_U159 sptohp_32ns_16_1_no_dsp_1_U287 hmul_16ns_16ns_16_1_full_dsp_1_U415 sitofp_32s_32_3_no_dsp_1_U160 sptohp_32ns_16_1_no_dsp_1_U288 hmul_16ns_16ns_16_1_full_dsp_1_U416 sitofp_32s_32_3_no_dsp_1_U161 sptohp_32ns_16_1_no_dsp_1_U289 hmul_16ns_16ns_16_1_full_dsp_1_U417 sitofp_32s_32_3_no_dsp_1_U162 sptohp_32ns_16_1_no_dsp_1_U290 hmul_16ns_16ns_16_1_full_dsp_1_U418 sitofp_32s_32_3_no_dsp_1_U163 sptohp_32ns_16_1_no_dsp_1_U291 hmul_16ns_16ns_16_1_full_dsp_1_U419 sitofp_32s_32_3_no_dsp_1_U164 sptohp_32ns_16_1_no_dsp_1_U292 hmul_16ns_16ns_16_1_full_dsp_1_U420 sitofp_32s_32_3_no_dsp_1_U165 sptohp_32ns_16_1_no_dsp_1_U293 hmul_16ns_16ns_16_1_full_dsp_1_U421 sitofp_32s_32_3_no_dsp_1_U166 sptohp_32ns_16_1_no_dsp_1_U294 hmul_16ns_16ns_16_1_full_dsp_1_U422 sitofp_32s_32_3_no_dsp_1_U167 sptohp_32ns_16_1_no_dsp_1_U295 hmul_16ns_16ns_16_1_full_dsp_1_U423 sitofp_32s_32_3_no_dsp_1_U168 sptohp_32ns_16_1_no_dsp_1_U296 hmul_16ns_16ns_16_1_full_dsp_1_U424 sitofp_32s_32_3_no_dsp_1_U169 sptohp_32ns_16_1_no_dsp_1_U297 hmul_16ns_16ns_16_1_full_dsp_1_U425 sitofp_32s_32_3_no_dsp_1_U170 sptohp_32ns_16_1_no_dsp_1_U298 hmul_16ns_16ns_16_1_full_dsp_1_U426 sitofp_32s_32_3_no_dsp_1_U171 sptohp_32ns_16_1_no_dsp_1_U299 hmul_16ns_16ns_16_1_full_dsp_1_U427 sitofp_32s_32_3_no_dsp_1_U172 sptohp_32ns_16_1_no_dsp_1_U300 hmul_16ns_16ns_16_1_full_dsp_1_U428 sitofp_32s_32_3_no_dsp_1_U173 sptohp_32ns_16_1_no_dsp_1_U301 hmul_16ns_16ns_16_1_full_dsp_1_U429 sitofp_32s_32_3_no_dsp_1_U174 sptohp_32ns_16_1_no_dsp_1_U302 hmul_16ns_16ns_16_1_full_dsp_1_U430 sitofp_32s_32_3_no_dsp_1_U175 sptohp_32ns_16_1_no_dsp_1_U303 hmul_16ns_16ns_16_1_full_dsp_1_U431 sitofp_32s_32_3_no_dsp_1_U176 sptohp_32ns_16_1_no_dsp_1_U304 hmul_16ns_16ns_16_1_full_dsp_1_U432 sitofp_32s_32_3_no_dsp_1_U177 sptohp_32ns_16_1_no_dsp_1_U305 hmul_16ns_16ns_16_1_full_dsp_1_U433 sitofp_32s_32_3_no_dsp_1_U178 sptohp_32ns_16_1_no_dsp_1_U306 hmul_16ns_16ns_16_1_full_dsp_1_U434 sitofp_32s_32_3_no_dsp_1_U179 sptohp_32ns_16_1_no_dsp_1_U307 hmul_16ns_16ns_16_1_full_dsp_1_U435 sitofp_32s_32_3_no_dsp_1_U180 sptohp_32ns_16_1_no_dsp_1_U308 hmul_16ns_16ns_16_1_full_dsp_1_U436 sitofp_32s_32_3_no_dsp_1_U181 sptohp_32ns_16_1_no_dsp_1_U309 hmul_16ns_16ns_16_1_full_dsp_1_U437 sitofp_32s_32_3_no_dsp_1_U182 sptohp_32ns_16_1_no_dsp_1_U310 hmul_16ns_16ns_16_1_full_dsp_1_U438 sitofp_32s_32_3_no_dsp_1_U183 sptohp_32ns_16_1_no_dsp_1_U311 hmul_16ns_16ns_16_1_full_dsp_1_U439 sitofp_32s_32_3_no_dsp_1_U184 sptohp_32ns_16_1_no_dsp_1_U312 hmul_16ns_16ns_16_1_full_dsp_1_U440 sitofp_32s_32_3_no_dsp_1_U185 sptohp_32ns_16_1_no_dsp_1_U313 hmul_16ns_16ns_16_1_full_dsp_1_U441 sitofp_32s_32_3_no_dsp_1_U186 sptohp_32ns_16_1_no_dsp_1_U314 hmul_16ns_16ns_16_1_full_dsp_1_U442 sitofp_32s_32_3_no_dsp_1_U187 sptohp_32ns_16_1_no_dsp_1_U315 hmul_16ns_16ns_16_1_full_dsp_1_U443 sitofp_32s_32_3_no_dsp_1_U188 sptohp_32ns_16_1_no_dsp_1_U316 hmul_16ns_16ns_16_1_full_dsp_1_U444 sitofp_32s_32_3_no_dsp_1_U189 sptohp_32ns_16_1_no_dsp_1_U317 hmul_16ns_16ns_16_1_full_dsp_1_U445 sitofp_32s_32_3_no_dsp_1_U190 sptohp_32ns_16_1_no_dsp_1_U318 hmul_16ns_16ns_16_1_full_dsp_1_U446 sitofp_32s_32_3_no_dsp_1_U191 sptohp_32ns_16_1_no_dsp_1_U319 hmul_16ns_16ns_16_1_full_dsp_1_U447 sitofp_32s_32_3_no_dsp_1_U192 sptohp_32ns_16_1_no_dsp_1_U320 hmul_16ns_16ns_16_1_full_dsp_1_U448 sitofp_32s_32_3_no_dsp_1_U193 sptohp_32ns_16_1_no_dsp_1_U321 hmul_16ns_16ns_16_1_full_dsp_1_U449 sitofp_32s_32_3_no_dsp_1_U194 sptohp_32ns_16_1_no_dsp_1_U322 hmul_16ns_16ns_16_1_full_dsp_1_U450 sitofp_32s_32_3_no_dsp_1_U195 sptohp_32ns_16_1_no_dsp_1_U323 hmul_16ns_16ns_16_1_full_dsp_1_U451 sitofp_32s_32_3_no_dsp_1_U196 sptohp_32ns_16_1_no_dsp_1_U324 hmul_16ns_16ns_16_1_full_dsp_1_U452 sitofp_32s_32_3_no_dsp_1_U197 sptohp_32ns_16_1_no_dsp_1_U325 hmul_16ns_16ns_16_1_full_dsp_1_U453 sitofp_32s_32_3_no_dsp_1_U198 sptohp_32ns_16_1_no_dsp_1_U326 hmul_16ns_16ns_16_1_full_dsp_1_U454 sitofp_32s_32_3_no_dsp_1_U199 sptohp_32ns_16_1_no_dsp_1_U327 hmul_16ns_16ns_16_1_full_dsp_1_U455 sitofp_32s_32_3_no_dsp_1_U200 sptohp_32ns_16_1_no_dsp_1_U328 hmul_16ns_16ns_16_1_full_dsp_1_U456 sitofp_32s_32_3_no_dsp_1_U201 sptohp_32ns_16_1_no_dsp_1_U329 hmul_16ns_16ns_16_1_full_dsp_1_U457 sitofp_32s_32_3_no_dsp_1_U202 sptohp_32ns_16_1_no_dsp_1_U330 hmul_16ns_16ns_16_1_full_dsp_1_U458 sitofp_32s_32_3_no_dsp_1_U203 sptohp_32ns_16_1_no_dsp_1_U331 hmul_16ns_16ns_16_1_full_dsp_1_U459 sitofp_32s_32_3_no_dsp_1_U204 sptohp_32ns_16_1_no_dsp_1_U332 hmul_16ns_16ns_16_1_full_dsp_1_U460 sitofp_32s_32_3_no_dsp_1_U205 sptohp_32ns_16_1_no_dsp_1_U333 hmul_16ns_16ns_16_1_full_dsp_1_U461 sitofp_32s_32_3_no_dsp_1_U206 sptohp_32ns_16_1_no_dsp_1_U334 hmul_16ns_16ns_16_1_full_dsp_1_U462 sitofp_32s_32_3_no_dsp_1_U207 sptohp_32ns_16_1_no_dsp_1_U335 hmul_16ns_16ns_16_1_full_dsp_1_U463 sitofp_32s_32_3_no_dsp_1_U208 sptohp_32ns_16_1_no_dsp_1_U336 hmul_16ns_16ns_16_1_full_dsp_1_U464 sitofp_32s_32_3_no_dsp_1_U209 sptohp_32ns_16_1_no_dsp_1_U337 hmul_16ns_16ns_16_1_full_dsp_1_U465 sitofp_32s_32_3_no_dsp_1_U210 sptohp_32ns_16_1_no_dsp_1_U338 hmul_16ns_16ns_16_1_full_dsp_1_U466 sitofp_32s_32_3_no_dsp_1_U211 sptohp_32ns_16_1_no_dsp_1_U339 hmul_16ns_16ns_16_1_full_dsp_1_U467 sitofp_32s_32_3_no_dsp_1_U212 sptohp_32ns_16_1_no_dsp_1_U340 hmul_16ns_16ns_16_1_full_dsp_1_U468 sitofp_32s_32_3_no_dsp_1_U213 sptohp_32ns_16_1_no_dsp_1_U341 hmul_16ns_16ns_16_1_full_dsp_1_U469 sitofp_32s_32_3_no_dsp_1_U214 sptohp_32ns_16_1_no_dsp_1_U342 hmul_16ns_16ns_16_1_full_dsp_1_U470 sitofp_32s_32_3_no_dsp_1_U215 sptohp_32ns_16_1_no_dsp_1_U343 hmul_16ns_16ns_16_1_full_dsp_1_U471 sitofp_32s_32_3_no_dsp_1_U216 sptohp_32ns_16_1_no_dsp_1_U344 hmul_16ns_16ns_16_1_full_dsp_1_U472 sitofp_32s_32_3_no_dsp_1_U217 sptohp_32ns_16_1_no_dsp_1_U345 hmul_16ns_16ns_16_1_full_dsp_1_U473 sitofp_32s_32_3_no_dsp_1_U218 sptohp_32ns_16_1_no_dsp_1_U346 hmul_16ns_16ns_16_1_full_dsp_1_U474 sitofp_32s_32_3_no_dsp_1_U219 sptohp_32ns_16_1_no_dsp_1_U347 hmul_16ns_16ns_16_1_full_dsp_1_U475 sitofp_32s_32_3_no_dsp_1_U220 sptohp_32ns_16_1_no_dsp_1_U348 hmul_16ns_16ns_16_1_full_dsp_1_U476 sitofp_32s_32_3_no_dsp_1_U221 sptohp_32ns_16_1_no_dsp_1_U349 hmul_16ns_16ns_16_1_full_dsp_1_U477 sitofp_32s_32_3_no_dsp_1_U222 sptohp_32ns_16_1_no_dsp_1_U350 hmul_16ns_16ns_16_1_full_dsp_1_U478 sitofp_32s_32_3_no_dsp_1_U223 sptohp_32ns_16_1_no_dsp_1_U351 hmul_16ns_16ns_16_1_full_dsp_1_U479"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_33_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64_fu_66",
                  "BindInstances": "icmp_ln95_fu_849_p2 add_ln95_fu_855_p2 hadd_16ns_16ns_16_3_no_dsp_1_U492 hadd_16ns_16ns_16_3_no_dsp_1_U493 hadd_16ns_16ns_16_3_no_dsp_1_U494 hadd_16ns_16ns_16_3_no_dsp_1_U495 hadd_16ns_16ns_16_3_no_dsp_1_U496 hadd_16ns_16ns_16_3_no_dsp_1_U497 hadd_16ns_16ns_16_3_no_dsp_1_U498 hadd_16ns_16ns_16_3_no_dsp_1_U499 hadd_16ns_16ns_16_3_no_dsp_1_U500 hadd_16ns_16ns_16_3_no_dsp_1_U501 hadd_16ns_16ns_16_3_no_dsp_1_U502 hadd_16ns_16ns_16_3_no_dsp_1_U503 hadd_16ns_16ns_16_3_no_dsp_1_U504 hadd_16ns_16ns_16_3_no_dsp_1_U505 hadd_16ns_16ns_16_3_no_dsp_1_U506 hadd_16ns_16ns_16_3_no_dsp_1_U507 hadd_16ns_16ns_16_3_no_dsp_1_U508 hadd_16ns_16ns_16_3_no_dsp_1_U509 hadd_16ns_16ns_16_3_no_dsp_1_U510 hadd_16ns_16ns_16_3_no_dsp_1_U511 hadd_16ns_16ns_16_3_no_dsp_1_U512 hadd_16ns_16ns_16_3_no_dsp_1_U513 hadd_16ns_16ns_16_3_no_dsp_1_U514 hadd_16ns_16ns_16_3_no_dsp_1_U515 hadd_16ns_16ns_16_3_no_dsp_1_U516 hadd_16ns_16ns_16_3_no_dsp_1_U517 hadd_16ns_16ns_16_3_no_dsp_1_U518 hadd_16ns_16ns_16_3_no_dsp_1_U519 hadd_16ns_16ns_16_3_no_dsp_1_U520 hadd_16ns_16ns_16_3_no_dsp_1_U521 hadd_16ns_16ns_16_3_no_dsp_1_U522 hadd_16ns_16ns_16_3_no_dsp_1_U523 hadd_16ns_16ns_16_3_no_dsp_1_U524 hadd_16ns_16ns_16_3_no_dsp_1_U525 hadd_16ns_16ns_16_3_no_dsp_1_U526 hadd_16ns_16ns_16_3_no_dsp_1_U527 hadd_16ns_16ns_16_3_no_dsp_1_U528 hadd_16ns_16ns_16_3_no_dsp_1_U529 hadd_16ns_16ns_16_3_no_dsp_1_U530 hadd_16ns_16ns_16_3_no_dsp_1_U531 hadd_16ns_16ns_16_3_no_dsp_1_U532 hadd_16ns_16ns_16_3_no_dsp_1_U533 hadd_16ns_16ns_16_3_no_dsp_1_U534 hadd_16ns_16ns_16_3_no_dsp_1_U535 hadd_16ns_16ns_16_3_no_dsp_1_U536 hadd_16ns_16ns_16_3_no_dsp_1_U537 hadd_16ns_16ns_16_3_no_dsp_1_U538 hadd_16ns_16ns_16_3_no_dsp_1_U539 hadd_16ns_16ns_16_3_no_dsp_1_U540 hadd_16ns_16ns_16_3_no_dsp_1_U541 hadd_16ns_16ns_16_3_no_dsp_1_U542 hadd_16ns_16ns_16_3_no_dsp_1_U543 hadd_16ns_16ns_16_3_no_dsp_1_U544 hadd_16ns_16ns_16_3_no_dsp_1_U545 hadd_16ns_16ns_16_3_no_dsp_1_U546 hadd_16ns_16ns_16_3_no_dsp_1_U547 hadd_16ns_16ns_16_3_no_dsp_1_U548 hadd_16ns_16ns_16_3_no_dsp_1_U549 hadd_16ns_16ns_16_3_no_dsp_1_U550 hadd_16ns_16ns_16_3_no_dsp_1_U551 hadd_16ns_16ns_16_3_no_dsp_1_U552 hadd_16ns_16ns_16_3_no_dsp_1_U553 hadd_16ns_16ns_16_3_no_dsp_1_U554 hadd_16ns_16ns_16_3_no_dsp_1_U555"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_13_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32_fu_66",
                  "BindInstances": "icmp_ln109_fu_465_p2 add_ln109_fu_471_p2 hadd_16ns_16ns_16_3_no_dsp_1_U564 hadd_16ns_16ns_16_3_no_dsp_1_U565 hadd_16ns_16ns_16_3_no_dsp_1_U566 hadd_16ns_16ns_16_3_no_dsp_1_U567 hadd_16ns_16ns_16_3_no_dsp_1_U568 hadd_16ns_16ns_16_3_no_dsp_1_U569 hadd_16ns_16ns_16_3_no_dsp_1_U570 hadd_16ns_16ns_16_3_no_dsp_1_U571 hadd_16ns_16ns_16_3_no_dsp_1_U572 hadd_16ns_16ns_16_3_no_dsp_1_U573 hadd_16ns_16ns_16_3_no_dsp_1_U574 hadd_16ns_16ns_16_3_no_dsp_1_U575 hadd_16ns_16ns_16_3_no_dsp_1_U576 hadd_16ns_16ns_16_3_no_dsp_1_U577 hadd_16ns_16ns_16_3_no_dsp_1_U578 hadd_16ns_16ns_16_3_no_dsp_1_U579 hadd_16ns_16ns_16_3_no_dsp_1_U580 hadd_16ns_16ns_16_3_no_dsp_1_U581 hadd_16ns_16ns_16_3_no_dsp_1_U582 hadd_16ns_16ns_16_3_no_dsp_1_U583 hadd_16ns_16ns_16_3_no_dsp_1_U584 hadd_16ns_16ns_16_3_no_dsp_1_U585 hadd_16ns_16ns_16_3_no_dsp_1_U586 hadd_16ns_16ns_16_3_no_dsp_1_U587 hadd_16ns_16ns_16_3_no_dsp_1_U588 hadd_16ns_16ns_16_3_no_dsp_1_U589 hadd_16ns_16ns_16_3_no_dsp_1_U590 hadd_16ns_16ns_16_3_no_dsp_1_U591 hadd_16ns_16ns_16_3_no_dsp_1_U592 hadd_16ns_16ns_16_3_no_dsp_1_U593 hadd_16ns_16ns_16_3_no_dsp_1_U594 hadd_16ns_16ns_16_3_no_dsp_1_U595"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_21_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16_fu_66",
                  "BindInstances": "icmp_ln124_fu_273_p2 add_ln124_fu_279_p2 hadd_16ns_16ns_16_3_no_dsp_1_U603 hadd_16ns_16ns_16_3_no_dsp_1_U604 hadd_16ns_16ns_16_3_no_dsp_1_U605 hadd_16ns_16ns_16_3_no_dsp_1_U606 hadd_16ns_16ns_16_3_no_dsp_1_U607 hadd_16ns_16ns_16_3_no_dsp_1_U608 hadd_16ns_16ns_16_3_no_dsp_1_U609 hadd_16ns_16ns_16_3_no_dsp_1_U610 hadd_16ns_16ns_16_3_no_dsp_1_U611 hadd_16ns_16ns_16_3_no_dsp_1_U612 hadd_16ns_16ns_16_3_no_dsp_1_U613 hadd_16ns_16ns_16_3_no_dsp_1_U614 hadd_16ns_16ns_16_3_no_dsp_1_U615 hadd_16ns_16ns_16_3_no_dsp_1_U616 hadd_16ns_16ns_16_3_no_dsp_1_U617 hadd_16ns_16ns_16_3_no_dsp_1_U618"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_29_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8_fu_66",
                  "BindInstances": "icmp_ln139_fu_177_p2 add_ln139_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U626 hadd_16ns_16ns_16_3_no_dsp_1_U627 hadd_16ns_16ns_16_3_no_dsp_1_U628 hadd_16ns_16ns_16_3_no_dsp_1_U629 hadd_16ns_16ns_16_3_no_dsp_1_U630 hadd_16ns_16ns_16_3_no_dsp_1_U631 hadd_16ns_16ns_16_3_no_dsp_1_U632 hadd_16ns_16ns_16_3_no_dsp_1_U633"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_9_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4_fu_66",
                  "BindInstances": "icmp_ln153_fu_129_p2 add_ln153_fu_135_p2 hadd_16ns_16ns_16_3_no_dsp_1_U641 hadd_16ns_16ns_16_3_no_dsp_1_U642 hadd_16ns_16ns_16_3_no_dsp_1_U643 hadd_16ns_16ns_16_3_no_dsp_1_U644"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_17_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2_fu_66",
                  "BindInstances": "icmp_ln168_fu_105_p2 add_ln168_fu_111_p2 hadd_16ns_16ns_16_3_no_dsp_1_U652 hadd_16ns_16ns_16_3_no_dsp_1_U653"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_U0",
              "BindInstances": "sub_ln59_fu_73_p2 sub_ln59_25_fu_89_p2 select_ln59_fu_105_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1_fu_54",
                  "BindInstances": "icmp_ln182_fu_177_p2 add_ln182_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U661 hptodp_16ns_64_1_no_dsp_1_U662 sub_ln195_fu_274_p2 select_ln195_fu_280_p3 icmp_ln195_fu_288_p2 sub_ln195_1_fu_294_p2 icmp_ln195_1_fu_308_p2 add_ln195_fu_314_p2 sub_ln195_2_fu_324_p2 select_ln195_1_fu_330_p3 icmp_ln195_2_fu_459_p2 icmp_ln195_3_fu_464_p2 select_ln195_7_fu_469_p3 ashr_ln195_fu_479_p2 select_ln195_2_fu_488_p3 icmp_ln195_4_fu_342_p2 icmp_ln195_17_fu_358_p2 shl_ln195_fu_496_p2 ref_tmp_i_i_0_i_fu_564_p6 tmp_548_fu_370_p2 bitselect_1ns_54ns_6ns_1_1_1_U663 cond63_i_i_fu_508_p3 add_ln195_2_fu_525_p2 xor_ln195_fu_539_p2 xor_ln195_2_fu_545_p2 and_ln195_9_fu_551_p2 sparsemux_7_2_32_1_1_U665 and_ln195_10_fu_583_p2 carry_1_i_i_fu_589_p2 add_ln195_3_fu_390_p2 icmp_ln195_18_fu_406_p2 add_ln195_4_fu_412_p2 add_ln195_5_fu_595_p2 icmp_ln195_7_fu_422_p2 xor_ln195_11_fu_608_p2 icmp_ln195_9_fu_436_p2 bitselect_1ns_54ns_6ns_1_1_1_U664 lD_0_i_i_fu_450_p2 icmp_ln195_10_fu_613_p2 icmp_ln195_11_fu_619_p2 neg_src_0_i_i_fu_838_p2 lshr_ln195_fu_633_p2 lshr_ln195_1_fu_638_p2 icmp_ln195_12_fu_644_p2 xor_ln195_12_fu_658_p2 Range2_all_ones_1_i_i_fu_664_p3 and_ln195_1_fu_672_p2 Range1_all_ones_2_i_i_fu_742_p2 xor_ln195_1_fu_683_p2 icmp_ln195_14_fu_688_p2 Range1_all_zeros_2_i_i_fu_761_p2 icmp_ln195_15_fu_700_p2 icmp_ln195_16_fu_706_p2 Range1_all_zeros_2_i_i_fu_761_p6 xor_ln195_13_fu_717_p2 or_ln195_5_fu_723_p2 and_ln195_11_fu_728_p2 sparsemux_7_2_1_1_1_U666 sparsemux_7_2_1_1_1_U667 select_ln195_4_fu_785_p3 or_ln195_1_fu_790_p2 and_ln195_4_fu_794_p2 cond189_i_i_fu_799_p3 and_ln195_5_fu_805_p2 neg_src_0_i_i_fu_838_p4 not_icmp_ln195_735_fu_815_p2 deleted_ones_0_i_i_fu_820_p2 and_ln195_12_fu_826_p2 sparsemux_7_2_1_1_1_U668 xor_ln195_5_fu_858_p2 and_ln195_13_fu_864_p2 or_ln195_2_fu_869_p2 xor_ln195_6_fu_874_p2 and_ln195_6_fu_879_p2 and_ln195_7_fu_885_p2 xor_ln195_7_fu_890_p2 and_ln195_8_fu_896_p2 or_ln195_3_fu_902_p2 ref_tmp_i_i_4_i_fu_939_p4 xor_ln195_8_fu_916_p2 and_ln195_14_fu_921_p2 and_ln195_15_fu_927_p2 sparsemux_7_2_32_1_1_U669"
                }]
            }
          ]
        },
        {
          "ModuleName": "Mul_Adder_Tree_128_4",
          "InstanceName": "Mul_Adder_Tree_128_4_U0",
          "BindInstances": "pass_128_i_U mul_loc_c6_U pass_64_i_U mul_loc_c5_U pass_32_i_U mul_loc_c4_U pass_16_i_U mul_loc_c3_U pass_8_i_U mul_loc_c2_U pass_4_i_U mul_loc_c1_U pass_2_i_U mul_loc_c_U",
          "Instances": [
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_9",
              "InstanceName": "Mul_Adder_Tree_128_Loop_mul_proc_9_U0",
              "BindInstances": "sub_ln59_fu_93_p2 sub_ln59_5_fu_109_p2 select_ln59_fu_125_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68",
                  "BindInstances": "icmp_ln63_fu_2205_p2 add_ln63_fu_2211_p2 sitofp_32s_32_3_no_dsp_1_U721 sptohp_32ns_16_1_no_dsp_1_U849 hmul_16ns_16ns_16_1_full_dsp_1_U977 sitofp_32s_32_3_no_dsp_1_U722 sptohp_32ns_16_1_no_dsp_1_U850 hmul_16ns_16ns_16_1_full_dsp_1_U978 sitofp_32s_32_3_no_dsp_1_U723 sptohp_32ns_16_1_no_dsp_1_U851 hmul_16ns_16ns_16_1_full_dsp_1_U979 sitofp_32s_32_3_no_dsp_1_U724 sptohp_32ns_16_1_no_dsp_1_U852 hmul_16ns_16ns_16_1_full_dsp_1_U980 sitofp_32s_32_3_no_dsp_1_U725 sptohp_32ns_16_1_no_dsp_1_U853 hmul_16ns_16ns_16_1_full_dsp_1_U981 sitofp_32s_32_3_no_dsp_1_U726 sptohp_32ns_16_1_no_dsp_1_U854 hmul_16ns_16ns_16_1_full_dsp_1_U982 sitofp_32s_32_3_no_dsp_1_U727 sptohp_32ns_16_1_no_dsp_1_U855 hmul_16ns_16ns_16_1_full_dsp_1_U983 sitofp_32s_32_3_no_dsp_1_U728 sptohp_32ns_16_1_no_dsp_1_U856 hmul_16ns_16ns_16_1_full_dsp_1_U984 sitofp_32s_32_3_no_dsp_1_U729 sptohp_32ns_16_1_no_dsp_1_U857 hmul_16ns_16ns_16_1_full_dsp_1_U985 sitofp_32s_32_3_no_dsp_1_U730 sptohp_32ns_16_1_no_dsp_1_U858 hmul_16ns_16ns_16_1_full_dsp_1_U986 sitofp_32s_32_3_no_dsp_1_U731 sptohp_32ns_16_1_no_dsp_1_U859 hmul_16ns_16ns_16_1_full_dsp_1_U987 sitofp_32s_32_3_no_dsp_1_U732 sptohp_32ns_16_1_no_dsp_1_U860 hmul_16ns_16ns_16_1_full_dsp_1_U988 sitofp_32s_32_3_no_dsp_1_U733 sptohp_32ns_16_1_no_dsp_1_U861 hmul_16ns_16ns_16_1_full_dsp_1_U989 sitofp_32s_32_3_no_dsp_1_U734 sptohp_32ns_16_1_no_dsp_1_U862 hmul_16ns_16ns_16_1_full_dsp_1_U990 sitofp_32s_32_3_no_dsp_1_U735 sptohp_32ns_16_1_no_dsp_1_U863 hmul_16ns_16ns_16_1_full_dsp_1_U991 sitofp_32s_32_3_no_dsp_1_U736 sptohp_32ns_16_1_no_dsp_1_U864 hmul_16ns_16ns_16_1_full_dsp_1_U992 sitofp_32s_32_3_no_dsp_1_U737 sptohp_32ns_16_1_no_dsp_1_U865 hmul_16ns_16ns_16_1_full_dsp_1_U993 sitofp_32s_32_3_no_dsp_1_U738 sptohp_32ns_16_1_no_dsp_1_U866 hmul_16ns_16ns_16_1_full_dsp_1_U994 sitofp_32s_32_3_no_dsp_1_U739 sptohp_32ns_16_1_no_dsp_1_U867 hmul_16ns_16ns_16_1_full_dsp_1_U995 sitofp_32s_32_3_no_dsp_1_U740 sptohp_32ns_16_1_no_dsp_1_U868 hmul_16ns_16ns_16_1_full_dsp_1_U996 sitofp_32s_32_3_no_dsp_1_U741 sptohp_32ns_16_1_no_dsp_1_U869 hmul_16ns_16ns_16_1_full_dsp_1_U997 sitofp_32s_32_3_no_dsp_1_U742 sptohp_32ns_16_1_no_dsp_1_U870 hmul_16ns_16ns_16_1_full_dsp_1_U998 sitofp_32s_32_3_no_dsp_1_U743 sptohp_32ns_16_1_no_dsp_1_U871 hmul_16ns_16ns_16_1_full_dsp_1_U999 sitofp_32s_32_3_no_dsp_1_U744 sptohp_32ns_16_1_no_dsp_1_U872 hmul_16ns_16ns_16_1_full_dsp_1_U1000 sitofp_32s_32_3_no_dsp_1_U745 sptohp_32ns_16_1_no_dsp_1_U873 hmul_16ns_16ns_16_1_full_dsp_1_U1001 sitofp_32s_32_3_no_dsp_1_U746 sptohp_32ns_16_1_no_dsp_1_U874 hmul_16ns_16ns_16_1_full_dsp_1_U1002 sitofp_32s_32_3_no_dsp_1_U747 sptohp_32ns_16_1_no_dsp_1_U875 hmul_16ns_16ns_16_1_full_dsp_1_U1003 sitofp_32s_32_3_no_dsp_1_U748 sptohp_32ns_16_1_no_dsp_1_U876 hmul_16ns_16ns_16_1_full_dsp_1_U1004 sitofp_32s_32_3_no_dsp_1_U749 sptohp_32ns_16_1_no_dsp_1_U877 hmul_16ns_16ns_16_1_full_dsp_1_U1005 sitofp_32s_32_3_no_dsp_1_U750 sptohp_32ns_16_1_no_dsp_1_U878 hmul_16ns_16ns_16_1_full_dsp_1_U1006 sitofp_32s_32_3_no_dsp_1_U751 sptohp_32ns_16_1_no_dsp_1_U879 hmul_16ns_16ns_16_1_full_dsp_1_U1007 sitofp_32s_32_3_no_dsp_1_U752 sptohp_32ns_16_1_no_dsp_1_U880 hmul_16ns_16ns_16_1_full_dsp_1_U1008 sitofp_32s_32_3_no_dsp_1_U753 sptohp_32ns_16_1_no_dsp_1_U881 hmul_16ns_16ns_16_1_full_dsp_1_U1009 sitofp_32s_32_3_no_dsp_1_U754 sptohp_32ns_16_1_no_dsp_1_U882 hmul_16ns_16ns_16_1_full_dsp_1_U1010 sitofp_32s_32_3_no_dsp_1_U755 sptohp_32ns_16_1_no_dsp_1_U883 hmul_16ns_16ns_16_1_full_dsp_1_U1011 sitofp_32s_32_3_no_dsp_1_U756 sptohp_32ns_16_1_no_dsp_1_U884 hmul_16ns_16ns_16_1_full_dsp_1_U1012 sitofp_32s_32_3_no_dsp_1_U757 sptohp_32ns_16_1_no_dsp_1_U885 hmul_16ns_16ns_16_1_full_dsp_1_U1013 sitofp_32s_32_3_no_dsp_1_U758 sptohp_32ns_16_1_no_dsp_1_U886 hmul_16ns_16ns_16_1_full_dsp_1_U1014 sitofp_32s_32_3_no_dsp_1_U759 sptohp_32ns_16_1_no_dsp_1_U887 hmul_16ns_16ns_16_1_full_dsp_1_U1015 sitofp_32s_32_3_no_dsp_1_U760 sptohp_32ns_16_1_no_dsp_1_U888 hmul_16ns_16ns_16_1_full_dsp_1_U1016 sitofp_32s_32_3_no_dsp_1_U761 sptohp_32ns_16_1_no_dsp_1_U889 hmul_16ns_16ns_16_1_full_dsp_1_U1017 sitofp_32s_32_3_no_dsp_1_U762 sptohp_32ns_16_1_no_dsp_1_U890 hmul_16ns_16ns_16_1_full_dsp_1_U1018 sitofp_32s_32_3_no_dsp_1_U763 sptohp_32ns_16_1_no_dsp_1_U891 hmul_16ns_16ns_16_1_full_dsp_1_U1019 sitofp_32s_32_3_no_dsp_1_U764 sptohp_32ns_16_1_no_dsp_1_U892 hmul_16ns_16ns_16_1_full_dsp_1_U1020 sitofp_32s_32_3_no_dsp_1_U765 sptohp_32ns_16_1_no_dsp_1_U893 hmul_16ns_16ns_16_1_full_dsp_1_U1021 sitofp_32s_32_3_no_dsp_1_U766 sptohp_32ns_16_1_no_dsp_1_U894 hmul_16ns_16ns_16_1_full_dsp_1_U1022 sitofp_32s_32_3_no_dsp_1_U767 sptohp_32ns_16_1_no_dsp_1_U895 hmul_16ns_16ns_16_1_full_dsp_1_U1023 sitofp_32s_32_3_no_dsp_1_U768 sptohp_32ns_16_1_no_dsp_1_U896 hmul_16ns_16ns_16_1_full_dsp_1_U1024 sitofp_32s_32_3_no_dsp_1_U769 sptohp_32ns_16_1_no_dsp_1_U897 hmul_16ns_16ns_16_1_full_dsp_1_U1025 sitofp_32s_32_3_no_dsp_1_U770 sptohp_32ns_16_1_no_dsp_1_U898 hmul_16ns_16ns_16_1_full_dsp_1_U1026 sitofp_32s_32_3_no_dsp_1_U771 sptohp_32ns_16_1_no_dsp_1_U899 hmul_16ns_16ns_16_1_full_dsp_1_U1027 sitofp_32s_32_3_no_dsp_1_U772 sptohp_32ns_16_1_no_dsp_1_U900 hmul_16ns_16ns_16_1_full_dsp_1_U1028 sitofp_32s_32_3_no_dsp_1_U773 sptohp_32ns_16_1_no_dsp_1_U901 hmul_16ns_16ns_16_1_full_dsp_1_U1029 sitofp_32s_32_3_no_dsp_1_U774 sptohp_32ns_16_1_no_dsp_1_U902 hmul_16ns_16ns_16_1_full_dsp_1_U1030 sitofp_32s_32_3_no_dsp_1_U775 sptohp_32ns_16_1_no_dsp_1_U903 hmul_16ns_16ns_16_1_full_dsp_1_U1031 sitofp_32s_32_3_no_dsp_1_U776 sptohp_32ns_16_1_no_dsp_1_U904 hmul_16ns_16ns_16_1_full_dsp_1_U1032 sitofp_32s_32_3_no_dsp_1_U777 sptohp_32ns_16_1_no_dsp_1_U905 hmul_16ns_16ns_16_1_full_dsp_1_U1033 sitofp_32s_32_3_no_dsp_1_U778 sptohp_32ns_16_1_no_dsp_1_U906 hmul_16ns_16ns_16_1_full_dsp_1_U1034 sitofp_32s_32_3_no_dsp_1_U779 sptohp_32ns_16_1_no_dsp_1_U907 hmul_16ns_16ns_16_1_full_dsp_1_U1035 sitofp_32s_32_3_no_dsp_1_U780 sptohp_32ns_16_1_no_dsp_1_U908 hmul_16ns_16ns_16_1_full_dsp_1_U1036 sitofp_32s_32_3_no_dsp_1_U781 sptohp_32ns_16_1_no_dsp_1_U909 hmul_16ns_16ns_16_1_full_dsp_1_U1037 sitofp_32s_32_3_no_dsp_1_U782 sptohp_32ns_16_1_no_dsp_1_U910 hmul_16ns_16ns_16_1_full_dsp_1_U1038 sitofp_32s_32_3_no_dsp_1_U783 sptohp_32ns_16_1_no_dsp_1_U911 hmul_16ns_16ns_16_1_full_dsp_1_U1039 sitofp_32s_32_3_no_dsp_1_U784 sptohp_32ns_16_1_no_dsp_1_U912 hmul_16ns_16ns_16_1_full_dsp_1_U1040 sitofp_32s_32_3_no_dsp_1_U785 sptohp_32ns_16_1_no_dsp_1_U913 hmul_16ns_16ns_16_1_full_dsp_1_U1041 sitofp_32s_32_3_no_dsp_1_U786 sptohp_32ns_16_1_no_dsp_1_U914 hmul_16ns_16ns_16_1_full_dsp_1_U1042 sitofp_32s_32_3_no_dsp_1_U787 sptohp_32ns_16_1_no_dsp_1_U915 hmul_16ns_16ns_16_1_full_dsp_1_U1043 sitofp_32s_32_3_no_dsp_1_U788 sptohp_32ns_16_1_no_dsp_1_U916 hmul_16ns_16ns_16_1_full_dsp_1_U1044 sitofp_32s_32_3_no_dsp_1_U789 sptohp_32ns_16_1_no_dsp_1_U917 hmul_16ns_16ns_16_1_full_dsp_1_U1045 sitofp_32s_32_3_no_dsp_1_U790 sptohp_32ns_16_1_no_dsp_1_U918 hmul_16ns_16ns_16_1_full_dsp_1_U1046 sitofp_32s_32_3_no_dsp_1_U791 sptohp_32ns_16_1_no_dsp_1_U919 hmul_16ns_16ns_16_1_full_dsp_1_U1047 sitofp_32s_32_3_no_dsp_1_U792 sptohp_32ns_16_1_no_dsp_1_U920 hmul_16ns_16ns_16_1_full_dsp_1_U1048 sitofp_32s_32_3_no_dsp_1_U793 sptohp_32ns_16_1_no_dsp_1_U921 hmul_16ns_16ns_16_1_full_dsp_1_U1049 sitofp_32s_32_3_no_dsp_1_U794 sptohp_32ns_16_1_no_dsp_1_U922 hmul_16ns_16ns_16_1_full_dsp_1_U1050 sitofp_32s_32_3_no_dsp_1_U795 sptohp_32ns_16_1_no_dsp_1_U923 hmul_16ns_16ns_16_1_full_dsp_1_U1051 sitofp_32s_32_3_no_dsp_1_U796 sptohp_32ns_16_1_no_dsp_1_U924 hmul_16ns_16ns_16_1_full_dsp_1_U1052 sitofp_32s_32_3_no_dsp_1_U797 sptohp_32ns_16_1_no_dsp_1_U925 hmul_16ns_16ns_16_1_full_dsp_1_U1053 sitofp_32s_32_3_no_dsp_1_U798 sptohp_32ns_16_1_no_dsp_1_U926 hmul_16ns_16ns_16_1_full_dsp_1_U1054 sitofp_32s_32_3_no_dsp_1_U799 sptohp_32ns_16_1_no_dsp_1_U927 hmul_16ns_16ns_16_1_full_dsp_1_U1055 sitofp_32s_32_3_no_dsp_1_U800 sptohp_32ns_16_1_no_dsp_1_U928 hmul_16ns_16ns_16_1_full_dsp_1_U1056 sitofp_32s_32_3_no_dsp_1_U801 sptohp_32ns_16_1_no_dsp_1_U929 hmul_16ns_16ns_16_1_full_dsp_1_U1057 sitofp_32s_32_3_no_dsp_1_U802 sptohp_32ns_16_1_no_dsp_1_U930 hmul_16ns_16ns_16_1_full_dsp_1_U1058 sitofp_32s_32_3_no_dsp_1_U803 sptohp_32ns_16_1_no_dsp_1_U931 hmul_16ns_16ns_16_1_full_dsp_1_U1059 sitofp_32s_32_3_no_dsp_1_U804 sptohp_32ns_16_1_no_dsp_1_U932 hmul_16ns_16ns_16_1_full_dsp_1_U1060 sitofp_32s_32_3_no_dsp_1_U805 sptohp_32ns_16_1_no_dsp_1_U933 hmul_16ns_16ns_16_1_full_dsp_1_U1061 sitofp_32s_32_3_no_dsp_1_U806 sptohp_32ns_16_1_no_dsp_1_U934 hmul_16ns_16ns_16_1_full_dsp_1_U1062 sitofp_32s_32_3_no_dsp_1_U807 sptohp_32ns_16_1_no_dsp_1_U935 hmul_16ns_16ns_16_1_full_dsp_1_U1063 sitofp_32s_32_3_no_dsp_1_U808 sptohp_32ns_16_1_no_dsp_1_U936 hmul_16ns_16ns_16_1_full_dsp_1_U1064 sitofp_32s_32_3_no_dsp_1_U809 sptohp_32ns_16_1_no_dsp_1_U937 hmul_16ns_16ns_16_1_full_dsp_1_U1065 sitofp_32s_32_3_no_dsp_1_U810 sptohp_32ns_16_1_no_dsp_1_U938 hmul_16ns_16ns_16_1_full_dsp_1_U1066 sitofp_32s_32_3_no_dsp_1_U811 sptohp_32ns_16_1_no_dsp_1_U939 hmul_16ns_16ns_16_1_full_dsp_1_U1067 sitofp_32s_32_3_no_dsp_1_U812 sptohp_32ns_16_1_no_dsp_1_U940 hmul_16ns_16ns_16_1_full_dsp_1_U1068 sitofp_32s_32_3_no_dsp_1_U813 sptohp_32ns_16_1_no_dsp_1_U941 hmul_16ns_16ns_16_1_full_dsp_1_U1069 sitofp_32s_32_3_no_dsp_1_U814 sptohp_32ns_16_1_no_dsp_1_U942 hmul_16ns_16ns_16_1_full_dsp_1_U1070 sitofp_32s_32_3_no_dsp_1_U815 sptohp_32ns_16_1_no_dsp_1_U943 hmul_16ns_16ns_16_1_full_dsp_1_U1071 sitofp_32s_32_3_no_dsp_1_U816 sptohp_32ns_16_1_no_dsp_1_U944 hmul_16ns_16ns_16_1_full_dsp_1_U1072 sitofp_32s_32_3_no_dsp_1_U817 sptohp_32ns_16_1_no_dsp_1_U945 hmul_16ns_16ns_16_1_full_dsp_1_U1073 sitofp_32s_32_3_no_dsp_1_U818 sptohp_32ns_16_1_no_dsp_1_U946 hmul_16ns_16ns_16_1_full_dsp_1_U1074 sitofp_32s_32_3_no_dsp_1_U819 sptohp_32ns_16_1_no_dsp_1_U947 hmul_16ns_16ns_16_1_full_dsp_1_U1075 sitofp_32s_32_3_no_dsp_1_U820 sptohp_32ns_16_1_no_dsp_1_U948 hmul_16ns_16ns_16_1_full_dsp_1_U1076 sitofp_32s_32_3_no_dsp_1_U821 sptohp_32ns_16_1_no_dsp_1_U949 hmul_16ns_16ns_16_1_full_dsp_1_U1077 sitofp_32s_32_3_no_dsp_1_U822 sptohp_32ns_16_1_no_dsp_1_U950 hmul_16ns_16ns_16_1_full_dsp_1_U1078 sitofp_32s_32_3_no_dsp_1_U823 sptohp_32ns_16_1_no_dsp_1_U951 hmul_16ns_16ns_16_1_full_dsp_1_U1079 sitofp_32s_32_3_no_dsp_1_U824 sptohp_32ns_16_1_no_dsp_1_U952 hmul_16ns_16ns_16_1_full_dsp_1_U1080 sitofp_32s_32_3_no_dsp_1_U825 sptohp_32ns_16_1_no_dsp_1_U953 hmul_16ns_16ns_16_1_full_dsp_1_U1081 sitofp_32s_32_3_no_dsp_1_U826 sptohp_32ns_16_1_no_dsp_1_U954 hmul_16ns_16ns_16_1_full_dsp_1_U1082 sitofp_32s_32_3_no_dsp_1_U827 sptohp_32ns_16_1_no_dsp_1_U955 hmul_16ns_16ns_16_1_full_dsp_1_U1083 sitofp_32s_32_3_no_dsp_1_U828 sptohp_32ns_16_1_no_dsp_1_U956 hmul_16ns_16ns_16_1_full_dsp_1_U1084 sitofp_32s_32_3_no_dsp_1_U829 sptohp_32ns_16_1_no_dsp_1_U957 hmul_16ns_16ns_16_1_full_dsp_1_U1085 sitofp_32s_32_3_no_dsp_1_U830 sptohp_32ns_16_1_no_dsp_1_U958 hmul_16ns_16ns_16_1_full_dsp_1_U1086 sitofp_32s_32_3_no_dsp_1_U831 sptohp_32ns_16_1_no_dsp_1_U959 hmul_16ns_16ns_16_1_full_dsp_1_U1087 sitofp_32s_32_3_no_dsp_1_U832 sptohp_32ns_16_1_no_dsp_1_U960 hmul_16ns_16ns_16_1_full_dsp_1_U1088 sitofp_32s_32_3_no_dsp_1_U833 sptohp_32ns_16_1_no_dsp_1_U961 hmul_16ns_16ns_16_1_full_dsp_1_U1089 sitofp_32s_32_3_no_dsp_1_U834 sptohp_32ns_16_1_no_dsp_1_U962 hmul_16ns_16ns_16_1_full_dsp_1_U1090 sitofp_32s_32_3_no_dsp_1_U835 sptohp_32ns_16_1_no_dsp_1_U963 hmul_16ns_16ns_16_1_full_dsp_1_U1091 sitofp_32s_32_3_no_dsp_1_U836 sptohp_32ns_16_1_no_dsp_1_U964 hmul_16ns_16ns_16_1_full_dsp_1_U1092 sitofp_32s_32_3_no_dsp_1_U837 sptohp_32ns_16_1_no_dsp_1_U965 hmul_16ns_16ns_16_1_full_dsp_1_U1093 sitofp_32s_32_3_no_dsp_1_U838 sptohp_32ns_16_1_no_dsp_1_U966 hmul_16ns_16ns_16_1_full_dsp_1_U1094 sitofp_32s_32_3_no_dsp_1_U839 sptohp_32ns_16_1_no_dsp_1_U967 hmul_16ns_16ns_16_1_full_dsp_1_U1095 sitofp_32s_32_3_no_dsp_1_U840 sptohp_32ns_16_1_no_dsp_1_U968 hmul_16ns_16ns_16_1_full_dsp_1_U1096 sitofp_32s_32_3_no_dsp_1_U841 sptohp_32ns_16_1_no_dsp_1_U969 hmul_16ns_16ns_16_1_full_dsp_1_U1097 sitofp_32s_32_3_no_dsp_1_U842 sptohp_32ns_16_1_no_dsp_1_U970 hmul_16ns_16ns_16_1_full_dsp_1_U1098 sitofp_32s_32_3_no_dsp_1_U843 sptohp_32ns_16_1_no_dsp_1_U971 hmul_16ns_16ns_16_1_full_dsp_1_U1099 sitofp_32s_32_3_no_dsp_1_U844 sptohp_32ns_16_1_no_dsp_1_U972 hmul_16ns_16ns_16_1_full_dsp_1_U1100 sitofp_32s_32_3_no_dsp_1_U845 sptohp_32ns_16_1_no_dsp_1_U973 hmul_16ns_16ns_16_1_full_dsp_1_U1101 sitofp_32s_32_3_no_dsp_1_U846 sptohp_32ns_16_1_no_dsp_1_U974 hmul_16ns_16ns_16_1_full_dsp_1_U1102 sitofp_32s_32_3_no_dsp_1_U847 sptohp_32ns_16_1_no_dsp_1_U975 hmul_16ns_16ns_16_1_full_dsp_1_U1103 sitofp_32s_32_3_no_dsp_1_U848 sptohp_32ns_16_1_no_dsp_1_U976 hmul_16ns_16ns_16_1_full_dsp_1_U1104"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_35_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64_fu_66",
                  "BindInstances": "icmp_ln95_fu_849_p2 add_ln95_fu_855_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1114 hadd_16ns_16ns_16_3_no_dsp_1_U1115 hadd_16ns_16ns_16_3_no_dsp_1_U1116 hadd_16ns_16ns_16_3_no_dsp_1_U1117 hadd_16ns_16ns_16_3_no_dsp_1_U1118 hadd_16ns_16ns_16_3_no_dsp_1_U1119 hadd_16ns_16ns_16_3_no_dsp_1_U1120 hadd_16ns_16ns_16_3_no_dsp_1_U1121 hadd_16ns_16ns_16_3_no_dsp_1_U1122 hadd_16ns_16ns_16_3_no_dsp_1_U1123 hadd_16ns_16ns_16_3_no_dsp_1_U1124 hadd_16ns_16ns_16_3_no_dsp_1_U1125 hadd_16ns_16ns_16_3_no_dsp_1_U1126 hadd_16ns_16ns_16_3_no_dsp_1_U1127 hadd_16ns_16ns_16_3_no_dsp_1_U1128 hadd_16ns_16ns_16_3_no_dsp_1_U1129 hadd_16ns_16ns_16_3_no_dsp_1_U1130 hadd_16ns_16ns_16_3_no_dsp_1_U1131 hadd_16ns_16ns_16_3_no_dsp_1_U1132 hadd_16ns_16ns_16_3_no_dsp_1_U1133 hadd_16ns_16ns_16_3_no_dsp_1_U1134 hadd_16ns_16ns_16_3_no_dsp_1_U1135 hadd_16ns_16ns_16_3_no_dsp_1_U1136 hadd_16ns_16ns_16_3_no_dsp_1_U1137 hadd_16ns_16ns_16_3_no_dsp_1_U1138 hadd_16ns_16ns_16_3_no_dsp_1_U1139 hadd_16ns_16ns_16_3_no_dsp_1_U1140 hadd_16ns_16ns_16_3_no_dsp_1_U1141 hadd_16ns_16ns_16_3_no_dsp_1_U1142 hadd_16ns_16ns_16_3_no_dsp_1_U1143 hadd_16ns_16ns_16_3_no_dsp_1_U1144 hadd_16ns_16ns_16_3_no_dsp_1_U1145 hadd_16ns_16ns_16_3_no_dsp_1_U1146 hadd_16ns_16ns_16_3_no_dsp_1_U1147 hadd_16ns_16ns_16_3_no_dsp_1_U1148 hadd_16ns_16ns_16_3_no_dsp_1_U1149 hadd_16ns_16ns_16_3_no_dsp_1_U1150 hadd_16ns_16ns_16_3_no_dsp_1_U1151 hadd_16ns_16ns_16_3_no_dsp_1_U1152 hadd_16ns_16ns_16_3_no_dsp_1_U1153 hadd_16ns_16ns_16_3_no_dsp_1_U1154 hadd_16ns_16ns_16_3_no_dsp_1_U1155 hadd_16ns_16ns_16_3_no_dsp_1_U1156 hadd_16ns_16ns_16_3_no_dsp_1_U1157 hadd_16ns_16ns_16_3_no_dsp_1_U1158 hadd_16ns_16ns_16_3_no_dsp_1_U1159 hadd_16ns_16ns_16_3_no_dsp_1_U1160 hadd_16ns_16ns_16_3_no_dsp_1_U1161 hadd_16ns_16ns_16_3_no_dsp_1_U1162 hadd_16ns_16ns_16_3_no_dsp_1_U1163 hadd_16ns_16ns_16_3_no_dsp_1_U1164 hadd_16ns_16ns_16_3_no_dsp_1_U1165 hadd_16ns_16ns_16_3_no_dsp_1_U1166 hadd_16ns_16ns_16_3_no_dsp_1_U1167 hadd_16ns_16ns_16_3_no_dsp_1_U1168 hadd_16ns_16ns_16_3_no_dsp_1_U1169 hadd_16ns_16ns_16_3_no_dsp_1_U1170 hadd_16ns_16ns_16_3_no_dsp_1_U1171 hadd_16ns_16ns_16_3_no_dsp_1_U1172 hadd_16ns_16ns_16_3_no_dsp_1_U1173 hadd_16ns_16ns_16_3_no_dsp_1_U1174 hadd_16ns_16ns_16_3_no_dsp_1_U1175 hadd_16ns_16ns_16_3_no_dsp_1_U1176 hadd_16ns_16ns_16_3_no_dsp_1_U1177"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_15_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32_fu_66",
                  "BindInstances": "icmp_ln109_fu_465_p2 add_ln109_fu_471_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1185 hadd_16ns_16ns_16_3_no_dsp_1_U1186 hadd_16ns_16ns_16_3_no_dsp_1_U1187 hadd_16ns_16ns_16_3_no_dsp_1_U1188 hadd_16ns_16ns_16_3_no_dsp_1_U1189 hadd_16ns_16ns_16_3_no_dsp_1_U1190 hadd_16ns_16ns_16_3_no_dsp_1_U1191 hadd_16ns_16ns_16_3_no_dsp_1_U1192 hadd_16ns_16ns_16_3_no_dsp_1_U1193 hadd_16ns_16ns_16_3_no_dsp_1_U1194 hadd_16ns_16ns_16_3_no_dsp_1_U1195 hadd_16ns_16ns_16_3_no_dsp_1_U1196 hadd_16ns_16ns_16_3_no_dsp_1_U1197 hadd_16ns_16ns_16_3_no_dsp_1_U1198 hadd_16ns_16ns_16_3_no_dsp_1_U1199 hadd_16ns_16ns_16_3_no_dsp_1_U1200 hadd_16ns_16ns_16_3_no_dsp_1_U1201 hadd_16ns_16ns_16_3_no_dsp_1_U1202 hadd_16ns_16ns_16_3_no_dsp_1_U1203 hadd_16ns_16ns_16_3_no_dsp_1_U1204 hadd_16ns_16ns_16_3_no_dsp_1_U1205 hadd_16ns_16ns_16_3_no_dsp_1_U1206 hadd_16ns_16ns_16_3_no_dsp_1_U1207 hadd_16ns_16ns_16_3_no_dsp_1_U1208 hadd_16ns_16ns_16_3_no_dsp_1_U1209 hadd_16ns_16ns_16_3_no_dsp_1_U1210 hadd_16ns_16ns_16_3_no_dsp_1_U1211 hadd_16ns_16ns_16_3_no_dsp_1_U1212 hadd_16ns_16ns_16_3_no_dsp_1_U1213 hadd_16ns_16ns_16_3_no_dsp_1_U1214 hadd_16ns_16ns_16_3_no_dsp_1_U1215 hadd_16ns_16ns_16_3_no_dsp_1_U1216"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_23_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16_fu_66",
                  "BindInstances": "icmp_ln124_fu_273_p2 add_ln124_fu_279_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1224 hadd_16ns_16ns_16_3_no_dsp_1_U1225 hadd_16ns_16ns_16_3_no_dsp_1_U1226 hadd_16ns_16ns_16_3_no_dsp_1_U1227 hadd_16ns_16ns_16_3_no_dsp_1_U1228 hadd_16ns_16ns_16_3_no_dsp_1_U1229 hadd_16ns_16ns_16_3_no_dsp_1_U1230 hadd_16ns_16ns_16_3_no_dsp_1_U1231 hadd_16ns_16ns_16_3_no_dsp_1_U1232 hadd_16ns_16ns_16_3_no_dsp_1_U1233 hadd_16ns_16ns_16_3_no_dsp_1_U1234 hadd_16ns_16ns_16_3_no_dsp_1_U1235 hadd_16ns_16ns_16_3_no_dsp_1_U1236 hadd_16ns_16ns_16_3_no_dsp_1_U1237 hadd_16ns_16ns_16_3_no_dsp_1_U1238 hadd_16ns_16ns_16_3_no_dsp_1_U1239"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_31_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8_fu_66",
                  "BindInstances": "icmp_ln139_fu_177_p2 add_ln139_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1247 hadd_16ns_16ns_16_3_no_dsp_1_U1248 hadd_16ns_16ns_16_3_no_dsp_1_U1249 hadd_16ns_16ns_16_3_no_dsp_1_U1250 hadd_16ns_16ns_16_3_no_dsp_1_U1251 hadd_16ns_16ns_16_3_no_dsp_1_U1252 hadd_16ns_16ns_16_3_no_dsp_1_U1253 hadd_16ns_16ns_16_3_no_dsp_1_U1254"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_11_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4_fu_66",
                  "BindInstances": "icmp_ln153_fu_129_p2 add_ln153_fu_135_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1262 hadd_16ns_16ns_16_3_no_dsp_1_U1263 hadd_16ns_16ns_16_3_no_dsp_1_U1264 hadd_16ns_16ns_16_3_no_dsp_1_U1265"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_19_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2_fu_66",
                  "BindInstances": "icmp_ln168_fu_105_p2 add_ln168_fu_111_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1273 hadd_16ns_16ns_16_3_no_dsp_1_U1274"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_U0",
              "BindInstances": "sub_ln59_fu_73_p2 sub_ln59_27_fu_89_p2 select_ln59_fu_105_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1_fu_54",
                  "BindInstances": "icmp_ln182_fu_177_p2 add_ln182_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1282 hptodp_16ns_64_1_no_dsp_1_U1283 sub_ln195_fu_274_p2 select_ln195_fu_280_p3 icmp_ln195_fu_288_p2 sub_ln195_5_fu_294_p2 icmp_ln195_32_fu_308_p2 add_ln195_fu_314_p2 sub_ln195_6_fu_324_p2 select_ln195_11_fu_330_p3 icmp_ln195_33_fu_459_p2 icmp_ln195_34_fu_464_p2 select_ln195_16_fu_469_p3 ashr_ln195_fu_479_p2 select_ln195_12_fu_488_p3 icmp_ln195_35_fu_342_p2 icmp_ln195_36_fu_358_p2 shl_ln195_fu_496_p2 ref_tmp_i_i_0_i_fu_564_p6 tmp_566_fu_370_p2 bitselect_1ns_54ns_6ns_1_1_1_U1284 cond63_i_i_fu_508_p3 add_ln195_12_fu_525_p2 xor_ln195_fu_539_p2 xor_ln195_16_fu_545_p2 and_ln195_25_fu_551_p2 sparsemux_7_2_32_1_1_U1286 and_ln195_26_fu_583_p2 carry_1_i_i_fu_589_p2 add_ln195_13_fu_390_p2 icmp_ln195_37_fu_406_p2 add_ln195_14_fu_412_p2 add_ln195_15_fu_595_p2 icmp_ln195_38_fu_422_p2 xor_ln195_23_fu_608_p2 icmp_ln195_39_fu_436_p2 bitselect_1ns_54ns_6ns_1_1_1_U1285 lD_0_i_i_fu_450_p2 icmp_ln195_40_fu_613_p2 icmp_ln195_41_fu_619_p2 neg_src_0_i_i_fu_838_p2 lshr_ln195_fu_633_p2 lshr_ln195_3_fu_638_p2 icmp_ln195_42_fu_644_p2 xor_ln195_24_fu_658_p2 Range2_all_ones_1_i_i_fu_664_p3 and_ln195_17_fu_672_p2 Range1_all_ones_2_i_i_fu_742_p2 xor_ln195_15_fu_683_p2 icmp_ln195_43_fu_688_p2 Range1_all_zeros_2_i_i_fu_761_p2 icmp_ln195_44_fu_700_p2 icmp_ln195_45_fu_706_p2 Range1_all_zeros_2_i_i_fu_761_p6 xor_ln195_25_fu_717_p2 or_ln195_10_fu_723_p2 and_ln195_27_fu_728_p2 sparsemux_7_2_1_1_1_U1287 sparsemux_7_2_1_1_1_U1288 select_ln195_14_fu_785_p3 or_ln195_7_fu_790_p2 and_ln195_20_fu_794_p2 cond189_i_i_fu_799_p3 and_ln195_21_fu_805_p2 neg_src_0_i_i_fu_838_p4 not_icmp_ln195_4135_fu_815_p2 deleted_ones_0_i_i_fu_820_p2 and_ln195_28_fu_826_p2 sparsemux_7_2_1_1_1_U1289 xor_ln195_19_fu_858_p2 and_ln195_29_fu_864_p2 or_ln195_8_fu_869_p2 xor_ln195_20_fu_874_p2 and_ln195_22_fu_879_p2 and_ln195_23_fu_885_p2 xor_ln195_21_fu_890_p2 and_ln195_24_fu_896_p2 or_ln195_9_fu_902_p2 ref_tmp_i_i_4_i_fu_939_p4 xor_ln195_22_fu_916_p2 and_ln195_30_fu_921_p2 and_ln195_31_fu_927_p2 sparsemux_7_2_32_1_1_U1290"
                }]
            }
          ]
        },
        {
          "ModuleName": "Mul_Adder_Tree_128_6",
          "InstanceName": "Mul_Adder_Tree_128_6_U0",
          "BindInstances": "pass_128_i_U mul_loc_c6_U pass_64_i_U mul_loc_c5_U pass_32_i_U mul_loc_c4_U pass_16_i_U mul_loc_c3_U pass_8_i_U mul_loc_c2_U pass_4_i_U mul_loc_c1_U pass_2_i_U mul_loc_c_U",
          "Instances": [
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_17",
              "InstanceName": "Mul_Adder_Tree_128_Loop_mul_proc_17_U0",
              "BindInstances": "sub_ln59_fu_93_p2 sub_ln59_6_fu_109_p2 select_ln59_fu_125_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul_fu_68",
                  "BindInstances": "icmp_ln63_fu_2205_p2 add_ln63_fu_2211_p2 sitofp_32s_32_3_no_dsp_1_U1334 sptohp_32ns_16_1_no_dsp_1_U1462 hmul_16ns_16ns_16_1_full_dsp_1_U1590 sitofp_32s_32_3_no_dsp_1_U1335 sptohp_32ns_16_1_no_dsp_1_U1463 hmul_16ns_16ns_16_1_full_dsp_1_U1591 sitofp_32s_32_3_no_dsp_1_U1336 sptohp_32ns_16_1_no_dsp_1_U1464 hmul_16ns_16ns_16_1_full_dsp_1_U1592 sitofp_32s_32_3_no_dsp_1_U1337 sptohp_32ns_16_1_no_dsp_1_U1465 hmul_16ns_16ns_16_1_full_dsp_1_U1593 sitofp_32s_32_3_no_dsp_1_U1338 sptohp_32ns_16_1_no_dsp_1_U1466 hmul_16ns_16ns_16_1_full_dsp_1_U1594 sitofp_32s_32_3_no_dsp_1_U1339 sptohp_32ns_16_1_no_dsp_1_U1467 hmul_16ns_16ns_16_1_full_dsp_1_U1595 sitofp_32s_32_3_no_dsp_1_U1340 sptohp_32ns_16_1_no_dsp_1_U1468 hmul_16ns_16ns_16_1_full_dsp_1_U1596 sitofp_32s_32_3_no_dsp_1_U1341 sptohp_32ns_16_1_no_dsp_1_U1469 hmul_16ns_16ns_16_1_full_dsp_1_U1597 sitofp_32s_32_3_no_dsp_1_U1342 sptohp_32ns_16_1_no_dsp_1_U1470 hmul_16ns_16ns_16_1_full_dsp_1_U1598 sitofp_32s_32_3_no_dsp_1_U1343 sptohp_32ns_16_1_no_dsp_1_U1471 hmul_16ns_16ns_16_1_full_dsp_1_U1599 sitofp_32s_32_3_no_dsp_1_U1344 sptohp_32ns_16_1_no_dsp_1_U1472 hmul_16ns_16ns_16_1_full_dsp_1_U1600 sitofp_32s_32_3_no_dsp_1_U1345 sptohp_32ns_16_1_no_dsp_1_U1473 hmul_16ns_16ns_16_1_full_dsp_1_U1601 sitofp_32s_32_3_no_dsp_1_U1346 sptohp_32ns_16_1_no_dsp_1_U1474 hmul_16ns_16ns_16_1_full_dsp_1_U1602 sitofp_32s_32_3_no_dsp_1_U1347 sptohp_32ns_16_1_no_dsp_1_U1475 hmul_16ns_16ns_16_1_full_dsp_1_U1603 sitofp_32s_32_3_no_dsp_1_U1348 sptohp_32ns_16_1_no_dsp_1_U1476 hmul_16ns_16ns_16_1_full_dsp_1_U1604 sitofp_32s_32_3_no_dsp_1_U1349 sptohp_32ns_16_1_no_dsp_1_U1477 hmul_16ns_16ns_16_1_full_dsp_1_U1605 sitofp_32s_32_3_no_dsp_1_U1350 sptohp_32ns_16_1_no_dsp_1_U1478 hmul_16ns_16ns_16_1_full_dsp_1_U1606 sitofp_32s_32_3_no_dsp_1_U1351 sptohp_32ns_16_1_no_dsp_1_U1479 hmul_16ns_16ns_16_1_full_dsp_1_U1607 sitofp_32s_32_3_no_dsp_1_U1352 sptohp_32ns_16_1_no_dsp_1_U1480 hmul_16ns_16ns_16_1_full_dsp_1_U1608 sitofp_32s_32_3_no_dsp_1_U1353 sptohp_32ns_16_1_no_dsp_1_U1481 hmul_16ns_16ns_16_1_full_dsp_1_U1609 sitofp_32s_32_3_no_dsp_1_U1354 sptohp_32ns_16_1_no_dsp_1_U1482 hmul_16ns_16ns_16_1_full_dsp_1_U1610 sitofp_32s_32_3_no_dsp_1_U1355 sptohp_32ns_16_1_no_dsp_1_U1483 hmul_16ns_16ns_16_1_full_dsp_1_U1611 sitofp_32s_32_3_no_dsp_1_U1356 sptohp_32ns_16_1_no_dsp_1_U1484 hmul_16ns_16ns_16_1_full_dsp_1_U1612 sitofp_32s_32_3_no_dsp_1_U1357 sptohp_32ns_16_1_no_dsp_1_U1485 hmul_16ns_16ns_16_1_full_dsp_1_U1613 sitofp_32s_32_3_no_dsp_1_U1358 sptohp_32ns_16_1_no_dsp_1_U1486 hmul_16ns_16ns_16_1_full_dsp_1_U1614 sitofp_32s_32_3_no_dsp_1_U1359 sptohp_32ns_16_1_no_dsp_1_U1487 hmul_16ns_16ns_16_1_full_dsp_1_U1615 sitofp_32s_32_3_no_dsp_1_U1360 sptohp_32ns_16_1_no_dsp_1_U1488 hmul_16ns_16ns_16_1_full_dsp_1_U1616 sitofp_32s_32_3_no_dsp_1_U1361 sptohp_32ns_16_1_no_dsp_1_U1489 hmul_16ns_16ns_16_1_full_dsp_1_U1617 sitofp_32s_32_3_no_dsp_1_U1362 sptohp_32ns_16_1_no_dsp_1_U1490 hmul_16ns_16ns_16_1_full_dsp_1_U1618 sitofp_32s_32_3_no_dsp_1_U1363 sptohp_32ns_16_1_no_dsp_1_U1491 hmul_16ns_16ns_16_1_full_dsp_1_U1619 sitofp_32s_32_3_no_dsp_1_U1364 sptohp_32ns_16_1_no_dsp_1_U1492 hmul_16ns_16ns_16_1_full_dsp_1_U1620 sitofp_32s_32_3_no_dsp_1_U1365 sptohp_32ns_16_1_no_dsp_1_U1493 hmul_16ns_16ns_16_1_full_dsp_1_U1621 sitofp_32s_32_3_no_dsp_1_U1366 sptohp_32ns_16_1_no_dsp_1_U1494 hmul_16ns_16ns_16_1_full_dsp_1_U1622 sitofp_32s_32_3_no_dsp_1_U1367 sptohp_32ns_16_1_no_dsp_1_U1495 hmul_16ns_16ns_16_1_full_dsp_1_U1623 sitofp_32s_32_3_no_dsp_1_U1368 sptohp_32ns_16_1_no_dsp_1_U1496 hmul_16ns_16ns_16_1_full_dsp_1_U1624 sitofp_32s_32_3_no_dsp_1_U1369 sptohp_32ns_16_1_no_dsp_1_U1497 hmul_16ns_16ns_16_1_full_dsp_1_U1625 sitofp_32s_32_3_no_dsp_1_U1370 sptohp_32ns_16_1_no_dsp_1_U1498 hmul_16ns_16ns_16_1_full_dsp_1_U1626 sitofp_32s_32_3_no_dsp_1_U1371 sptohp_32ns_16_1_no_dsp_1_U1499 hmul_16ns_16ns_16_1_full_dsp_1_U1627 sitofp_32s_32_3_no_dsp_1_U1372 sptohp_32ns_16_1_no_dsp_1_U1500 hmul_16ns_16ns_16_1_full_dsp_1_U1628 sitofp_32s_32_3_no_dsp_1_U1373 sptohp_32ns_16_1_no_dsp_1_U1501 hmul_16ns_16ns_16_1_full_dsp_1_U1629 sitofp_32s_32_3_no_dsp_1_U1374 sptohp_32ns_16_1_no_dsp_1_U1502 hmul_16ns_16ns_16_1_full_dsp_1_U1630 sitofp_32s_32_3_no_dsp_1_U1375 sptohp_32ns_16_1_no_dsp_1_U1503 hmul_16ns_16ns_16_1_full_dsp_1_U1631 sitofp_32s_32_3_no_dsp_1_U1376 sptohp_32ns_16_1_no_dsp_1_U1504 hmul_16ns_16ns_16_1_full_dsp_1_U1632 sitofp_32s_32_3_no_dsp_1_U1377 sptohp_32ns_16_1_no_dsp_1_U1505 hmul_16ns_16ns_16_1_full_dsp_1_U1633 sitofp_32s_32_3_no_dsp_1_U1378 sptohp_32ns_16_1_no_dsp_1_U1506 hmul_16ns_16ns_16_1_full_dsp_1_U1634 sitofp_32s_32_3_no_dsp_1_U1379 sptohp_32ns_16_1_no_dsp_1_U1507 hmul_16ns_16ns_16_1_full_dsp_1_U1635 sitofp_32s_32_3_no_dsp_1_U1380 sptohp_32ns_16_1_no_dsp_1_U1508 hmul_16ns_16ns_16_1_full_dsp_1_U1636 sitofp_32s_32_3_no_dsp_1_U1381 sptohp_32ns_16_1_no_dsp_1_U1509 hmul_16ns_16ns_16_1_full_dsp_1_U1637 sitofp_32s_32_3_no_dsp_1_U1382 sptohp_32ns_16_1_no_dsp_1_U1510 hmul_16ns_16ns_16_1_full_dsp_1_U1638 sitofp_32s_32_3_no_dsp_1_U1383 sptohp_32ns_16_1_no_dsp_1_U1511 hmul_16ns_16ns_16_1_full_dsp_1_U1639 sitofp_32s_32_3_no_dsp_1_U1384 sptohp_32ns_16_1_no_dsp_1_U1512 hmul_16ns_16ns_16_1_full_dsp_1_U1640 sitofp_32s_32_3_no_dsp_1_U1385 sptohp_32ns_16_1_no_dsp_1_U1513 hmul_16ns_16ns_16_1_full_dsp_1_U1641 sitofp_32s_32_3_no_dsp_1_U1386 sptohp_32ns_16_1_no_dsp_1_U1514 hmul_16ns_16ns_16_1_full_dsp_1_U1642 sitofp_32s_32_3_no_dsp_1_U1387 sptohp_32ns_16_1_no_dsp_1_U1515 hmul_16ns_16ns_16_1_full_dsp_1_U1643 sitofp_32s_32_3_no_dsp_1_U1388 sptohp_32ns_16_1_no_dsp_1_U1516 hmul_16ns_16ns_16_1_full_dsp_1_U1644 sitofp_32s_32_3_no_dsp_1_U1389 sptohp_32ns_16_1_no_dsp_1_U1517 hmul_16ns_16ns_16_1_full_dsp_1_U1645 sitofp_32s_32_3_no_dsp_1_U1390 sptohp_32ns_16_1_no_dsp_1_U1518 hmul_16ns_16ns_16_1_full_dsp_1_U1646 sitofp_32s_32_3_no_dsp_1_U1391 sptohp_32ns_16_1_no_dsp_1_U1519 hmul_16ns_16ns_16_1_full_dsp_1_U1647 sitofp_32s_32_3_no_dsp_1_U1392 sptohp_32ns_16_1_no_dsp_1_U1520 hmul_16ns_16ns_16_1_full_dsp_1_U1648 sitofp_32s_32_3_no_dsp_1_U1393 sptohp_32ns_16_1_no_dsp_1_U1521 hmul_16ns_16ns_16_1_full_dsp_1_U1649 sitofp_32s_32_3_no_dsp_1_U1394 sptohp_32ns_16_1_no_dsp_1_U1522 hmul_16ns_16ns_16_1_full_dsp_1_U1650 sitofp_32s_32_3_no_dsp_1_U1395 sptohp_32ns_16_1_no_dsp_1_U1523 hmul_16ns_16ns_16_1_full_dsp_1_U1651 sitofp_32s_32_3_no_dsp_1_U1396 sptohp_32ns_16_1_no_dsp_1_U1524 hmul_16ns_16ns_16_1_full_dsp_1_U1652 sitofp_32s_32_3_no_dsp_1_U1397 sptohp_32ns_16_1_no_dsp_1_U1525 hmul_16ns_16ns_16_1_full_dsp_1_U1653 sitofp_32s_32_3_no_dsp_1_U1398 sptohp_32ns_16_1_no_dsp_1_U1526 hmul_16ns_16ns_16_1_full_dsp_1_U1654 sitofp_32s_32_3_no_dsp_1_U1399 sptohp_32ns_16_1_no_dsp_1_U1527 hmul_16ns_16ns_16_1_full_dsp_1_U1655 sitofp_32s_32_3_no_dsp_1_U1400 sptohp_32ns_16_1_no_dsp_1_U1528 hmul_16ns_16ns_16_1_full_dsp_1_U1656 sitofp_32s_32_3_no_dsp_1_U1401 sptohp_32ns_16_1_no_dsp_1_U1529 hmul_16ns_16ns_16_1_full_dsp_1_U1657 sitofp_32s_32_3_no_dsp_1_U1402 sptohp_32ns_16_1_no_dsp_1_U1530 hmul_16ns_16ns_16_1_full_dsp_1_U1658 sitofp_32s_32_3_no_dsp_1_U1403 sptohp_32ns_16_1_no_dsp_1_U1531 hmul_16ns_16ns_16_1_full_dsp_1_U1659 sitofp_32s_32_3_no_dsp_1_U1404 sptohp_32ns_16_1_no_dsp_1_U1532 hmul_16ns_16ns_16_1_full_dsp_1_U1660 sitofp_32s_32_3_no_dsp_1_U1405 sptohp_32ns_16_1_no_dsp_1_U1533 hmul_16ns_16ns_16_1_full_dsp_1_U1661 sitofp_32s_32_3_no_dsp_1_U1406 sptohp_32ns_16_1_no_dsp_1_U1534 hmul_16ns_16ns_16_1_full_dsp_1_U1662 sitofp_32s_32_3_no_dsp_1_U1407 sptohp_32ns_16_1_no_dsp_1_U1535 hmul_16ns_16ns_16_1_full_dsp_1_U1663 sitofp_32s_32_3_no_dsp_1_U1408 sptohp_32ns_16_1_no_dsp_1_U1536 hmul_16ns_16ns_16_1_full_dsp_1_U1664 sitofp_32s_32_3_no_dsp_1_U1409 sptohp_32ns_16_1_no_dsp_1_U1537 hmul_16ns_16ns_16_1_full_dsp_1_U1665 sitofp_32s_32_3_no_dsp_1_U1410 sptohp_32ns_16_1_no_dsp_1_U1538 hmul_16ns_16ns_16_1_full_dsp_1_U1666 sitofp_32s_32_3_no_dsp_1_U1411 sptohp_32ns_16_1_no_dsp_1_U1539 hmul_16ns_16ns_16_1_full_dsp_1_U1667 sitofp_32s_32_3_no_dsp_1_U1412 sptohp_32ns_16_1_no_dsp_1_U1540 hmul_16ns_16ns_16_1_full_dsp_1_U1668 sitofp_32s_32_3_no_dsp_1_U1413 sptohp_32ns_16_1_no_dsp_1_U1541 hmul_16ns_16ns_16_1_full_dsp_1_U1669 sitofp_32s_32_3_no_dsp_1_U1414 sptohp_32ns_16_1_no_dsp_1_U1542 hmul_16ns_16ns_16_1_full_dsp_1_U1670 sitofp_32s_32_3_no_dsp_1_U1415 sptohp_32ns_16_1_no_dsp_1_U1543 hmul_16ns_16ns_16_1_full_dsp_1_U1671 sitofp_32s_32_3_no_dsp_1_U1416 sptohp_32ns_16_1_no_dsp_1_U1544 hmul_16ns_16ns_16_1_full_dsp_1_U1672 sitofp_32s_32_3_no_dsp_1_U1417 sptohp_32ns_16_1_no_dsp_1_U1545 hmul_16ns_16ns_16_1_full_dsp_1_U1673 sitofp_32s_32_3_no_dsp_1_U1418 sptohp_32ns_16_1_no_dsp_1_U1546 hmul_16ns_16ns_16_1_full_dsp_1_U1674 sitofp_32s_32_3_no_dsp_1_U1419 sptohp_32ns_16_1_no_dsp_1_U1547 hmul_16ns_16ns_16_1_full_dsp_1_U1675 sitofp_32s_32_3_no_dsp_1_U1420 sptohp_32ns_16_1_no_dsp_1_U1548 hmul_16ns_16ns_16_1_full_dsp_1_U1676 sitofp_32s_32_3_no_dsp_1_U1421 sptohp_32ns_16_1_no_dsp_1_U1549 hmul_16ns_16ns_16_1_full_dsp_1_U1677 sitofp_32s_32_3_no_dsp_1_U1422 sptohp_32ns_16_1_no_dsp_1_U1550 hmul_16ns_16ns_16_1_full_dsp_1_U1678 sitofp_32s_32_3_no_dsp_1_U1423 sptohp_32ns_16_1_no_dsp_1_U1551 hmul_16ns_16ns_16_1_full_dsp_1_U1679 sitofp_32s_32_3_no_dsp_1_U1424 sptohp_32ns_16_1_no_dsp_1_U1552 hmul_16ns_16ns_16_1_full_dsp_1_U1680 sitofp_32s_32_3_no_dsp_1_U1425 sptohp_32ns_16_1_no_dsp_1_U1553 hmul_16ns_16ns_16_1_full_dsp_1_U1681 sitofp_32s_32_3_no_dsp_1_U1426 sptohp_32ns_16_1_no_dsp_1_U1554 hmul_16ns_16ns_16_1_full_dsp_1_U1682 sitofp_32s_32_3_no_dsp_1_U1427 sptohp_32ns_16_1_no_dsp_1_U1555 hmul_16ns_16ns_16_1_full_dsp_1_U1683 sitofp_32s_32_3_no_dsp_1_U1428 sptohp_32ns_16_1_no_dsp_1_U1556 hmul_16ns_16ns_16_1_full_dsp_1_U1684 sitofp_32s_32_3_no_dsp_1_U1429 sptohp_32ns_16_1_no_dsp_1_U1557 hmul_16ns_16ns_16_1_full_dsp_1_U1685 sitofp_32s_32_3_no_dsp_1_U1430 sptohp_32ns_16_1_no_dsp_1_U1558 hmul_16ns_16ns_16_1_full_dsp_1_U1686 sitofp_32s_32_3_no_dsp_1_U1431 sptohp_32ns_16_1_no_dsp_1_U1559 hmul_16ns_16ns_16_1_full_dsp_1_U1687 sitofp_32s_32_3_no_dsp_1_U1432 sptohp_32ns_16_1_no_dsp_1_U1560 hmul_16ns_16ns_16_1_full_dsp_1_U1688 sitofp_32s_32_3_no_dsp_1_U1433 sptohp_32ns_16_1_no_dsp_1_U1561 hmul_16ns_16ns_16_1_full_dsp_1_U1689 sitofp_32s_32_3_no_dsp_1_U1434 sptohp_32ns_16_1_no_dsp_1_U1562 hmul_16ns_16ns_16_1_full_dsp_1_U1690 sitofp_32s_32_3_no_dsp_1_U1435 sptohp_32ns_16_1_no_dsp_1_U1563 hmul_16ns_16ns_16_1_full_dsp_1_U1691 sitofp_32s_32_3_no_dsp_1_U1436 sptohp_32ns_16_1_no_dsp_1_U1564 hmul_16ns_16ns_16_1_full_dsp_1_U1692 sitofp_32s_32_3_no_dsp_1_U1437 sptohp_32ns_16_1_no_dsp_1_U1565 hmul_16ns_16ns_16_1_full_dsp_1_U1693 sitofp_32s_32_3_no_dsp_1_U1438 sptohp_32ns_16_1_no_dsp_1_U1566 hmul_16ns_16ns_16_1_full_dsp_1_U1694 sitofp_32s_32_3_no_dsp_1_U1439 sptohp_32ns_16_1_no_dsp_1_U1567 hmul_16ns_16ns_16_1_full_dsp_1_U1695 sitofp_32s_32_3_no_dsp_1_U1440 sptohp_32ns_16_1_no_dsp_1_U1568 hmul_16ns_16ns_16_1_full_dsp_1_U1696 sitofp_32s_32_3_no_dsp_1_U1441 sptohp_32ns_16_1_no_dsp_1_U1569 hmul_16ns_16ns_16_1_full_dsp_1_U1697 sitofp_32s_32_3_no_dsp_1_U1442 sptohp_32ns_16_1_no_dsp_1_U1570 hmul_16ns_16ns_16_1_full_dsp_1_U1698 sitofp_32s_32_3_no_dsp_1_U1443 sptohp_32ns_16_1_no_dsp_1_U1571 hmul_16ns_16ns_16_1_full_dsp_1_U1699 sitofp_32s_32_3_no_dsp_1_U1444 sptohp_32ns_16_1_no_dsp_1_U1572 hmul_16ns_16ns_16_1_full_dsp_1_U1700 sitofp_32s_32_3_no_dsp_1_U1445 sptohp_32ns_16_1_no_dsp_1_U1573 hmul_16ns_16ns_16_1_full_dsp_1_U1701 sitofp_32s_32_3_no_dsp_1_U1446 sptohp_32ns_16_1_no_dsp_1_U1574 hmul_16ns_16ns_16_1_full_dsp_1_U1702 sitofp_32s_32_3_no_dsp_1_U1447 sptohp_32ns_16_1_no_dsp_1_U1575 hmul_16ns_16ns_16_1_full_dsp_1_U1703 sitofp_32s_32_3_no_dsp_1_U1448 sptohp_32ns_16_1_no_dsp_1_U1576 hmul_16ns_16ns_16_1_full_dsp_1_U1704 sitofp_32s_32_3_no_dsp_1_U1449 sptohp_32ns_16_1_no_dsp_1_U1577 hmul_16ns_16ns_16_1_full_dsp_1_U1705 sitofp_32s_32_3_no_dsp_1_U1450 sptohp_32ns_16_1_no_dsp_1_U1578 hmul_16ns_16ns_16_1_full_dsp_1_U1706 sitofp_32s_32_3_no_dsp_1_U1451 sptohp_32ns_16_1_no_dsp_1_U1579 hmul_16ns_16ns_16_1_full_dsp_1_U1707 sitofp_32s_32_3_no_dsp_1_U1452 sptohp_32ns_16_1_no_dsp_1_U1580 hmul_16ns_16ns_16_1_full_dsp_1_U1708 sitofp_32s_32_3_no_dsp_1_U1453 sptohp_32ns_16_1_no_dsp_1_U1581 hmul_16ns_16ns_16_1_full_dsp_1_U1709 sitofp_32s_32_3_no_dsp_1_U1454 sptohp_32ns_16_1_no_dsp_1_U1582 hmul_16ns_16ns_16_1_full_dsp_1_U1710 sitofp_32s_32_3_no_dsp_1_U1455 sptohp_32ns_16_1_no_dsp_1_U1583 hmul_16ns_16ns_16_1_full_dsp_1_U1711 sitofp_32s_32_3_no_dsp_1_U1456 sptohp_32ns_16_1_no_dsp_1_U1584 hmul_16ns_16ns_16_1_full_dsp_1_U1712 sitofp_32s_32_3_no_dsp_1_U1457 sptohp_32ns_16_1_no_dsp_1_U1585 hmul_16ns_16ns_16_1_full_dsp_1_U1713 sitofp_32s_32_3_no_dsp_1_U1458 sptohp_32ns_16_1_no_dsp_1_U1586 hmul_16ns_16ns_16_1_full_dsp_1_U1714 sitofp_32s_32_3_no_dsp_1_U1459 sptohp_32ns_16_1_no_dsp_1_U1587 hmul_16ns_16ns_16_1_full_dsp_1_U1715 sitofp_32s_32_3_no_dsp_1_U1460 sptohp_32ns_16_1_no_dsp_1_U1588 hmul_16ns_16ns_16_1_full_dsp_1_U1716 sitofp_32s_32_3_no_dsp_1_U1461 sptohp_32ns_16_1_no_dsp_1_U1589 hmul_16ns_16ns_16_1_full_dsp_1_U1717"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_34_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64_fu_66",
                  "BindInstances": "icmp_ln95_fu_849_p2 add_ln95_fu_855_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1727 hadd_16ns_16ns_16_3_no_dsp_1_U1728 hadd_16ns_16ns_16_3_no_dsp_1_U1729 hadd_16ns_16ns_16_3_no_dsp_1_U1730 hadd_16ns_16ns_16_3_no_dsp_1_U1731 hadd_16ns_16ns_16_3_no_dsp_1_U1732 hadd_16ns_16ns_16_3_no_dsp_1_U1733 hadd_16ns_16ns_16_3_no_dsp_1_U1734 hadd_16ns_16ns_16_3_no_dsp_1_U1735 hadd_16ns_16ns_16_3_no_dsp_1_U1736 hadd_16ns_16ns_16_3_no_dsp_1_U1737 hadd_16ns_16ns_16_3_no_dsp_1_U1738 hadd_16ns_16ns_16_3_no_dsp_1_U1739 hadd_16ns_16ns_16_3_no_dsp_1_U1740 hadd_16ns_16ns_16_3_no_dsp_1_U1741 hadd_16ns_16ns_16_3_no_dsp_1_U1742 hadd_16ns_16ns_16_3_no_dsp_1_U1743 hadd_16ns_16ns_16_3_no_dsp_1_U1744 hadd_16ns_16ns_16_3_no_dsp_1_U1745 hadd_16ns_16ns_16_3_no_dsp_1_U1746 hadd_16ns_16ns_16_3_no_dsp_1_U1747 hadd_16ns_16ns_16_3_no_dsp_1_U1748 hadd_16ns_16ns_16_3_no_dsp_1_U1749 hadd_16ns_16ns_16_3_no_dsp_1_U1750 hadd_16ns_16ns_16_3_no_dsp_1_U1751 hadd_16ns_16ns_16_3_no_dsp_1_U1752 hadd_16ns_16ns_16_3_no_dsp_1_U1753 hadd_16ns_16ns_16_3_no_dsp_1_U1754 hadd_16ns_16ns_16_3_no_dsp_1_U1755 hadd_16ns_16ns_16_3_no_dsp_1_U1756 hadd_16ns_16ns_16_3_no_dsp_1_U1757 hadd_16ns_16ns_16_3_no_dsp_1_U1758 hadd_16ns_16ns_16_3_no_dsp_1_U1759 hadd_16ns_16ns_16_3_no_dsp_1_U1760 hadd_16ns_16ns_16_3_no_dsp_1_U1761 hadd_16ns_16ns_16_3_no_dsp_1_U1762 hadd_16ns_16ns_16_3_no_dsp_1_U1763 hadd_16ns_16ns_16_3_no_dsp_1_U1764 hadd_16ns_16ns_16_3_no_dsp_1_U1765 hadd_16ns_16ns_16_3_no_dsp_1_U1766 hadd_16ns_16ns_16_3_no_dsp_1_U1767 hadd_16ns_16ns_16_3_no_dsp_1_U1768 hadd_16ns_16ns_16_3_no_dsp_1_U1769 hadd_16ns_16ns_16_3_no_dsp_1_U1770 hadd_16ns_16ns_16_3_no_dsp_1_U1771 hadd_16ns_16ns_16_3_no_dsp_1_U1772 hadd_16ns_16ns_16_3_no_dsp_1_U1773 hadd_16ns_16ns_16_3_no_dsp_1_U1774 hadd_16ns_16ns_16_3_no_dsp_1_U1775 hadd_16ns_16ns_16_3_no_dsp_1_U1776 hadd_16ns_16ns_16_3_no_dsp_1_U1777 hadd_16ns_16ns_16_3_no_dsp_1_U1778 hadd_16ns_16ns_16_3_no_dsp_1_U1779 hadd_16ns_16ns_16_3_no_dsp_1_U1780 hadd_16ns_16ns_16_3_no_dsp_1_U1781 hadd_16ns_16ns_16_3_no_dsp_1_U1782 hadd_16ns_16ns_16_3_no_dsp_1_U1783 hadd_16ns_16ns_16_3_no_dsp_1_U1784 hadd_16ns_16ns_16_3_no_dsp_1_U1785 hadd_16ns_16ns_16_3_no_dsp_1_U1786 hadd_16ns_16ns_16_3_no_dsp_1_U1787 hadd_16ns_16ns_16_3_no_dsp_1_U1788 hadd_16ns_16ns_16_3_no_dsp_1_U1789 hadd_16ns_16ns_16_3_no_dsp_1_U1790"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_14_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32_fu_66",
                  "BindInstances": "icmp_ln109_fu_465_p2 add_ln109_fu_471_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1798 hadd_16ns_16ns_16_3_no_dsp_1_U1799 hadd_16ns_16ns_16_3_no_dsp_1_U1800 hadd_16ns_16ns_16_3_no_dsp_1_U1801 hadd_16ns_16ns_16_3_no_dsp_1_U1802 hadd_16ns_16ns_16_3_no_dsp_1_U1803 hadd_16ns_16ns_16_3_no_dsp_1_U1804 hadd_16ns_16ns_16_3_no_dsp_1_U1805 hadd_16ns_16ns_16_3_no_dsp_1_U1806 hadd_16ns_16ns_16_3_no_dsp_1_U1807 hadd_16ns_16ns_16_3_no_dsp_1_U1808 hadd_16ns_16ns_16_3_no_dsp_1_U1809 hadd_16ns_16ns_16_3_no_dsp_1_U1810 hadd_16ns_16ns_16_3_no_dsp_1_U1811 hadd_16ns_16ns_16_3_no_dsp_1_U1812 hadd_16ns_16ns_16_3_no_dsp_1_U1813 hadd_16ns_16ns_16_3_no_dsp_1_U1814 hadd_16ns_16ns_16_3_no_dsp_1_U1815 hadd_16ns_16ns_16_3_no_dsp_1_U1816 hadd_16ns_16ns_16_3_no_dsp_1_U1817 hadd_16ns_16ns_16_3_no_dsp_1_U1818 hadd_16ns_16ns_16_3_no_dsp_1_U1819 hadd_16ns_16ns_16_3_no_dsp_1_U1820 hadd_16ns_16ns_16_3_no_dsp_1_U1821 hadd_16ns_16ns_16_3_no_dsp_1_U1822 hadd_16ns_16ns_16_3_no_dsp_1_U1823 hadd_16ns_16ns_16_3_no_dsp_1_U1824 hadd_16ns_16ns_16_3_no_dsp_1_U1825 hadd_16ns_16ns_16_3_no_dsp_1_U1826 hadd_16ns_16ns_16_3_no_dsp_1_U1827 hadd_16ns_16ns_16_3_no_dsp_1_U1828 hadd_16ns_16ns_16_3_no_dsp_1_U1829"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_22_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16_fu_66",
                  "BindInstances": "icmp_ln124_fu_273_p2 add_ln124_fu_279_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1837 hadd_16ns_16ns_16_3_no_dsp_1_U1838 hadd_16ns_16ns_16_3_no_dsp_1_U1839 hadd_16ns_16ns_16_3_no_dsp_1_U1840 hadd_16ns_16ns_16_3_no_dsp_1_U1841 hadd_16ns_16ns_16_3_no_dsp_1_U1842 hadd_16ns_16ns_16_3_no_dsp_1_U1843 hadd_16ns_16ns_16_3_no_dsp_1_U1844 hadd_16ns_16ns_16_3_no_dsp_1_U1845 hadd_16ns_16ns_16_3_no_dsp_1_U1846 hadd_16ns_16ns_16_3_no_dsp_1_U1847 hadd_16ns_16ns_16_3_no_dsp_1_U1848 hadd_16ns_16ns_16_3_no_dsp_1_U1849 hadd_16ns_16ns_16_3_no_dsp_1_U1850 hadd_16ns_16ns_16_3_no_dsp_1_U1851 hadd_16ns_16ns_16_3_no_dsp_1_U1852"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_30_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8_fu_66",
                  "BindInstances": "icmp_ln139_fu_177_p2 add_ln139_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1860 hadd_16ns_16ns_16_3_no_dsp_1_U1861 hadd_16ns_16ns_16_3_no_dsp_1_U1862 hadd_16ns_16ns_16_3_no_dsp_1_U1863 hadd_16ns_16ns_16_3_no_dsp_1_U1864 hadd_16ns_16ns_16_3_no_dsp_1_U1865 hadd_16ns_16ns_16_3_no_dsp_1_U1866 hadd_16ns_16ns_16_3_no_dsp_1_U1867"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_10_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4_fu_66",
                  "BindInstances": "icmp_ln153_fu_129_p2 add_ln153_fu_135_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1875 hadd_16ns_16ns_16_3_no_dsp_1_U1876 hadd_16ns_16ns_16_3_no_dsp_1_U1877 hadd_16ns_16ns_16_3_no_dsp_1_U1878"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_18_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2_fu_66",
                  "BindInstances": "icmp_ln168_fu_105_p2 add_ln168_fu_111_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1886 hadd_16ns_16ns_16_3_no_dsp_1_U1887"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_U0",
              "BindInstances": "sub_ln59_fu_73_p2 sub_ln59_26_fu_89_p2 select_ln59_fu_105_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1_fu_54",
                  "BindInstances": "icmp_ln182_fu_177_p2 add_ln182_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U1895 hptodp_16ns_64_1_no_dsp_1_U1896 sub_ln195_fu_274_p2 select_ln195_fu_280_p3 icmp_ln195_fu_288_p2 sub_ln195_3_fu_294_p2 icmp_ln195_18_fu_308_p2 add_ln195_fu_314_p2 sub_ln195_4_fu_324_p2 select_ln195_6_fu_330_p3 icmp_ln195_19_fu_459_p2 icmp_ln195_20_fu_464_p2 select_ln195_11_fu_469_p3 ashr_ln195_fu_479_p2 select_ln195_7_fu_488_p3 icmp_ln195_21_fu_342_p2 icmp_ln195_22_fu_358_p2 shl_ln195_fu_496_p2 ref_tmp_i_i_0_i_fu_564_p6 tmp_557_fu_370_p2 bitselect_1ns_54ns_6ns_1_1_1_U1897 cond63_i_i_fu_508_p3 add_ln195_7_fu_525_p2 xor_ln195_fu_539_p2 xor_ln195_9_fu_545_p2 and_ln195_17_fu_551_p2 sparsemux_7_2_32_1_1_U1899 and_ln195_18_fu_583_p2 carry_1_i_i_fu_589_p2 add_ln195_8_fu_390_p2 icmp_ln195_23_fu_406_p2 add_ln195_9_fu_412_p2 add_ln195_10_fu_595_p2 icmp_ln195_24_fu_422_p2 xor_ln195_16_fu_608_p2 icmp_ln195_25_fu_436_p2 bitselect_1ns_54ns_6ns_1_1_1_U1898 lD_0_i_i_fu_450_p2 icmp_ln195_26_fu_613_p2 icmp_ln195_27_fu_619_p2 neg_src_0_i_i_fu_838_p2 lshr_ln195_fu_633_p2 lshr_ln195_2_fu_638_p2 icmp_ln195_28_fu_644_p2 xor_ln195_17_fu_658_p2 Range2_all_ones_1_i_i_fu_664_p3 and_ln195_9_fu_672_p2 Range1_all_ones_2_i_i_fu_742_p2 xor_ln195_8_fu_683_p2 icmp_ln195_29_fu_688_p2 Range1_all_zeros_2_i_i_fu_761_p2 icmp_ln195_30_fu_700_p2 icmp_ln195_31_fu_706_p2 Range1_all_zeros_2_i_i_fu_761_p6 xor_ln195_18_fu_717_p2 or_ln195_8_fu_723_p2 and_ln195_19_fu_728_p2 sparsemux_7_2_1_1_1_U1900 sparsemux_7_2_1_1_1_U1901 select_ln195_9_fu_785_p3 or_ln195_4_fu_790_p2 and_ln195_12_fu_794_p2 cond189_i_i_fu_799_p3 and_ln195_13_fu_805_p2 neg_src_0_i_i_fu_838_p4 not_icmp_ln195_2435_fu_815_p2 deleted_ones_0_i_i_fu_820_p2 and_ln195_20_fu_826_p2 sparsemux_7_2_1_1_1_U1902 xor_ln195_12_fu_858_p2 and_ln195_21_fu_864_p2 or_ln195_5_fu_869_p2 xor_ln195_13_fu_874_p2 and_ln195_14_fu_879_p2 and_ln195_15_fu_885_p2 xor_ln195_14_fu_890_p2 and_ln195_16_fu_896_p2 or_ln195_6_fu_902_p2 ref_tmp_i_i_4_i_fu_939_p4 xor_ln195_15_fu_916_p2 and_ln195_22_fu_921_p2 and_ln195_23_fu_927_p2 sparsemux_7_2_32_1_1_U1903"
                }]
            }
          ]
        },
        {
          "ModuleName": "Mul_Adder_Tree_128_8",
          "InstanceName": "Mul_Adder_Tree_128_8_U0",
          "BindInstances": "pass_128_i_U mul_loc_c6_U pass_64_i_U mul_loc_c5_U pass_32_i_U mul_loc_c4_U pass_16_i_U mul_loc_c3_U pass_8_i_U mul_loc_c2_U pass_4_i_U mul_loc_c1_U pass_2_i_U mul_loc_c_U",
          "Instances": [
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_mul_proc_U0",
              "BindInstances": "sub_ln59_fu_93_p2 sub_ln59_8_fu_109_p2 select_ln59_fu_125_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul_fu_68",
                  "BindInstances": "icmp_ln63_fu_2205_p2 add_ln63_fu_2211_p2 sitofp_32s_32_3_no_dsp_1_U1947 sptohp_32ns_16_1_no_dsp_1_U2075 hmul_16ns_16ns_16_1_full_dsp_1_U2203 sitofp_32s_32_3_no_dsp_1_U1948 sptohp_32ns_16_1_no_dsp_1_U2076 hmul_16ns_16ns_16_1_full_dsp_1_U2204 sitofp_32s_32_3_no_dsp_1_U1949 sptohp_32ns_16_1_no_dsp_1_U2077 hmul_16ns_16ns_16_1_full_dsp_1_U2205 sitofp_32s_32_3_no_dsp_1_U1950 sptohp_32ns_16_1_no_dsp_1_U2078 hmul_16ns_16ns_16_1_full_dsp_1_U2206 sitofp_32s_32_3_no_dsp_1_U1951 sptohp_32ns_16_1_no_dsp_1_U2079 hmul_16ns_16ns_16_1_full_dsp_1_U2207 sitofp_32s_32_3_no_dsp_1_U1952 sptohp_32ns_16_1_no_dsp_1_U2080 hmul_16ns_16ns_16_1_full_dsp_1_U2208 sitofp_32s_32_3_no_dsp_1_U1953 sptohp_32ns_16_1_no_dsp_1_U2081 hmul_16ns_16ns_16_1_full_dsp_1_U2209 sitofp_32s_32_3_no_dsp_1_U1954 sptohp_32ns_16_1_no_dsp_1_U2082 hmul_16ns_16ns_16_1_full_dsp_1_U2210 sitofp_32s_32_3_no_dsp_1_U1955 sptohp_32ns_16_1_no_dsp_1_U2083 hmul_16ns_16ns_16_1_full_dsp_1_U2211 sitofp_32s_32_3_no_dsp_1_U1956 sptohp_32ns_16_1_no_dsp_1_U2084 hmul_16ns_16ns_16_1_full_dsp_1_U2212 sitofp_32s_32_3_no_dsp_1_U1957 sptohp_32ns_16_1_no_dsp_1_U2085 hmul_16ns_16ns_16_1_full_dsp_1_U2213 sitofp_32s_32_3_no_dsp_1_U1958 sptohp_32ns_16_1_no_dsp_1_U2086 hmul_16ns_16ns_16_1_full_dsp_1_U2214 sitofp_32s_32_3_no_dsp_1_U1959 sptohp_32ns_16_1_no_dsp_1_U2087 hmul_16ns_16ns_16_1_full_dsp_1_U2215 sitofp_32s_32_3_no_dsp_1_U1960 sptohp_32ns_16_1_no_dsp_1_U2088 hmul_16ns_16ns_16_1_full_dsp_1_U2216 sitofp_32s_32_3_no_dsp_1_U1961 sptohp_32ns_16_1_no_dsp_1_U2089 hmul_16ns_16ns_16_1_full_dsp_1_U2217 sitofp_32s_32_3_no_dsp_1_U1962 sptohp_32ns_16_1_no_dsp_1_U2090 hmul_16ns_16ns_16_1_full_dsp_1_U2218 sitofp_32s_32_3_no_dsp_1_U1963 sptohp_32ns_16_1_no_dsp_1_U2091 hmul_16ns_16ns_16_1_full_dsp_1_U2219 sitofp_32s_32_3_no_dsp_1_U1964 sptohp_32ns_16_1_no_dsp_1_U2092 hmul_16ns_16ns_16_1_full_dsp_1_U2220 sitofp_32s_32_3_no_dsp_1_U1965 sptohp_32ns_16_1_no_dsp_1_U2093 hmul_16ns_16ns_16_1_full_dsp_1_U2221 sitofp_32s_32_3_no_dsp_1_U1966 sptohp_32ns_16_1_no_dsp_1_U2094 hmul_16ns_16ns_16_1_full_dsp_1_U2222 sitofp_32s_32_3_no_dsp_1_U1967 sptohp_32ns_16_1_no_dsp_1_U2095 hmul_16ns_16ns_16_1_full_dsp_1_U2223 sitofp_32s_32_3_no_dsp_1_U1968 sptohp_32ns_16_1_no_dsp_1_U2096 hmul_16ns_16ns_16_1_full_dsp_1_U2224 sitofp_32s_32_3_no_dsp_1_U1969 sptohp_32ns_16_1_no_dsp_1_U2097 hmul_16ns_16ns_16_1_full_dsp_1_U2225 sitofp_32s_32_3_no_dsp_1_U1970 sptohp_32ns_16_1_no_dsp_1_U2098 hmul_16ns_16ns_16_1_full_dsp_1_U2226 sitofp_32s_32_3_no_dsp_1_U1971 sptohp_32ns_16_1_no_dsp_1_U2099 hmul_16ns_16ns_16_1_full_dsp_1_U2227 sitofp_32s_32_3_no_dsp_1_U1972 sptohp_32ns_16_1_no_dsp_1_U2100 hmul_16ns_16ns_16_1_full_dsp_1_U2228 sitofp_32s_32_3_no_dsp_1_U1973 sptohp_32ns_16_1_no_dsp_1_U2101 hmul_16ns_16ns_16_1_full_dsp_1_U2229 sitofp_32s_32_3_no_dsp_1_U1974 sptohp_32ns_16_1_no_dsp_1_U2102 hmul_16ns_16ns_16_1_full_dsp_1_U2230 sitofp_32s_32_3_no_dsp_1_U1975 sptohp_32ns_16_1_no_dsp_1_U2103 hmul_16ns_16ns_16_1_full_dsp_1_U2231 sitofp_32s_32_3_no_dsp_1_U1976 sptohp_32ns_16_1_no_dsp_1_U2104 hmul_16ns_16ns_16_1_full_dsp_1_U2232 sitofp_32s_32_3_no_dsp_1_U1977 sptohp_32ns_16_1_no_dsp_1_U2105 hmul_16ns_16ns_16_1_full_dsp_1_U2233 sitofp_32s_32_3_no_dsp_1_U1978 sptohp_32ns_16_1_no_dsp_1_U2106 hmul_16ns_16ns_16_1_full_dsp_1_U2234 sitofp_32s_32_3_no_dsp_1_U1979 sptohp_32ns_16_1_no_dsp_1_U2107 hmul_16ns_16ns_16_1_full_dsp_1_U2235 sitofp_32s_32_3_no_dsp_1_U1980 sptohp_32ns_16_1_no_dsp_1_U2108 hmul_16ns_16ns_16_1_full_dsp_1_U2236 sitofp_32s_32_3_no_dsp_1_U1981 sptohp_32ns_16_1_no_dsp_1_U2109 hmul_16ns_16ns_16_1_full_dsp_1_U2237 sitofp_32s_32_3_no_dsp_1_U1982 sptohp_32ns_16_1_no_dsp_1_U2110 hmul_16ns_16ns_16_1_full_dsp_1_U2238 sitofp_32s_32_3_no_dsp_1_U1983 sptohp_32ns_16_1_no_dsp_1_U2111 hmul_16ns_16ns_16_1_full_dsp_1_U2239 sitofp_32s_32_3_no_dsp_1_U1984 sptohp_32ns_16_1_no_dsp_1_U2112 hmul_16ns_16ns_16_1_full_dsp_1_U2240 sitofp_32s_32_3_no_dsp_1_U1985 sptohp_32ns_16_1_no_dsp_1_U2113 hmul_16ns_16ns_16_1_full_dsp_1_U2241 sitofp_32s_32_3_no_dsp_1_U1986 sptohp_32ns_16_1_no_dsp_1_U2114 hmul_16ns_16ns_16_1_full_dsp_1_U2242 sitofp_32s_32_3_no_dsp_1_U1987 sptohp_32ns_16_1_no_dsp_1_U2115 hmul_16ns_16ns_16_1_full_dsp_1_U2243 sitofp_32s_32_3_no_dsp_1_U1988 sptohp_32ns_16_1_no_dsp_1_U2116 hmul_16ns_16ns_16_1_full_dsp_1_U2244 sitofp_32s_32_3_no_dsp_1_U1989 sptohp_32ns_16_1_no_dsp_1_U2117 hmul_16ns_16ns_16_1_full_dsp_1_U2245 sitofp_32s_32_3_no_dsp_1_U1990 sptohp_32ns_16_1_no_dsp_1_U2118 hmul_16ns_16ns_16_1_full_dsp_1_U2246 sitofp_32s_32_3_no_dsp_1_U1991 sptohp_32ns_16_1_no_dsp_1_U2119 hmul_16ns_16ns_16_1_full_dsp_1_U2247 sitofp_32s_32_3_no_dsp_1_U1992 sptohp_32ns_16_1_no_dsp_1_U2120 hmul_16ns_16ns_16_1_full_dsp_1_U2248 sitofp_32s_32_3_no_dsp_1_U1993 sptohp_32ns_16_1_no_dsp_1_U2121 hmul_16ns_16ns_16_1_full_dsp_1_U2249 sitofp_32s_32_3_no_dsp_1_U1994 sptohp_32ns_16_1_no_dsp_1_U2122 hmul_16ns_16ns_16_1_full_dsp_1_U2250 sitofp_32s_32_3_no_dsp_1_U1995 sptohp_32ns_16_1_no_dsp_1_U2123 hmul_16ns_16ns_16_1_full_dsp_1_U2251 sitofp_32s_32_3_no_dsp_1_U1996 sptohp_32ns_16_1_no_dsp_1_U2124 hmul_16ns_16ns_16_1_full_dsp_1_U2252 sitofp_32s_32_3_no_dsp_1_U1997 sptohp_32ns_16_1_no_dsp_1_U2125 hmul_16ns_16ns_16_1_full_dsp_1_U2253 sitofp_32s_32_3_no_dsp_1_U1998 sptohp_32ns_16_1_no_dsp_1_U2126 hmul_16ns_16ns_16_1_full_dsp_1_U2254 sitofp_32s_32_3_no_dsp_1_U1999 sptohp_32ns_16_1_no_dsp_1_U2127 hmul_16ns_16ns_16_1_full_dsp_1_U2255 sitofp_32s_32_3_no_dsp_1_U2000 sptohp_32ns_16_1_no_dsp_1_U2128 hmul_16ns_16ns_16_1_full_dsp_1_U2256 sitofp_32s_32_3_no_dsp_1_U2001 sptohp_32ns_16_1_no_dsp_1_U2129 hmul_16ns_16ns_16_1_full_dsp_1_U2257 sitofp_32s_32_3_no_dsp_1_U2002 sptohp_32ns_16_1_no_dsp_1_U2130 hmul_16ns_16ns_16_1_full_dsp_1_U2258 sitofp_32s_32_3_no_dsp_1_U2003 sptohp_32ns_16_1_no_dsp_1_U2131 hmul_16ns_16ns_16_1_full_dsp_1_U2259 sitofp_32s_32_3_no_dsp_1_U2004 sptohp_32ns_16_1_no_dsp_1_U2132 hmul_16ns_16ns_16_1_full_dsp_1_U2260 sitofp_32s_32_3_no_dsp_1_U2005 sptohp_32ns_16_1_no_dsp_1_U2133 hmul_16ns_16ns_16_1_full_dsp_1_U2261 sitofp_32s_32_3_no_dsp_1_U2006 sptohp_32ns_16_1_no_dsp_1_U2134 hmul_16ns_16ns_16_1_full_dsp_1_U2262 sitofp_32s_32_3_no_dsp_1_U2007 sptohp_32ns_16_1_no_dsp_1_U2135 hmul_16ns_16ns_16_1_full_dsp_1_U2263 sitofp_32s_32_3_no_dsp_1_U2008 sptohp_32ns_16_1_no_dsp_1_U2136 hmul_16ns_16ns_16_1_full_dsp_1_U2264 sitofp_32s_32_3_no_dsp_1_U2009 sptohp_32ns_16_1_no_dsp_1_U2137 hmul_16ns_16ns_16_1_full_dsp_1_U2265 sitofp_32s_32_3_no_dsp_1_U2010 sptohp_32ns_16_1_no_dsp_1_U2138 hmul_16ns_16ns_16_1_full_dsp_1_U2266 sitofp_32s_32_3_no_dsp_1_U2011 sptohp_32ns_16_1_no_dsp_1_U2139 hmul_16ns_16ns_16_1_full_dsp_1_U2267 sitofp_32s_32_3_no_dsp_1_U2012 sptohp_32ns_16_1_no_dsp_1_U2140 hmul_16ns_16ns_16_1_full_dsp_1_U2268 sitofp_32s_32_3_no_dsp_1_U2013 sptohp_32ns_16_1_no_dsp_1_U2141 hmul_16ns_16ns_16_1_full_dsp_1_U2269 sitofp_32s_32_3_no_dsp_1_U2014 sptohp_32ns_16_1_no_dsp_1_U2142 hmul_16ns_16ns_16_1_full_dsp_1_U2270 sitofp_32s_32_3_no_dsp_1_U2015 sptohp_32ns_16_1_no_dsp_1_U2143 hmul_16ns_16ns_16_1_full_dsp_1_U2271 sitofp_32s_32_3_no_dsp_1_U2016 sptohp_32ns_16_1_no_dsp_1_U2144 hmul_16ns_16ns_16_1_full_dsp_1_U2272 sitofp_32s_32_3_no_dsp_1_U2017 sptohp_32ns_16_1_no_dsp_1_U2145 hmul_16ns_16ns_16_1_full_dsp_1_U2273 sitofp_32s_32_3_no_dsp_1_U2018 sptohp_32ns_16_1_no_dsp_1_U2146 hmul_16ns_16ns_16_1_full_dsp_1_U2274 sitofp_32s_32_3_no_dsp_1_U2019 sptohp_32ns_16_1_no_dsp_1_U2147 hmul_16ns_16ns_16_1_full_dsp_1_U2275 sitofp_32s_32_3_no_dsp_1_U2020 sptohp_32ns_16_1_no_dsp_1_U2148 hmul_16ns_16ns_16_1_full_dsp_1_U2276 sitofp_32s_32_3_no_dsp_1_U2021 sptohp_32ns_16_1_no_dsp_1_U2149 hmul_16ns_16ns_16_1_full_dsp_1_U2277 sitofp_32s_32_3_no_dsp_1_U2022 sptohp_32ns_16_1_no_dsp_1_U2150 hmul_16ns_16ns_16_1_full_dsp_1_U2278 sitofp_32s_32_3_no_dsp_1_U2023 sptohp_32ns_16_1_no_dsp_1_U2151 hmul_16ns_16ns_16_1_full_dsp_1_U2279 sitofp_32s_32_3_no_dsp_1_U2024 sptohp_32ns_16_1_no_dsp_1_U2152 hmul_16ns_16ns_16_1_full_dsp_1_U2280 sitofp_32s_32_3_no_dsp_1_U2025 sptohp_32ns_16_1_no_dsp_1_U2153 hmul_16ns_16ns_16_1_full_dsp_1_U2281 sitofp_32s_32_3_no_dsp_1_U2026 sptohp_32ns_16_1_no_dsp_1_U2154 hmul_16ns_16ns_16_1_full_dsp_1_U2282 sitofp_32s_32_3_no_dsp_1_U2027 sptohp_32ns_16_1_no_dsp_1_U2155 hmul_16ns_16ns_16_1_full_dsp_1_U2283 sitofp_32s_32_3_no_dsp_1_U2028 sptohp_32ns_16_1_no_dsp_1_U2156 hmul_16ns_16ns_16_1_full_dsp_1_U2284 sitofp_32s_32_3_no_dsp_1_U2029 sptohp_32ns_16_1_no_dsp_1_U2157 hmul_16ns_16ns_16_1_full_dsp_1_U2285 sitofp_32s_32_3_no_dsp_1_U2030 sptohp_32ns_16_1_no_dsp_1_U2158 hmul_16ns_16ns_16_1_full_dsp_1_U2286 sitofp_32s_32_3_no_dsp_1_U2031 sptohp_32ns_16_1_no_dsp_1_U2159 hmul_16ns_16ns_16_1_full_dsp_1_U2287 sitofp_32s_32_3_no_dsp_1_U2032 sptohp_32ns_16_1_no_dsp_1_U2160 hmul_16ns_16ns_16_1_full_dsp_1_U2288 sitofp_32s_32_3_no_dsp_1_U2033 sptohp_32ns_16_1_no_dsp_1_U2161 hmul_16ns_16ns_16_1_full_dsp_1_U2289 sitofp_32s_32_3_no_dsp_1_U2034 sptohp_32ns_16_1_no_dsp_1_U2162 hmul_16ns_16ns_16_1_full_dsp_1_U2290 sitofp_32s_32_3_no_dsp_1_U2035 sptohp_32ns_16_1_no_dsp_1_U2163 hmul_16ns_16ns_16_1_full_dsp_1_U2291 sitofp_32s_32_3_no_dsp_1_U2036 sptohp_32ns_16_1_no_dsp_1_U2164 hmul_16ns_16ns_16_1_full_dsp_1_U2292 sitofp_32s_32_3_no_dsp_1_U2037 sptohp_32ns_16_1_no_dsp_1_U2165 hmul_16ns_16ns_16_1_full_dsp_1_U2293 sitofp_32s_32_3_no_dsp_1_U2038 sptohp_32ns_16_1_no_dsp_1_U2166 hmul_16ns_16ns_16_1_full_dsp_1_U2294 sitofp_32s_32_3_no_dsp_1_U2039 sptohp_32ns_16_1_no_dsp_1_U2167 hmul_16ns_16ns_16_1_full_dsp_1_U2295 sitofp_32s_32_3_no_dsp_1_U2040 sptohp_32ns_16_1_no_dsp_1_U2168 hmul_16ns_16ns_16_1_full_dsp_1_U2296 sitofp_32s_32_3_no_dsp_1_U2041 sptohp_32ns_16_1_no_dsp_1_U2169 hmul_16ns_16ns_16_1_full_dsp_1_U2297 sitofp_32s_32_3_no_dsp_1_U2042 sptohp_32ns_16_1_no_dsp_1_U2170 hmul_16ns_16ns_16_1_full_dsp_1_U2298 sitofp_32s_32_3_no_dsp_1_U2043 sptohp_32ns_16_1_no_dsp_1_U2171 hmul_16ns_16ns_16_1_full_dsp_1_U2299 sitofp_32s_32_3_no_dsp_1_U2044 sptohp_32ns_16_1_no_dsp_1_U2172 hmul_16ns_16ns_16_1_full_dsp_1_U2300 sitofp_32s_32_3_no_dsp_1_U2045 sptohp_32ns_16_1_no_dsp_1_U2173 hmul_16ns_16ns_16_1_full_dsp_1_U2301 sitofp_32s_32_3_no_dsp_1_U2046 sptohp_32ns_16_1_no_dsp_1_U2174 hmul_16ns_16ns_16_1_full_dsp_1_U2302 sitofp_32s_32_3_no_dsp_1_U2047 sptohp_32ns_16_1_no_dsp_1_U2175 hmul_16ns_16ns_16_1_full_dsp_1_U2303 sitofp_32s_32_3_no_dsp_1_U2048 sptohp_32ns_16_1_no_dsp_1_U2176 hmul_16ns_16ns_16_1_full_dsp_1_U2304 sitofp_32s_32_3_no_dsp_1_U2049 sptohp_32ns_16_1_no_dsp_1_U2177 hmul_16ns_16ns_16_1_full_dsp_1_U2305 sitofp_32s_32_3_no_dsp_1_U2050 sptohp_32ns_16_1_no_dsp_1_U2178 hmul_16ns_16ns_16_1_full_dsp_1_U2306 sitofp_32s_32_3_no_dsp_1_U2051 sptohp_32ns_16_1_no_dsp_1_U2179 hmul_16ns_16ns_16_1_full_dsp_1_U2307 sitofp_32s_32_3_no_dsp_1_U2052 sptohp_32ns_16_1_no_dsp_1_U2180 hmul_16ns_16ns_16_1_full_dsp_1_U2308 sitofp_32s_32_3_no_dsp_1_U2053 sptohp_32ns_16_1_no_dsp_1_U2181 hmul_16ns_16ns_16_1_full_dsp_1_U2309 sitofp_32s_32_3_no_dsp_1_U2054 sptohp_32ns_16_1_no_dsp_1_U2182 hmul_16ns_16ns_16_1_full_dsp_1_U2310 sitofp_32s_32_3_no_dsp_1_U2055 sptohp_32ns_16_1_no_dsp_1_U2183 hmul_16ns_16ns_16_1_full_dsp_1_U2311 sitofp_32s_32_3_no_dsp_1_U2056 sptohp_32ns_16_1_no_dsp_1_U2184 hmul_16ns_16ns_16_1_full_dsp_1_U2312 sitofp_32s_32_3_no_dsp_1_U2057 sptohp_32ns_16_1_no_dsp_1_U2185 hmul_16ns_16ns_16_1_full_dsp_1_U2313 sitofp_32s_32_3_no_dsp_1_U2058 sptohp_32ns_16_1_no_dsp_1_U2186 hmul_16ns_16ns_16_1_full_dsp_1_U2314 sitofp_32s_32_3_no_dsp_1_U2059 sptohp_32ns_16_1_no_dsp_1_U2187 hmul_16ns_16ns_16_1_full_dsp_1_U2315 sitofp_32s_32_3_no_dsp_1_U2060 sptohp_32ns_16_1_no_dsp_1_U2188 hmul_16ns_16ns_16_1_full_dsp_1_U2316 sitofp_32s_32_3_no_dsp_1_U2061 sptohp_32ns_16_1_no_dsp_1_U2189 hmul_16ns_16ns_16_1_full_dsp_1_U2317 sitofp_32s_32_3_no_dsp_1_U2062 sptohp_32ns_16_1_no_dsp_1_U2190 hmul_16ns_16ns_16_1_full_dsp_1_U2318 sitofp_32s_32_3_no_dsp_1_U2063 sptohp_32ns_16_1_no_dsp_1_U2191 hmul_16ns_16ns_16_1_full_dsp_1_U2319 sitofp_32s_32_3_no_dsp_1_U2064 sptohp_32ns_16_1_no_dsp_1_U2192 hmul_16ns_16ns_16_1_full_dsp_1_U2320 sitofp_32s_32_3_no_dsp_1_U2065 sptohp_32ns_16_1_no_dsp_1_U2193 hmul_16ns_16ns_16_1_full_dsp_1_U2321 sitofp_32s_32_3_no_dsp_1_U2066 sptohp_32ns_16_1_no_dsp_1_U2194 hmul_16ns_16ns_16_1_full_dsp_1_U2322 sitofp_32s_32_3_no_dsp_1_U2067 sptohp_32ns_16_1_no_dsp_1_U2195 hmul_16ns_16ns_16_1_full_dsp_1_U2323 sitofp_32s_32_3_no_dsp_1_U2068 sptohp_32ns_16_1_no_dsp_1_U2196 hmul_16ns_16ns_16_1_full_dsp_1_U2324 sitofp_32s_32_3_no_dsp_1_U2069 sptohp_32ns_16_1_no_dsp_1_U2197 hmul_16ns_16ns_16_1_full_dsp_1_U2325 sitofp_32s_32_3_no_dsp_1_U2070 sptohp_32ns_16_1_no_dsp_1_U2198 hmul_16ns_16ns_16_1_full_dsp_1_U2326 sitofp_32s_32_3_no_dsp_1_U2071 sptohp_32ns_16_1_no_dsp_1_U2199 hmul_16ns_16ns_16_1_full_dsp_1_U2327 sitofp_32s_32_3_no_dsp_1_U2072 sptohp_32ns_16_1_no_dsp_1_U2200 hmul_16ns_16ns_16_1_full_dsp_1_U2328 sitofp_32s_32_3_no_dsp_1_U2073 sptohp_32ns_16_1_no_dsp_1_U2201 hmul_16ns_16ns_16_1_full_dsp_1_U2329 sitofp_32s_32_3_no_dsp_1_U2074 sptohp_32ns_16_1_no_dsp_1_U2202 hmul_16ns_16ns_16_1_full_dsp_1_U2330"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_36_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64_fu_66",
                  "BindInstances": "icmp_ln95_fu_849_p2 add_ln95_fu_855_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2340 hadd_16ns_16ns_16_3_no_dsp_1_U2341 hadd_16ns_16ns_16_3_no_dsp_1_U2342 hadd_16ns_16ns_16_3_no_dsp_1_U2343 hadd_16ns_16ns_16_3_no_dsp_1_U2344 hadd_16ns_16ns_16_3_no_dsp_1_U2345 hadd_16ns_16ns_16_3_no_dsp_1_U2346 hadd_16ns_16ns_16_3_no_dsp_1_U2347 hadd_16ns_16ns_16_3_no_dsp_1_U2348 hadd_16ns_16ns_16_3_no_dsp_1_U2349 hadd_16ns_16ns_16_3_no_dsp_1_U2350 hadd_16ns_16ns_16_3_no_dsp_1_U2351 hadd_16ns_16ns_16_3_no_dsp_1_U2352 hadd_16ns_16ns_16_3_no_dsp_1_U2353 hadd_16ns_16ns_16_3_no_dsp_1_U2354 hadd_16ns_16ns_16_3_no_dsp_1_U2355 hadd_16ns_16ns_16_3_no_dsp_1_U2356 hadd_16ns_16ns_16_3_no_dsp_1_U2357 hadd_16ns_16ns_16_3_no_dsp_1_U2358 hadd_16ns_16ns_16_3_no_dsp_1_U2359 hadd_16ns_16ns_16_3_no_dsp_1_U2360 hadd_16ns_16ns_16_3_no_dsp_1_U2361 hadd_16ns_16ns_16_3_no_dsp_1_U2362 hadd_16ns_16ns_16_3_no_dsp_1_U2363 hadd_16ns_16ns_16_3_no_dsp_1_U2364 hadd_16ns_16ns_16_3_no_dsp_1_U2365 hadd_16ns_16ns_16_3_no_dsp_1_U2366 hadd_16ns_16ns_16_3_no_dsp_1_U2367 hadd_16ns_16ns_16_3_no_dsp_1_U2368 hadd_16ns_16ns_16_3_no_dsp_1_U2369 hadd_16ns_16ns_16_3_no_dsp_1_U2370 hadd_16ns_16ns_16_3_no_dsp_1_U2371 hadd_16ns_16ns_16_3_no_dsp_1_U2372 hadd_16ns_16ns_16_3_no_dsp_1_U2373 hadd_16ns_16ns_16_3_no_dsp_1_U2374 hadd_16ns_16ns_16_3_no_dsp_1_U2375 hadd_16ns_16ns_16_3_no_dsp_1_U2376 hadd_16ns_16ns_16_3_no_dsp_1_U2377 hadd_16ns_16ns_16_3_no_dsp_1_U2378 hadd_16ns_16ns_16_3_no_dsp_1_U2379 hadd_16ns_16ns_16_3_no_dsp_1_U2380 hadd_16ns_16ns_16_3_no_dsp_1_U2381 hadd_16ns_16ns_16_3_no_dsp_1_U2382 hadd_16ns_16ns_16_3_no_dsp_1_U2383 hadd_16ns_16ns_16_3_no_dsp_1_U2384 hadd_16ns_16ns_16_3_no_dsp_1_U2385 hadd_16ns_16ns_16_3_no_dsp_1_U2386 hadd_16ns_16ns_16_3_no_dsp_1_U2387 hadd_16ns_16ns_16_3_no_dsp_1_U2388 hadd_16ns_16ns_16_3_no_dsp_1_U2389 hadd_16ns_16ns_16_3_no_dsp_1_U2390 hadd_16ns_16ns_16_3_no_dsp_1_U2391 hadd_16ns_16ns_16_3_no_dsp_1_U2392 hadd_16ns_16ns_16_3_no_dsp_1_U2393 hadd_16ns_16ns_16_3_no_dsp_1_U2394 hadd_16ns_16ns_16_3_no_dsp_1_U2395 hadd_16ns_16ns_16_3_no_dsp_1_U2396 hadd_16ns_16ns_16_3_no_dsp_1_U2397 hadd_16ns_16ns_16_3_no_dsp_1_U2398 hadd_16ns_16ns_16_3_no_dsp_1_U2399 hadd_16ns_16ns_16_3_no_dsp_1_U2400 hadd_16ns_16ns_16_3_no_dsp_1_U2401 hadd_16ns_16ns_16_3_no_dsp_1_U2402 hadd_16ns_16ns_16_3_no_dsp_1_U2403"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_16_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32_fu_66",
                  "BindInstances": "icmp_ln109_fu_465_p2 add_ln109_fu_471_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2411 hadd_16ns_16ns_16_3_no_dsp_1_U2412 hadd_16ns_16ns_16_3_no_dsp_1_U2413 hadd_16ns_16ns_16_3_no_dsp_1_U2414 hadd_16ns_16ns_16_3_no_dsp_1_U2415 hadd_16ns_16ns_16_3_no_dsp_1_U2416 hadd_16ns_16ns_16_3_no_dsp_1_U2417 hadd_16ns_16ns_16_3_no_dsp_1_U2418 hadd_16ns_16ns_16_3_no_dsp_1_U2419 hadd_16ns_16ns_16_3_no_dsp_1_U2420 hadd_16ns_16ns_16_3_no_dsp_1_U2421 hadd_16ns_16ns_16_3_no_dsp_1_U2422 hadd_16ns_16ns_16_3_no_dsp_1_U2423 hadd_16ns_16ns_16_3_no_dsp_1_U2424 hadd_16ns_16ns_16_3_no_dsp_1_U2425 hadd_16ns_16ns_16_3_no_dsp_1_U2426 hadd_16ns_16ns_16_3_no_dsp_1_U2427 hadd_16ns_16ns_16_3_no_dsp_1_U2428 hadd_16ns_16ns_16_3_no_dsp_1_U2429 hadd_16ns_16ns_16_3_no_dsp_1_U2430 hadd_16ns_16ns_16_3_no_dsp_1_U2431 hadd_16ns_16ns_16_3_no_dsp_1_U2432 hadd_16ns_16ns_16_3_no_dsp_1_U2433 hadd_16ns_16ns_16_3_no_dsp_1_U2434 hadd_16ns_16ns_16_3_no_dsp_1_U2435 hadd_16ns_16ns_16_3_no_dsp_1_U2436 hadd_16ns_16ns_16_3_no_dsp_1_U2437 hadd_16ns_16ns_16_3_no_dsp_1_U2438 hadd_16ns_16ns_16_3_no_dsp_1_U2439 hadd_16ns_16ns_16_3_no_dsp_1_U2440 hadd_16ns_16ns_16_3_no_dsp_1_U2441 hadd_16ns_16ns_16_3_no_dsp_1_U2442"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_24_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16_fu_66",
                  "BindInstances": "icmp_ln124_fu_273_p2 add_ln124_fu_279_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2450 hadd_16ns_16ns_16_3_no_dsp_1_U2451 hadd_16ns_16ns_16_3_no_dsp_1_U2452 hadd_16ns_16ns_16_3_no_dsp_1_U2453 hadd_16ns_16ns_16_3_no_dsp_1_U2454 hadd_16ns_16ns_16_3_no_dsp_1_U2455 hadd_16ns_16ns_16_3_no_dsp_1_U2456 hadd_16ns_16ns_16_3_no_dsp_1_U2457 hadd_16ns_16ns_16_3_no_dsp_1_U2458 hadd_16ns_16ns_16_3_no_dsp_1_U2459 hadd_16ns_16ns_16_3_no_dsp_1_U2460 hadd_16ns_16ns_16_3_no_dsp_1_U2461 hadd_16ns_16ns_16_3_no_dsp_1_U2462 hadd_16ns_16ns_16_3_no_dsp_1_U2463 hadd_16ns_16ns_16_3_no_dsp_1_U2464 hadd_16ns_16ns_16_3_no_dsp_1_U2465"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_32_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8_fu_66",
                  "BindInstances": "icmp_ln139_fu_177_p2 add_ln139_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2473 hadd_16ns_16ns_16_3_no_dsp_1_U2474 hadd_16ns_16ns_16_3_no_dsp_1_U2475 hadd_16ns_16ns_16_3_no_dsp_1_U2476 hadd_16ns_16ns_16_3_no_dsp_1_U2477 hadd_16ns_16ns_16_3_no_dsp_1_U2478 hadd_16ns_16ns_16_3_no_dsp_1_U2479 hadd_16ns_16ns_16_3_no_dsp_1_U2480"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_12_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4_fu_66",
                  "BindInstances": "icmp_ln153_fu_129_p2 add_ln153_fu_135_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2488 hadd_16ns_16ns_16_3_no_dsp_1_U2489 hadd_16ns_16ns_16_3_no_dsp_1_U2490 hadd_16ns_16ns_16_3_no_dsp_1_U2491"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_U0",
              "BindInstances": "sub_ln59_fu_89_p2 sub_ln59_20_fu_105_p2 select_ln59_fu_121_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2_fu_66",
                  "BindInstances": "icmp_ln168_fu_105_p2 add_ln168_fu_111_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2499 hadd_16ns_16ns_16_3_no_dsp_1_U2500"
                }]
            },
            {
              "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc",
              "InstanceName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_U0",
              "BindInstances": "sub_ln59_fu_73_p2 sub_ln59_28_fu_89_p2 select_ln59_fu_105_p3",
              "Instances": [{
                  "ModuleName": "Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1",
                  "InstanceName": "grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1_fu_54",
                  "BindInstances": "icmp_ln182_fu_177_p2 add_ln182_fu_183_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2508 hptodp_16ns_64_1_no_dsp_1_U2509 sub_ln195_fu_274_p2 select_ln195_fu_280_p3 icmp_ln195_fu_288_p2 sub_ln195_1_fu_294_p2 icmp_ln195_1_fu_308_p2 add_ln195_fu_314_p2 sub_ln195_2_fu_324_p2 select_ln195_1_fu_330_p3 icmp_ln195_2_fu_459_p2 icmp_ln195_3_fu_464_p2 select_ln195_2_fu_469_p3 ashr_ln195_fu_479_p2 select_ln195_3_fu_488_p3 icmp_ln195_4_fu_342_p2 icmp_ln195_5_fu_358_p2 shl_ln195_fu_496_p2 ref_tmp_i_i_0_i_fu_564_p6 tmp_540_fu_370_p2 bitselect_1ns_54ns_6ns_1_1_1_U2510 cond63_i_i_fu_508_p3 add_ln195_2_fu_525_p2 xor_ln195_fu_539_p2 xor_ln195_1_fu_545_p2 and_ln195_1_fu_551_p2 sparsemux_7_2_32_1_1_U2512 and_ln195_2_fu_583_p2 carry_1_i_i_fu_589_p2 add_ln195_3_fu_390_p2 icmp_ln195_6_fu_406_p2 add_ln195_4_fu_412_p2 add_ln195_5_fu_595_p2 icmp_ln195_7_fu_422_p2 xor_ln195_2_fu_608_p2 icmp_ln195_8_fu_436_p2 bitselect_1ns_54ns_6ns_1_1_1_U2511 lD_0_i_i_fu_450_p2 icmp_ln195_9_fu_613_p2 icmp_ln195_10_fu_619_p2 neg_src_0_i_i_fu_838_p2 lshr_ln195_fu_633_p2 lshr_ln195_1_fu_638_p2 icmp_ln195_11_fu_644_p2 xor_ln195_3_fu_658_p2 Range2_all_ones_1_i_i_fu_664_p3 and_ln195_3_fu_672_p2 Range1_all_ones_2_i_i_fu_742_p2 xor_ln195_4_fu_683_p2 icmp_ln195_12_fu_688_p2 Range1_all_zeros_2_i_i_fu_761_p2 icmp_ln195_13_fu_700_p2 icmp_ln195_14_fu_706_p2 Range1_all_zeros_2_i_i_fu_761_p6 xor_ln195_5_fu_717_p2 or_ln195_1_fu_723_p2 and_ln195_6_fu_728_p2 sparsemux_7_2_1_1_1_U2513 sparsemux_7_2_1_1_1_U2514 select_ln195_5_fu_785_p3 or_ln195_2_fu_790_p2 and_ln195_7_fu_794_p2 cond189_i_i_fu_799_p3 and_ln195_8_fu_805_p2 neg_src_0_i_i_fu_838_p4 not_icmp_ln195_5835_fu_815_p2 deleted_ones_0_i_i_fu_820_p2 and_ln195_9_fu_826_p2 sparsemux_7_2_1_1_1_U2515 xor_ln195_7_fu_858_p2 and_ln195_10_fu_864_p2 or_ln195_3_fu_869_p2 xor_ln195_8_fu_874_p2 and_ln195_11_fu_879_p2 and_ln195_12_fu_885_p2 xor_ln195_9_fu_890_p2 and_ln195_13_fu_896_p2 or_ln195_4_fu_902_p2 ref_tmp_i_i_4_i_fu_939_p4 xor_ln195_10_fu_916_p2 and_ln195_14_fu_921_p2 and_ln195_15_fu_927_p2 sparsemux_7_2_32_1_1_U2516"
                }]
            }
          ]
        },
        {
          "ModuleName": "Accumulator_Quantizer",
          "InstanceName": "Accumulator_Quantizer_U0",
          "BindInstances": "sub_ln73_fu_191_p2 sub_ln73_14_fu_207_p2 rows_6_fu_223_p3 sub_ln73_15_fu_239_p2 sub_ln73_16_fu_255_p2 cols_5_fu_271_p3 add_ln11_fu_287_p2 icmp_ln11_fu_297_p2 icmp_ln45_fu_324_p2 sub_ln45_fu_338_p2 tmp_20_fu_352_p1 ctlz_32_32_1_1_U711 sub_ln45_7_fu_367_p2 add_ln45_fu_377_p2 icmp_ln45_10_fu_397_p2 sub_ln45_10_fu_403_p2 lshr_ln45_5_fu_413_p2 and_ln45_fu_419_p2 icmp_ln45_11_fu_424_p2 phi_ln45_fu_430_p2 xor_ln45_fu_444_p2 bitselect_1ns_32ns_5ns_1_1_1_U712 phi_ln45_4_fu_457_p2 or_ln45_fu_463_p2 icmp_ln45_12_fu_473_p2 add_ln45_10_fu_479_p2 lshr_ln45_fu_489_p2 sub_ln45_8_fu_494_p2 shl_ln45_fu_504_p2 select_ln45_7_fu_517_p3 add_ln45_11_fu_525_p2 select_ln45_8_fu_552_p3 empty_fu_589_p3",
          "Instances": [{
              "ModuleName": "Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2",
              "InstanceName": "grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165",
              "BindInstances": "add_ln17_fu_148_p2 icmp_ln17_fu_158_p2 mul_32s_32s_64_1_1_U705 add_ln28_fu_212_p2 add_ln28_1_fu_246_p2 xor_ln28_fu_260_p2 and_ln28_fu_266_p2 icmp_ln28_fu_290_p2 icmp_ln28_1_fu_306_p2 icmp_ln28_2_fu_312_p2 select_ln28_fu_318_p3 xor_ln28_1_fu_326_p2 and_ln28_1_fu_332_p2 select_ln28_1_fu_338_p3 and_ln28_2_fu_346_p2 xor_ln28_2_fu_352_p2 or_ln28_fu_358_p2 xor_ln28_3_fu_364_p2 and_ln28_3_fu_370_p2 and_ln28_4_fu_376_p2 or_ln28_1_fu_382_p2 xor_ln28_4_fu_388_p2 and_ln28_5_fu_394_p2 select_ln28_2_fu_400_p3 or_ln28_2_fu_408_p2 select_ln28_3_fu_414_p3"
            }]
        },
        {
          "ModuleName": "Accumulator_Quantizer_5",
          "InstanceName": "Accumulator_Quantizer_5_U0",
          "BindInstances": "sub_ln73_fu_175_p2 sub_ln73_11_fu_191_p2 rows_5_fu_207_p3 sub_ln73_12_fu_223_p2 sub_ln73_13_fu_239_p2 cols_4_fu_255_p3 add_ln11_fu_271_p2 icmp_ln11_fu_281_p2 icmp_ln45_fu_308_p2 sub_ln45_fu_322_p2 tmp_15_fu_336_p1 ctlz_32_32_1_1_U1327 sub_ln45_5_fu_351_p2 add_ln45_fu_361_p2 icmp_ln45_7_fu_381_p2 sub_ln45_8_fu_387_p2 lshr_ln45_4_fu_397_p2 and_ln45_fu_403_p2 icmp_ln45_8_fu_408_p2 phi_ln45_fu_414_p2 xor_ln45_fu_428_p2 bitselect_1ns_32ns_5ns_1_1_1_U1328 phi_ln45_3_fu_441_p2 or_ln45_fu_447_p2 icmp_ln45_9_fu_457_p2 add_ln45_7_fu_463_p2 lshr_ln45_fu_473_p2 sub_ln45_6_fu_478_p2 shl_ln45_fu_488_p2 select_ln45_5_fu_501_p3 add_ln45_8_fu_509_p2 select_ln45_6_fu_536_p3 empty_fu_573_p3",
          "Instances": [{
              "ModuleName": "Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2",
              "InstanceName": "grp_Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2_fu_153",
              "BindInstances": "add_ln17_fu_148_p2 icmp_ln17_fu_158_p2 mul_32s_32s_64_1_1_U1322 add_ln28_fu_212_p2 add_ln28_3_fu_246_p2 xor_ln28_fu_260_p2 and_ln28_fu_266_p2 icmp_ln28_fu_290_p2 icmp_ln28_5_fu_306_p2 icmp_ln28_6_fu_312_p2 select_ln28_fu_318_p3 xor_ln28_9_fu_326_p2 and_ln28_11_fu_332_p2 select_ln28_7_fu_338_p3 and_ln28_12_fu_346_p2 xor_ln28_10_fu_352_p2 or_ln28_fu_358_p2 xor_ln28_11_fu_364_p2 and_ln28_13_fu_370_p2 and_ln28_14_fu_376_p2 or_ln28_4_fu_382_p2 xor_ln28_12_fu_388_p2 and_ln28_15_fu_394_p2 select_ln28_8_fu_400_p3 or_ln28_3_fu_408_p2 select_ln28_9_fu_414_p3"
            }]
        },
        {
          "ModuleName": "Accumulator_Quantizer_7",
          "InstanceName": "Accumulator_Quantizer_7_U0",
          "BindInstances": "sub_ln73_fu_175_p2 sub_ln73_8_fu_191_p2 rows_4_fu_207_p3 sub_ln73_9_fu_223_p2 sub_ln73_10_fu_239_p2 cols_3_fu_255_p3 add_ln11_fu_271_p2 icmp_ln11_fu_281_p2 icmp_ln45_fu_308_p2 sub_ln45_fu_322_p2 tmp_10_fu_336_p1 ctlz_32_32_1_1_U1940 sub_ln45_3_fu_351_p2 add_ln45_fu_361_p2 icmp_ln45_4_fu_381_p2 sub_ln45_6_fu_387_p2 lshr_ln45_3_fu_397_p2 and_ln45_fu_403_p2 icmp_ln45_5_fu_408_p2 phi_ln45_fu_414_p2 xor_ln45_fu_428_p2 bitselect_1ns_32ns_5ns_1_1_1_U1941 phi_ln45_2_fu_441_p2 or_ln45_fu_447_p2 icmp_ln45_6_fu_457_p2 add_ln45_4_fu_463_p2 lshr_ln45_fu_473_p2 sub_ln45_4_fu_478_p2 shl_ln45_fu_488_p2 select_ln45_3_fu_501_p3 add_ln45_5_fu_509_p2 select_ln45_4_fu_536_p3 empty_fu_573_p3",
          "Instances": [{
              "ModuleName": "Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2",
              "InstanceName": "grp_Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2_fu_153",
              "BindInstances": "add_ln17_fu_148_p2 icmp_ln17_fu_158_p2 mul_32s_32s_64_1_1_U1935 add_ln28_fu_212_p2 add_ln28_2_fu_246_p2 xor_ln28_fu_260_p2 and_ln28_fu_266_p2 icmp_ln28_fu_290_p2 icmp_ln28_3_fu_306_p2 icmp_ln28_4_fu_312_p2 select_ln28_fu_318_p3 xor_ln28_5_fu_326_p2 and_ln28_6_fu_332_p2 select_ln28_4_fu_338_p3 and_ln28_7_fu_346_p2 xor_ln28_6_fu_352_p2 or_ln28_fu_358_p2 xor_ln28_7_fu_364_p2 and_ln28_8_fu_370_p2 and_ln28_9_fu_376_p2 or_ln28_3_fu_382_p2 xor_ln28_8_fu_388_p2 and_ln28_10_fu_394_p2 select_ln28_5_fu_400_p3 or_ln28_2_fu_408_p2 select_ln28_6_fu_414_p3"
            }]
        },
        {
          "ModuleName": "Accumulator_Quantizer_9",
          "InstanceName": "Accumulator_Quantizer_9_U0",
          "BindInstances": "sub_ln73_fu_175_p2 sub_ln73_5_fu_191_p2 rows_3_fu_207_p3 sub_ln73_6_fu_223_p2 sub_ln73_7_fu_239_p2 cols_2_fu_255_p3 add_ln11_fu_271_p2 icmp_ln11_fu_281_p2 icmp_ln45_fu_308_p2 sub_ln45_fu_322_p2 tmp_5_fu_336_p1 ctlz_32_32_1_1_U2553 sub_ln45_1_fu_351_p2 add_ln45_fu_361_p2 icmp_ln45_1_fu_381_p2 sub_ln45_4_fu_387_p2 lshr_ln45_2_fu_397_p2 and_ln45_fu_403_p2 icmp_ln45_2_fu_408_p2 phi_ln45_fu_414_p2 xor_ln45_fu_428_p2 bitselect_1ns_32ns_5ns_1_1_1_U2554 phi_ln45_1_fu_441_p2 or_ln45_fu_447_p2 icmp_ln45_3_fu_457_p2 add_ln45_1_fu_463_p2 lshr_ln45_fu_473_p2 sub_ln45_2_fu_478_p2 shl_ln45_fu_488_p2 select_ln45_1_fu_501_p3 add_ln45_2_fu_509_p2 select_ln45_2_fu_536_p3 empty_fu_573_p3",
          "Instances": [{
              "ModuleName": "Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2",
              "InstanceName": "grp_Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2_fu_153",
              "BindInstances": "add_ln17_fu_148_p2 icmp_ln17_fu_158_p2 mul_32s_32s_64_1_1_U2548 add_ln28_fu_212_p2 add_ln28_1_fu_246_p2 xor_ln28_fu_260_p2 and_ln28_fu_266_p2 icmp_ln28_fu_290_p2 icmp_ln28_1_fu_306_p2 icmp_ln28_2_fu_312_p2 select_ln28_fu_318_p3 xor_ln28_1_fu_326_p2 and_ln28_1_fu_332_p2 select_ln28_1_fu_338_p3 and_ln28_2_fu_346_p2 xor_ln28_2_fu_352_p2 or_ln28_fu_358_p2 xor_ln28_3_fu_364_p2 and_ln28_3_fu_370_p2 and_ln28_4_fu_376_p2 or_ln28_2_fu_382_p2 xor_ln28_4_fu_388_p2 and_ln28_5_fu_394_p2 select_ln28_2_fu_400_p3 or_ln28_1_fu_408_p2 select_ln28_3_fu_414_p3"
            }]
        },
        {
          "ModuleName": "Bias_Merger",
          "InstanceName": "Bias_Merger_U0",
          "BindInstances": "sub_ln73_fu_96_p2 sub_ln73_4_fu_112_p2 rows_2_fu_128_p3",
          "Instances": [{
              "ModuleName": "Bias_Merger_Pipeline_VITIS_LOOP_14_1",
              "InstanceName": "grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68",
              "BindInstances": "icmp_ln14_fu_133_p2 add_ln14_fu_139_p2 hadd_16ns_16ns_16_3_no_dsp_1_U2560 hadd_16ns_16ns_16_3_no_dsp_1_U2561 hadd_16ns_16ns_16_3_no_dsp_1_U2562 hadd_16ns_16ns_16_3_no_dsp_1_U2563"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Weight_Loader_Pipeline_VITIS_LOOP_9_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_1_Pipeline_VITIS_LOOP_9_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_2_Pipeline_VITIS_LOOP_9_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_3_Pipeline_VITIS_LOOP_9_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Weight_Loader_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Scale_Loader_Distributor_Pipeline_load_from_hbm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Scale_Loader_Distributor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Stream_Copy_Pipeline_row_loop_col_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Stream_Copy": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_mul_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mul_Adder_Tree_128_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator_Quantizer_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bias_Merger_Pipeline_VITIS_LOOP_14_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bias_Merger": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Gemv_Test": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "0.934"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.294"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "163",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_Pipeline_VITIS_LOOP_9_1": {
        "Latency": {
          "LatencyBest": "25090",
          "LatencyAvg": "25090",
          "LatencyWorst": "25090",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.660"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "25088",
            "Latency": "25088",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader": {
        "Latency": {
          "LatencyBest": "25092",
          "LatencyAvg": "25092",
          "LatencyWorst": "25092",
          "PipelineII": "25092",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.779"
        },
        "Area": {
          "FF": "565",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_1_Pipeline_VITIS_LOOP_9_1": {
        "Latency": {
          "LatencyBest": "25090",
          "LatencyAvg": "25090",
          "LatencyWorst": "25090",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.660"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "25088",
            "Latency": "25088",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_1": {
        "Latency": {
          "LatencyBest": "25092",
          "LatencyAvg": "25092",
          "LatencyWorst": "25092",
          "PipelineII": "25092",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.779"
        },
        "Area": {
          "FF": "565",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_2_Pipeline_VITIS_LOOP_9_1": {
        "Latency": {
          "LatencyBest": "25090",
          "LatencyAvg": "25090",
          "LatencyWorst": "25090",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.660"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "25088",
            "Latency": "25088",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_2": {
        "Latency": {
          "LatencyBest": "25092",
          "LatencyAvg": "25092",
          "LatencyWorst": "25092",
          "PipelineII": "25092",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.779"
        },
        "Area": {
          "FF": "565",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_3_Pipeline_VITIS_LOOP_9_1": {
        "Latency": {
          "LatencyBest": "25090",
          "LatencyAvg": "25090",
          "LatencyWorst": "25090",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.660"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "25088",
            "Latency": "25088",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Weight_Loader_3": {
        "Latency": {
          "LatencyBest": "25092",
          "LatencyAvg": "25092",
          "LatencyWorst": "25092",
          "PipelineII": "25092",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.779"
        },
        "Area": {
          "FF": "565",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Scale_Loader_Distributor_Pipeline_load_from_hbm": {
        "Latency": {
          "LatencyBest": "31362",
          "LatencyAvg": "31362",
          "LatencyWorst": "31362",
          "PipelineII": "31361",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.651"
        },
        "Loops": [{
            "Name": "load_from_hbm",
            "TripCount": "6272",
            "Latency": "31360",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "488",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Scale_Loader_Distributor": {
        "Latency": {
          "LatencyBest": "31364",
          "LatencyAvg": "31364",
          "LatencyWorst": "31364",
          "PipelineII": "31364",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.768"
        },
        "Area": {
          "FF": "564",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "566",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Stream_Copy_Pipeline_row_loop_col_loop": {
        "Latency": {
          "LatencyBest": "25090",
          "LatencyAvg": "25090",
          "LatencyWorst": "25090",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.669"
        },
        "Loops": [{
            "Name": "row_loop_col_loop",
            "TripCount": "25088",
            "Latency": "25088",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "127",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "255",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Stream_Copy": {
        "Latency": {
          "LatencyBest": "25092",
          "LatencyAvg": "25092",
          "LatencyWorst": "25092",
          "PipelineII": "25092",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.205"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "264",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "504",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul": {
        "Latency": {
          "LatencyBest": "25096",
          "LatencyAvg": "25096",
          "LatencyWorst": "25096",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "mul",
            "TripCount": "25088",
            "Latency": "25094",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18598",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12400",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_1": {
        "Latency": {
          "LatencyBest": "25098",
          "LatencyAvg": "25098",
          "LatencyWorst": "25098",
          "PipelineII": "25098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18627",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12483",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_128_64",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5727",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13673",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_2": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5756",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13756",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_64_32",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2879",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_3": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2908",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_32_16",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1455",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_4": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1484",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_16_8",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "743",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1801",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_5": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "772",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1884",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Loops": [{
            "Name": "adder_8_4",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "319",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_6": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "348",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Loops": [{
            "Name": "adder_4_2",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "175",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_7": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "204",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "adder_2_1",
            "TripCount": "25088",
            "Latency": "25093",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "269",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1537",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_8": {
        "Latency": {
          "LatencyBest": "25097",
          "LatencyAvg": "25097",
          "LatencyWorst": "25097",
          "PipelineII": "25097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "297",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1618",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128": {
        "Latency": {
          "LatencyBest": "25128",
          "LatencyAvg": "25128",
          "LatencyWorst": "25128",
          "PipelineII": "25099",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "33641",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "42846",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.492"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_2",
            "TripCount": "28",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "197",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer": {
        "Latency": {
          "LatencyBest": "33153",
          "LatencyAvg": "33153",
          "LatencyWorst": "33153",
          "PipelineII": "33153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.537"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "896",
            "Latency": "33152",
            "PipelineII": "",
            "PipelineDepth": "37"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "344",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1208",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul": {
        "Latency": {
          "LatencyBest": "25096",
          "LatencyAvg": "25096",
          "LatencyWorst": "25096",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "mul",
            "TripCount": "25088",
            "Latency": "25094",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18598",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12400",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_9": {
        "Latency": {
          "LatencyBest": "25098",
          "LatencyAvg": "25098",
          "LatencyWorst": "25098",
          "PipelineII": "25098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18627",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12483",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_128_64",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5727",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13673",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_10": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5756",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13756",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_64_32",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2879",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_11": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2908",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_32_16",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1455",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_12": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1484",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_16_8",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "743",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1801",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_13": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "772",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1884",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Loops": [{
            "Name": "adder_8_4",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "319",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_14": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "348",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Loops": [{
            "Name": "adder_4_2",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "175",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_15": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "204",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "adder_2_1",
            "TripCount": "25088",
            "Latency": "25093",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "269",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1537",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_16": {
        "Latency": {
          "LatencyBest": "25097",
          "LatencyAvg": "25097",
          "LatencyWorst": "25097",
          "PipelineII": "25097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "297",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1618",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_4": {
        "Latency": {
          "LatencyBest": "25128",
          "LatencyAvg": "25128",
          "LatencyWorst": "25128",
          "PipelineII": "25099",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "33641",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "42846",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.492"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_2",
            "TripCount": "28",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "197",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_5": {
        "Latency": {
          "LatencyBest": "33153",
          "LatencyAvg": "33153",
          "LatencyWorst": "33153",
          "PipelineII": "33153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.537"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "896",
            "Latency": "33152",
            "PipelineII": "",
            "PipelineDepth": "37"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "344",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1207",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul": {
        "Latency": {
          "LatencyBest": "25096",
          "LatencyAvg": "25096",
          "LatencyWorst": "25096",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "mul",
            "TripCount": "25088",
            "Latency": "25094",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18598",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12400",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_17": {
        "Latency": {
          "LatencyBest": "25098",
          "LatencyAvg": "25098",
          "LatencyWorst": "25098",
          "PipelineII": "25098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18627",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12483",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_128_64",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5727",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13673",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_18": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5756",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13756",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_64_32",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2879",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_19": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2908",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_32_16",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1455",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_20": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1484",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_16_8",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "743",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1801",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_21": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "772",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1884",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Loops": [{
            "Name": "adder_8_4",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "319",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_22": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "348",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Loops": [{
            "Name": "adder_4_2",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "175",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_23": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "204",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "adder_2_1",
            "TripCount": "25088",
            "Latency": "25093",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "269",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1537",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_24": {
        "Latency": {
          "LatencyBest": "25097",
          "LatencyAvg": "25097",
          "LatencyWorst": "25097",
          "PipelineII": "25097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "297",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1618",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_6": {
        "Latency": {
          "LatencyBest": "25128",
          "LatencyAvg": "25128",
          "LatencyWorst": "25128",
          "PipelineII": "25099",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "33641",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "42846",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.492"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_2",
            "TripCount": "28",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "197",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_7": {
        "Latency": {
          "LatencyBest": "33153",
          "LatencyAvg": "33153",
          "LatencyWorst": "33153",
          "PipelineII": "33153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.537"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "896",
            "Latency": "33152",
            "PipelineII": "",
            "PipelineDepth": "37"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "344",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1207",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul": {
        "Latency": {
          "LatencyBest": "25096",
          "LatencyAvg": "25096",
          "LatencyWorst": "25096",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Loops": [{
            "Name": "mul",
            "TripCount": "25088",
            "Latency": "25094",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18598",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12400",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_mul_proc": {
        "Latency": {
          "LatencyBest": "25098",
          "LatencyAvg": "25098",
          "LatencyWorst": "25098",
          "PipelineII": "25098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.228"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "18627",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12483",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_128_64",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5727",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13673",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_128_64_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "5756",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13756",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_64_32",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2879",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_64_32_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "2908",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_32_16",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1455",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_32_16_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "1484",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Loops": [{
            "Name": "adder_16_8",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "743",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1801",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_16_8_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.236"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "772",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1884",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Loops": [{
            "Name": "adder_8_4",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "319",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "889",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_8_4_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "348",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "972",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2": {
        "Latency": {
          "LatencyBest": "25093",
          "LatencyAvg": "25093",
          "LatencyWorst": "25093",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Loops": [{
            "Name": "adder_4_2",
            "TripCount": "25088",
            "Latency": "25091",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "175",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_4_2_proc": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.455"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "204",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1": {
        "Latency": {
          "LatencyBest": "25095",
          "LatencyAvg": "25095",
          "LatencyWorst": "25095",
          "PipelineII": "25089",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Loops": [{
            "Name": "adder_2_1",
            "TripCount": "25088",
            "Latency": "25093",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "269",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1537",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_Loop_adder_2_1_proc": {
        "Latency": {
          "LatencyBest": "25097",
          "LatencyAvg": "25097",
          "LatencyWorst": "25097",
          "PipelineII": "25097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "297",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1618",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Mul_Adder_Tree_128_8": {
        "Latency": {
          "LatencyBest": "25128",
          "LatencyAvg": "25128",
          "LatencyWorst": "25128",
          "PipelineII": "25099",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.649"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "33641",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "42846",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.492"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_2",
            "TripCount": "28",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "197",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator_Quantizer_9": {
        "Latency": {
          "LatencyBest": "33153",
          "LatencyAvg": "33153",
          "LatencyWorst": "33153",
          "PipelineII": "33153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.537"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "896",
            "Latency": "33152",
            "PipelineII": "",
            "PipelineDepth": "37"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "344",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1207",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Bias_Merger_Pipeline_VITIS_LOOP_14_1": {
        "Latency": {
          "LatencyBest": "901",
          "LatencyAvg": "901",
          "LatencyWorst": "901",
          "PipelineII": "897",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "896",
            "Latency": "899",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "262",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "905",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Bias_Merger": {
        "Latency": {
          "LatencyBest": "903",
          "LatencyAvg": "903",
          "LatencyWorst": "903",
          "PipelineII": "903",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.470"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "329",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1000",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Gemv_Test": {
        "Latency": {
          "LatencyBest": "33175",
          "LatencyAvg": "33175",
          "LatencyWorst": "33175",
          "PipelineII": "33154",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.962"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "534",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "4",
          "FF": "149697",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "2",
          "LUT": "183425",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-19 23:44:46 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
