design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/tjgreen/git/caravel_user_project/openlane/user_adder,user_adder,22_10_09_11_59,flow completed,0h5m54s0ms,0h3m5s0ms,-20.0,0.54,-1,2.04,2191.55,-1,0,0,0,0,0,0,0,11,0,-1,-1,133974,14133,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,65518405.0,0.0,6.61,6.57,5.08,2.92,-1,896,1734,33,871,0,0,0,962,77,0,11,61,183,126,57,82,204,99,16,424,7276,0,7700,514032.2304,0.000652,0.000492,8.34e-06,0.000819,0.000625,3.79e-08,0.000933,0.000735,4.18e-08,5.54,11.0,90.9090909090909,10,AREA 0,5,5,1,153.6,153.18,0.6,0.3,sky130_fd_sc_hd,4,4
