// Seed: 3219720091
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  logic ["" : -1] id_5;
  wire [1 : 1 'd0] id_6;
  wire id_7 = id_4[1 : 1'h0];
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    output logic id_6,
    input tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    input tri id_10,
    output wire id_11,
    input tri id_12
    , id_20,
    input tri id_13,
    output wor id_14,
    input supply0 id_15,
    output wand id_16,
    input wand id_17,
    output supply0 id_18
);
  wire id_21;
  initial begin : LABEL_0
    $signed(16);
    ;
    id_6 <= 1 == 1;
  end
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21
  );
endmodule
