// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_eYW_H__
#define __predict_ensemble_eYW_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_eYW_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_eYW_ram) {
        ram[0] = "0b00111111011100110101100110101011";
        ram[1] = "0b00111110100111111000011000111100";
        ram[2] = "0b00111000001000111001001111101110";
        ram[3] = "0b00111110100010000001000011101001";
        ram[4] = "0b00111110101010010000100111010000";
        ram[5] = "0b00111110011100001111111101010100";
        ram[6] = "0b00111110111011101110100110011010";
        ram[7] = "0b00111000010001010010000111011110";
        ram[8] = "0b00111111001010010000011110010110";
        ram[9] = "0b00111110000110000000010011011010";
        ram[10] = "0b00111000101001011010110011001101";
        ram[11] = "0b10111001001111011100101011010001";
        ram[12] = "0b00111110111001111110000110010111";
        ram[13] = "0b00111111011011100101000000001101";
        ram[14] = "0b00111000010100011011011100010111";
        ram[15] = "0b10111000000100101100110011110111";
        ram[16] = "0b00111100110101111000001111100000";
        ram[17] = "0b00111110010010111011000000011101";
        ram[18] = "0b10110111100111110110001000110000";
        ram[19] = "0b00111110011110011111001010111011";
        ram[20] = "0b10110111111110111010100010000010";
        ram[21] = "0b00110110101001111100010110101100";
        ram[22] = "0b00111110111100001111110001110010";
        ram[23] = "0b10000000000000000000000000000000";
        ram[24] = "0b00110110010010010101001110011100";
        ram[25] = "0b00111110101010110110110010111110";
        ram[26] = "0b00111101010111100000111001110011";
        ram[27] = "0b00111110111000110011010011100111";
        ram[28] = "0b00111110000000101001010100100001";
        ram[29] = "0b00111101111001011101001010001101";
        ram[30] = "0b10111000100011101001101100111001";
        ram[31] = "0b00111000000110110011000001110011";
        ram[32] = "0b00111111010110111010001011110000";
        ram[33] = "0b10110101100001100011011110111101";
        ram[34] = "0b00110110101001111100010110101100";
        ram[35] = "0b10110110111010101110000110001011";
        ram[36] = "0b00111110010001101110000011010010";
        ram[37] = "0b10110111001001111100010110101100";
        ram[38] = "0b00111110000010110010001111011101";
        ram[39] = "0b00111101011101000000000111000101";
        ram[40] = "0b00110111000101101111111010110101";
        ram[41] = "0b00110110010010010101001110011100";
        ram[42] = "0b10110110100001100011011110111101";
        ram[43] = "0b00110110100001100011011110111101";
        ram[44] = "0b00111101100111001011000101000110";
        ram[45] = "0b10110111100001100011011110111101";
        ram[46] = "0b00111111001000110011001010001011";
        ram[47] = "0b10110110010010010101001110011100";
        ram[48] = "0b00111111010010100010111010010000";
        ram[49] = "0b00111100111111110110001010110111";
        ram[50] = "0b00110111000101101111111010110101";
        ram[51] = "0b00111110010101010101001111101111";
        ram[52] = "0b00110110000001100011011110111101";
        ram[53] = "0b00110110111010101110000110001011";
        ram[54] = "0b00111111011101010101000000100010";
        ram[55] = "0b10110101100001100011011110111101";
        ram[56] = "0b00111110011001001001001000110110";
        ram[57] = "0b00111101100111011011110100110000";
        ram[58] = "0b00111111000011100100100001110011";
        ram[59] = "0b10110101100001100011011110111101";
        ram[60] = "0b00111110100110101000000000101000";
        ram[61] = "0b00110110101001111100010110101100";
        ram[62] = "0b00111111011100110010000010000110";
        ram[63] = "0b10110111001110001000110010100100";
        ram[64] = "0b00111110111001110110000000111001";
        ram[65] = "0b00110101100001100011011110111101";
        ram[66] = "0b00111110100001110100100111001111";
        ram[67] = "0b00111101111101010010111000110000";
        ram[68] = "0b00110110100001100011011110111101";
        ram[69] = "0b10110110110010010101001110011100";
        ram[70] = "0b00111111000001010011011111100011";
        ram[71] = "0b00000000000000000000000000000000";
        ram[72] = "0b00111110100111100010000000100101";
        ram[73] = "0b00111110110010010101011101101001";
        ram[74] = "0b00111110101011011000101100011110";
        ram[75] = "0b00110110111010101110000110001011";
        ram[76] = "0b10110101100001100011011110111101";
        ram[77] = "0b00111110110110000011010010001111";
        ram[78] = "0b00000000000000000000000000000000";
        ram[79] = "0b10110110111010101110000110001011";
        ram[80] = "0b00110101100001100011011110111101";
        ram[81] = "0b00110110100001100011011110111101";
        ram[82] = "0b00111101101100111001000000000000";
        ram[83] = "0b10000000000000000000000000000000";
        ram[84] = "0b10110101100001100011011110111101";
        ram[85] = "0b10110110010010010101001110011100";
        ram[86] = "0b00111101111111110110001010110111";
        ram[87] = "0b00110110101001111100010110101100";
        ram[88] = "0b00111110010111010110101010011100";
        ram[89] = "0b10110110010010010101001110011100";
        ram[90] = "0b00111110000000000000000010000110";
        ram[91] = "0b00110110010010010101001110011100";
        ram[92] = "0b00111111010110010001001110100101";
        ram[93] = "0b00111111010011111110110000000011";
        ram[94] = "0b10110110000001100011011110111101";
        ram[95] = "0b00111110110101010100000010101011";
        ram[96] = "0b00110110010010010101001110011100";
        ram[97] = "0b00111110100010101110110111111110";
        ram[98] = "0b00111111010111101111011010100101";
        ram[99] = "0b00000000000000000000000000000000";
        ram[100] = "0b00111110101010111100000101101010";
        ram[101] = "0b00111111010100000011100001001100";
        ram[102] = "0b00111111011010010010110110111010";
        ram[103] = "0b00111111010110001101001101111100";
        ram[104] = "0b10110110000001100011011110111101";
        ram[105] = "0b00111111011100100010111001101111";
        ram[106] = "0b10110101100001100011011110111101";
        ram[107] = "0b00110110000001100011011110111101";
        ram[108] = "0b00000000000000000000000000000000";
        ram[109] = "0b10000000000000000000000000000000";
        ram[110] = "0b10110101100001100011011110111101";
        ram[111] = "0b00111111011011100101110001011111";
        ram[112] = "0b10110101100001100011011110111101";
        ram[113] = "0b00111110100001011101010100001011";
        ram[114] = "0b00110101100001100011011110111101";
        ram[115] = "0b00110101100001100011011110111101";
        ram[116] = "0b00111110101001111100110101000110";
        ram[117] = "0b00111110110111010011101101001011";
        ram[118] = "0b00111110110011101100110010000001";
        ram[119] = "0b10000000000000000000000000000000";
        ram[120] = "0b10110101100001100011011110111101";
        ram[121] = "0b00111111011011100100010011111010";
        ram[122] = "0b00111111000101000100001001010011";
        ram[123] = "0b00111110111000010101011001011100";
        ram[124] = "0b10000000000000000000000000000000";
        ram[125] = "0b00111110110010101111111111010010";
        ram[126] = "0b00110101100001100011011110111101";
        ram[127] = "0b10000000000000000000000000000000";
        ram[128] = "0b00111110101010010011000011100000";
        ram[129] = "0b00111110100101011101101010001100";
        ram[130] = "0b00111110111011011110001010101100";
        ram[131] = "0b00110101100001100011011110111101";
        ram[132] = "0b00111110101111111111101111001110";
        ram[133] = "0b10000000000000000000000000000000";
        ram[134] = "0b00111111000101110101001001010100";
        ram[135] = "0b00000000000000000000000000000000";
        ram[136] = "0b00111111001110000101111101101100";
        ram[137] = "0b10000000000000000000000000000000";
        ram[138] = "0b00111110101011101110010000111011";
        ram[139] = "0b00110101100001100011011110111101";
        ram[140] = "0b00110101100001100011011110111101";
        ram[141] = "0b00000000000000000000000000000000";
        ram[142] = "0b10000000000000000000000000000000";
        ram[143] = "0b00000000000000000000000000000000";
        ram[144] = "0b00111111010011100110111110000010";
        ram[145] = "0b00111111001000111000000001010110";
        ram[146] = "0b00111111010000010000111110110110";
        ram[147] = "0b00111111001000011000110001011101";
        ram[148] = "0b00111111010010000101100111011010";
        ram[149] = "0b10000000000000000000000000000000";
        ram[150] = "0b10000000000000000000000000000000";
        ram[151] = "0b00111111001000001110100010010110";
        ram[152] = "0b10000000000000000000000000000000";
        ram[153] = "0b00111111010100001110000101100001";
        ram[154] = "0b10000000000000000000000000000000";
        ram[155] = "0b00111111000110100011001000011010";
        ram[156] = "0b00111110010010001011101011000111";
        ram[157] = "0b00000000000000000000000000000000";
        ram[158] = "0b00000000000000000000000000000000";
        ram[159] = "0b00111111000011011110101001000110";
        ram[160] = "0b10000000000000000000000000000000";
        ram[161] = "0b00000000000000000000000000000000";
        ram[162] = "0b00000000000000000000000000000000";
        ram[163] = "0b00111111000001111011011001010110";
        ram[164] = "0b10000000000000000000000000000000";
        ram[165] = "0b00111111000100011010101011111000";
        ram[166] = "0b00000000000000000000000000000000";
        ram[167] = "0b00111110111101011101000111100101";
        ram[168] = "0b10000000000000000000000000000000";
        ram[169] = "0b10000000000000000000000000000000";
        for (unsigned i = 170; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_eYW) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_eYW_ram* meminst;


SC_CTOR(predict_ensemble_eYW) {
meminst = new predict_ensemble_eYW_ram("predict_ensemble_eYW_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_eYW() {
    delete meminst;
}


};//endmodule
#endif
