# top_module

## module diagram

![top_dds](https://github.com/KaihaoYuHW/Verilog_a-simple-DDS-Signal-Generator/blob/main/doc/top_dds.png)

