Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 13:35:49 2019
| Host         : DESKTOP-6J2BPD3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           12 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------+------------------------------+------------------+----------------+
|        Clock Signal        |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------+------------------------+------------------------------+------------------+----------------+
|  ck_25_BUFG                |                        | vga_driver/hsync0            |                1 |              2 |
|  vga_driver/VGA_vsync_OBUF |                        | add_bb/ball_y[9]_i_1_n_0     |                3 |              8 |
|  vga_driver/VGA_vsync_OBUF |                        |                              |                3 |             10 |
|  vga_driver/VGA_vsync_OBUF |                        | add_bb/ball_y0               |                2 |             10 |
|  vga_driver/VGA_vsync_OBUF |                        | add_bb/ball_x_reg[9]_i_1_n_7 |                3 |             18 |
|  ADC_CS_OBUF               |                        |                              |                5 |             18 |
|  ck_25_BUFG                |                        | vga_driver/clear             |                3 |             20 |
|  ck_25_BUFG                | vga_driver/eqOp        | vga_driver/v_cnt0            |                3 |             20 |
|  clk_50MHz_IBUF_BUFG       |                        |                              |                4 |             22 |
|  count_reg__0[4]           | adc/pdata2[11]_i_1_n_0 |                              |                4 |             22 |
|  ck_25_BUFG                |                        |                              |               10 |             50 |
+----------------------------+------------------------+------------------------------+------------------+----------------+


