<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rd_fifo_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/rd_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="wr_fifo_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/wr_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="eth_dcfifo_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/eth_dcfifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_1_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/clk_wiz_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cordic_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/cordic_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/axi_ddr_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rd_fifo_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="wr_fifo_synth_1"/>
		<Parent Id="eth_dcfifo_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
		<Parent Id="cordic_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="axi_ddr_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v3/project/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="rd_fifo_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="wr_fifo_synth_1"/>
		<Parent Id="eth_dcfifo_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
		<Parent Id="cordic_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="axi_ddr_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

