{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-150,-6",
   "Default View_ScaleFactor":"0.638344",
   "Default View_TopLeft":"-154,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 3:w -x 1040 -y 960 -defaultsOSRD -bot
preplace port DDR3 -pg 1 -lvl 6 -x 1580 -y 610 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 2:w -x 660 -y 100 -defaultsOSRD -top
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 3:w -x 1020 -y 960 -defaultsOSRD -bot
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 870 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 94 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 128 126 129 127 132 131 133 134 130 135} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 440R -pinDir M01_AXI right -pinY M01_AXI 300R -pinDir ACLK left -pinY ACLK 300L -pinDir ARESETN left -pinY ARESETN 260L -pinDir S00_ACLK left -pinY S00_ACLK 320L -pinDir S00_ARESETN left -pinY S00_ARESETN 280L -pinDir S01_ACLK left -pinY S01_ACLK 380L -pinDir S01_ARESETN left -pinY S01_ARESETN 360L -pinDir M00_ACLK left -pinY M00_ACLK 400L -pinDir M00_ARESETN left -pinY M00_ARESETN 420L -pinDir M01_ACLK left -pinY M01_ACLK 340L -pinDir M01_ARESETN left -pinY M01_ARESETN 440L
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 870 -y 810 -swap {0 1 2 5 4 3} -defaultsOSRD -pinDir CLK_IN1_D right -pinY CLK_IN1_D 20R -pinDir resetn right -pinY resetn 80R -pinDir clk_out1 right -pinY clk_out1 60R -pinDir locked right -pinY locked 40R
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1190 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 58 55 54 56 60 59 57} -defaultsOSRD -pinDir DDR3 right -pinY DDR3 20R -pinDir S_AXI left -pinY S_AXI 20L -pinDir sys_rst left -pinY sys_rst 260L -pinDir ui_clk_sync_rst left -pinY ui_clk_sync_rst 140L -pinDir ui_clk left -pinY ui_clk 120L -pinDir mmcm_locked left -pinY mmcm_locked 160L -pinDir sys_clk_i left -pinY sys_clk_i 280L -pinDir init_calib_complete right -pinY init_calib_complete 40R -pinDir aresetn left -pinY aresetn 180L
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 150 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 40L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 40R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 20R
preplace inst xdma_0 -pg 1 -lvl 2 -x 480 -y 150 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 55 52 57 58 51 53 56 54} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 40R -pinDir pcie_cfg_mgmt left -pinY pcie_cfg_mgmt 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 40L -pinDir sys_rst_n left -pinY sys_rst_n 100L -pinDir user_lnk_up right -pinY user_lnk_up 60R -pinDir axi_aclk right -pinY axi_aclk 140R -pinDir axi_aresetn right -pinY axi_aresetn 160R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 60L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 80R -pinDir msi_enable right -pinY msi_enable 120R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 100R
preplace inst nm_0 -pg 1 -lvl 2 -x 480 -y 390 -defaultsOSRD -pinDir interface_aximm right -pinY interface_aximm 20R -pinDir CLK right -pinY CLK 40R -pinDir RST_N right -pinY RST_N 60R
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 480 -y 690 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 40R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked right -pinY dcm_locked 60R -pinDir mb_reset right -pinY mb_reset 100R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 140R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 160R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1190 -y 450 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir S_AXI left -pinY S_AXI 20L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1450 -y 430 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 40L -pinDir rsta_busy right -pinY rsta_busy 20R -pinDir rstb_busy right -pinY rstb_busy 40R
preplace netloc netgroup_1 1 4 1 NJ 470
preplace netloc M00_ACLK_1 1 2 2 700 710 N
preplace netloc M00_ARESETN_1 1 2 2 720 770 N
preplace netloc clk_wiz_0_clk_out1 1 3 1 N 870
preplace netloc clk_wiz_0_locked 1 3 1 N 850
preplace netloc mig_7series_0_mmcm_locked 1 2 2 NJ 750 N
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 2 NJ 730 N
preplace netloc sys_rst_1 1 3 1 1020 890n
preplace netloc sys_rst_n_1 1 0 2 NJ 250 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 NJ 190
preplace netloc xdma_0_axi_aclk 1 2 2 660 670 1020
preplace netloc xdma_0_axi_aresetn 1 2 2 680 690 1040
preplace netloc CLK_IN1_D_1 1 3 1 1040 830n
preplace netloc CLK_IN_D_1 1 0 1 NJ 190
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 610
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N 470
preplace netloc mig_7series_0_DDR3 1 4 2 NJ 610 NJ
preplace netloc nm_0_interface_aximm 1 2 1 N 410
preplace netloc xdma_0_M_AXI 1 2 1 N 190
preplace netloc xdma_0_pcie_mgt 1 2 1 660 100n
levelinfo -pg 1 0 160 480 870 1190 1450 1580
pagesize -pg 1 -db -bbox -sgen -110 0 1670 1060
",
   "Grouping and No Loops_ScaleFactor":"0.552309",
   "Grouping and No Loops_TopLeft":"-324,0",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/util_ds_buf_0_IBUF_OUT:false|/clk_wiz_0_clk_out1:false|/sys_rst_1:false|/xdma_0_axi_aresetn:false|/xdma_0_axi_aclk:false|/M00_ARESETN_1:false|/M00_ACLK_1:false|/sys_rst_n_1:false|/mig_7series_0_ui_clk_sync_rst:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 4 -x 850 -y 580 -defaultsOSRD -bot
preplace port DDR3 -pg 1 -lvl 5 -x 1050 -y 280 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 1 -x 50 -y 100 -defaultsOSRD -top
preplace port port-id_sys_rst -pg 1 -lvl 1 -x 50 -y 580 -defaultsOSRD -bot
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 430 -y 290 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 920 -y 500 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 3 -x 690 -y 280 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 430 -y 400 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 1 -x 150 -y 190 -defaultsOSRD
preplace inst nm_0 -pg 1 -lvl 1 -x 150 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 690 -y 390 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 920 -y 390 -defaultsOSRD
preplace netloc CLK_IN1_D_1 1 3 1 810 500n
preplace netloc CLK_IN_D_1 1 0 2 NJ 400 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 380
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 400
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 NJ 280
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 570 300n
preplace netloc mig_7series_0_DDR3 1 3 2 NJ 280 NJ
preplace netloc nm_0_interface_aximm 1 1 1 NJ 300
preplace netloc xdma_0_M_AXI 1 1 1 290 180n
preplace netloc xdma_0_pcie_mgt 1 1 1 280 110n
levelinfo -pg 1 0 150 430 690 920 1050
pagesize -pg 1 -db -bbox -sgen -100 0 1140 680
",
   "Interfaces View_ScaleFactor":"0.860499",
   "Interfaces View_TopLeft":"-187,0",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/util_ds_buf_0_IBUF_OUT:true|/clk_wiz_0_clk_out1:true|/sys_rst_1:true|/xdma_0_axi_aresetn:true|/xdma_0_axi_aclk:true|/M00_ARESETN_1:true|/M00_ACLK_1:true|/sys_rst_n_1:true|/mig_7series_0_ui_clk_sync_rst:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 3:w -x 1040 -y 960 -defaultsOSRD -bot
preplace port DDR3 -pg 1 -lvl 6 -x 1600 -y 610 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 2:w -x 660 -y 100 -defaultsOSRD -top
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 3:w -x 1020 -y 960 -defaultsOSRD -bot
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 870 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 94 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 130 126 131 127 132 128 134 135 133 129} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 440R -pinDir M01_AXI right -pinY M01_AXI 300R -pinDir ACLK left -pinY ACLK 340L -pinDir ARESETN left -pinY ARESETN 260L -pinDir S00_ACLK left -pinY S00_ACLK 360L -pinDir S00_ARESETN left -pinY S00_ARESETN 280L -pinDir S01_ACLK left -pinY S01_ACLK 380L -pinDir S01_ARESETN left -pinY S01_ARESETN 300L -pinDir M00_ACLK left -pinY M00_ACLK 420L -pinDir M00_ARESETN left -pinY M00_ARESETN 440L -pinDir M01_ACLK left -pinY M01_ACLK 400L -pinDir M01_ARESETN left -pinY M01_ARESETN 320L
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 870 -y 810 -swap {0 1 2 5 4 3} -defaultsOSRD -pinDir CLK_IN1_D right -pinY CLK_IN1_D 20R -pinDir resetn right -pinY resetn 80R -pinDir clk_out1 right -pinY clk_out1 60R -pinDir locked right -pinY locked 40R
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1190 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 58 55 54 56 60 59 57} -defaultsOSRD -pinDir DDR3 right -pinY DDR3 20R -pinDir S_AXI left -pinY S_AXI 20L -pinDir sys_rst left -pinY sys_rst 260L -pinDir ui_clk_sync_rst left -pinY ui_clk_sync_rst 140L -pinDir ui_clk left -pinY ui_clk 120L -pinDir mmcm_locked left -pinY mmcm_locked 160L -pinDir sys_clk_i left -pinY sys_clk_i 280L -pinDir init_calib_complete right -pinY init_calib_complete 40R -pinDir aresetn left -pinY aresetn 180L
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 150 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 40L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 40R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 20R
preplace inst xdma_0 -pg 1 -lvl 2 -x 480 -y 150 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 55 52 58 57 51 53 56 54} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 40R -pinDir pcie_cfg_mgmt left -pinY pcie_cfg_mgmt 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 40L -pinDir sys_rst_n left -pinY sys_rst_n 100L -pinDir user_lnk_up right -pinY user_lnk_up 60R -pinDir axi_aclk right -pinY axi_aclk 160R -pinDir axi_aresetn right -pinY axi_aresetn 140R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 60L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 80R -pinDir msi_enable right -pinY msi_enable 120R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 100R
preplace inst nm_0 -pg 1 -lvl 2 -x 480 -y 390 -defaultsOSRD -pinDir interface_aximm right -pinY interface_aximm 20R -pinDir CLK right -pinY CLK 40R -pinDir RST_N right -pinY RST_N 60R
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 480 -y 690 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 40R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked right -pinY dcm_locked 60R -pinDir mb_reset right -pinY mb_reset 100R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 140R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 160R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1190 -y 450 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1460 -y 450 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 20L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 40L -pinDir rsta_busy right -pinY rsta_busy 20R -pinDir rstb_busy right -pinY rstb_busy 40R
preplace netloc M00_ACLK_1 1 2 2 660 710 N
preplace netloc M00_ARESETN_1 1 2 2 720 770 N
preplace netloc clk_wiz_0_clk_out1 1 3 1 N 870
preplace netloc clk_wiz_0_locked 1 3 1 N 850
preplace netloc mig_7series_0_mmcm_locked 1 2 2 NJ 750 N
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 2 NJ 730 N
preplace netloc sys_rst_1 1 3 1 1020 890n
preplace netloc sys_rst_n_1 1 0 2 NJ 250 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 NJ 190
preplace netloc xdma_0_axi_aclk 1 2 2 680 670 1020
preplace netloc xdma_0_axi_aresetn 1 2 2 700 690 1040
preplace netloc CLK_IN1_D_1 1 3 1 1040 830n
preplace netloc CLK_IN_D_1 1 0 1 NJ 190
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 470
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 490
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 610
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N 470
preplace netloc mig_7series_0_DDR3 1 4 2 NJ 610 NJ
preplace netloc nm_0_interface_aximm 1 2 1 N 410
preplace netloc xdma_0_M_AXI 1 2 1 N 190
preplace netloc xdma_0_pcie_mgt 1 2 1 660 100n
levelinfo -pg 1 0 160 480 870 1190 1460 1600
pagesize -pg 1 -db -bbox -sgen -110 0 1690 1060
",
   "No Loops_ScaleFactor":"0.536287",
   "No Loops_TopLeft":"-347,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 2:w -x 680 -y 1100 -defaultsOSRD -bot
preplace port DDR3 -pg 1 -lvl 6 -x 1660 -y 650 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 2:w -x 680 -y 100 -defaultsOSRD -top
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 2:w -x 740 -y 1100 -defaultsOSRD -bot
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 890 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 94 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 129 127 130 128 132 133 135 134 131} -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 280L -pinY M00_AXI 480R -pinY M01_AXI 300R -pinY ACLK 300L -pinY ARESETN 360L -pinY S00_ACLK 320L -pinY S00_ARESETN 380L -pinY S01_ACLK 340L -pinY S01_ARESETN 420L -pinY M00_ACLK 440L -pinY M00_ARESETN 480L -pinY M01_ACLK 460L -pinY M01_ARESETN 400L
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 890 -y 990 -swap {0 1 2 3 5 4} -defaultsOSRD -pinY CLK_IN1_D 20L -pinY resetn 40L -pinY clk_out1 40R -pinY locked 20R
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1240 -y 630 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 58 56 55 59 60 57 54} -defaultsOSRD -pinY DDR3 20R -pinY S_AXI 20L -pinY sys_rst 240L -pinY ui_clk_sync_rst 60R -pinY ui_clk 40R -pinY mmcm_locked 260R -pinY sys_clk_i 260L -pinY init_calib_complete 240R -pinY aresetn 180L
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 150 -swap {0 1 2 4 3} -defaultsOSRD -pinY CLK_IN_D 40L -pinBusY IBUF_OUT 40R -pinBusY IBUF_DS_ODIV2 20R
preplace inst xdma_0 -pg 1 -lvl 2 -x 500 -y 150 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 55 52 56 58 51 53 54 57} -defaultsOSRD -pinY M_AXI 40R -pinY pcie_cfg_mgmt 20L -pinY pcie_mgt 20R -pinY sys_clk 40L -pinY sys_rst_n 100L -pinY user_lnk_up 60R -pinY axi_aclk 120R -pinY axi_aresetn 160R -pinBusY usr_irq_req 60L -pinBusY usr_irq_ack 80R -pinY msi_enable 100R -pinBusY msi_vector_width 140R
preplace inst nm_0 -pg 1 -lvl 2 -x 500 -y 430 -defaultsOSRD -pinY interface_aximm 20R -pinY CLK 20L -pinY RST_N 40L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 500 -y 790 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 40L -pinY ext_reset_in 20L -pinY aux_reset_in 60L -pinY mb_debug_sys_rst 80L -pinY dcm_locked 100L -pinY mb_reset 40R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 100R -pinBusY peripheral_aresetn 20R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1240 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48} -defaultsOSRD -pinY S_AXI 20L -pinY BRAM_PORTA 20R -pinY BRAM_PORTB 40R -pinY s_axi_aclk 60L -pinY s_axi_aresetn 40L
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1520 -y 450 -defaultsOSRD -pinY BRAM_PORTA 20L -pinY BRAM_PORTB 40L -pinY rsta_busy 20R -pinY rstb_busy 40R
preplace netloc M00_ACLK_1 1 1 4 300 730 700 770 1100J 590 1380
preplace netloc M00_ARESETN_1 1 2 2 740 810 NJ
preplace netloc clk_wiz_0_clk_out1 1 3 1 1100 890n
preplace netloc clk_wiz_0_locked 1 3 1 1040 870n
preplace netloc mig_7series_0_mmcm_locked 1 1 4 320 950 NJ 950 NJ 950 1380
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 4 320 750 NJ 750 1080J 570 1400
preplace netloc sys_rst_1 1 2 1 740 1030n
preplace netloc sys_rst_n_1 1 0 2 NJ 250 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 NJ 190
preplace netloc xdma_0_axi_aclk 1 1 3 320 390 720 730 1060
preplace netloc xdma_0_axi_aresetn 1 1 3 300 370 680 710 1040
preplace netloc CLK_IN1_D_1 1 2 1 680 1010n
preplace netloc CLK_IN_D_1 1 0 1 NJ 190
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 470
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 490
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 650
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N 470
preplace netloc mig_7series_0_DDR3 1 4 2 NJ 650 NJ
preplace netloc nm_0_interface_aximm 1 2 1 N 450
preplace netloc xdma_0_M_AXI 1 2 1 N 190
preplace netloc xdma_0_pcie_mgt 1 2 1 680 100n
levelinfo -pg 1 0 160 500 890 1240 1520 1660
pagesize -pg 1 -db -bbox -sgen -110 0 1750 1200
",
   "Reduced Jogs_ScaleFactor":"0.487927",
   "Reduced Jogs_TopLeft":"-430,0",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 6 -x 1610 -y 380 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 6 -x 1610 -y 720 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 870 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 94 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 130 126 131 127 132 128 134 135 133 129} -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 870 -y 650 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1200 -y 420 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 750 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 500 -y 790 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 55 52 58 57 51 53 56 54} -defaultsOSRD
preplace inst nm_0 -pg 1 -lvl 2 -x 500 -y 290 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 500 -y 110 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1200 -y 190 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1470 -y 190 -defaultsOSRD
preplace netloc M00_ACLK_1 1 1 4 310 210 690 570 NJ 570 1350
preplace netloc M00_ARESETN_1 1 2 2 720 560 1060J
preplace netloc clk_wiz_0_clk_out1 1 3 1 1050 430n
preplace netloc clk_wiz_0_locked 1 3 1 1040 410n
preplace netloc mig_7series_0_mmcm_locked 1 1 4 300 580 NJ 580 NJ 580 1340
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 4 320 10 NJ 10 NJ 10 1340
preplace netloc sys_rst_1 1 0 3 NJ 670 320J 660 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 820 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 310J 760n
preplace netloc xdma_0_axi_aclk 1 1 3 320 220 680 550 1030J
preplace netloc xdma_0_axi_aresetn 1 1 3 310 360 700 210 NJ
preplace netloc CLK_IN1_D_1 1 0 3 NJ 640 NJ 640 NJ
preplace netloc CLK_IN_D_1 1 0 1 NJ 750
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 180
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 200
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 390
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1020 170n
preplace netloc mig_7series_0_DDR3 1 4 2 NJ 380 NJ
preplace netloc nm_0_interface_aximm 1 2 1 N 290
preplace netloc xdma_0_M_AXI 1 2 1 710 270n
preplace netloc xdma_0_pcie_mgt 1 2 4 NJ 720 NJ 720 NJ 720 NJ
levelinfo -pg 1 0 160 500 870 1200 1470 1610
pagesize -pg 1 -db -bbox -sgen -110 0 1710 920
"
}
{
   "da_axi4_cnt":"20",
   "da_board_cnt":"5",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"22"
}
