Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 13 16:09:00 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_f (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line84/U_COUNT3C/q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line84/U_COUNT3C/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line84/U_COUNT3C/q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.724        0.000                      0                  251        0.186        0.000                      0                  251        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.724        0.000                      0                  251        0.186        0.000                      0                  251        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.244ns (23.420%)  route 4.068ns (76.580%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.617     5.219    U_TSCTL/clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  U_TSCTL/state_reg[1]/Q
                         net (fo=24, routed)          2.266     8.003    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X4Y129         LUT6 (Prop_lut6_I4_O)        0.124     8.127 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=2, routed)           0.815     8.943    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X3Y129         LUT3 (Prop_lut3_I0_O)        0.152     9.095 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_3/O
                         net (fo=2, routed)           0.307     9.402    U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_3_n_0
    SLICE_X0Y129         LUT6 (Prop_lut6_I0_O)        0.326     9.728 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_2/O
                         net (fo=2, routed)           0.679    10.407    U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_2_n_0
    SLICE_X0Y129         LUT6 (Prop_lut6_I0_O)        0.124    10.531 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.531    U_TSCTL/Inst_TWICtl/FSM_gray_state[0]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)        0.031    15.255    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.244ns (23.892%)  route 3.963ns (76.108%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.617     5.219    U_TSCTL/clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  U_TSCTL/state_reg[1]/Q
                         net (fo=24, routed)          2.266     8.003    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X4Y129         LUT6 (Prop_lut6_I4_O)        0.124     8.127 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=2, routed)           0.815     8.943    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X3Y129         LUT3 (Prop_lut3_I0_O)        0.152     9.095 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_3/O
                         net (fo=2, routed)           0.307     9.402    U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_3_n_0
    SLICE_X0Y129         LUT6 (Prop_lut6_I0_O)        0.326     9.728 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_2/O
                         net (fo=2, routed)           0.574    10.302    U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_2_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I0_O)        0.124    10.426 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.426    U_TSCTL/Inst_TWICtl/FSM_gray_state[1]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)        0.031    15.255    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.890ns (18.009%)  route 4.052ns (81.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.617     5.219    U_TSCTL/clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  U_TSCTL/state_reg[1]/Q
                         net (fo=24, routed)          2.411     8.149    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.124     8.273 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=5, routed)           0.976     9.248    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X3Y128         LUT5 (Prop_lut5_I0_O)        0.124     9.372 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_14/O
                         net (fo=1, routed)           0.665    10.037    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_14_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000    10.161    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_2_n_0
    SLICE_X3Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    14.999    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)        0.029    15.252    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 nolabel_line84/U_ENB/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line84/U_COUNT3C/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.854ns (18.497%)  route 3.763ns (81.503%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.618     5.220    nolabel_line84/U_ENB/clk_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  nolabel_line84/U_ENB/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  nolabel_line84/U_ENB/q_reg[11]/Q
                         net (fo=2, routed)           1.030     6.706    nolabel_line84/U_ENB/q_reg[11]
    SLICE_X10Y129        LUT4 (Prop_lut4_I1_O)        0.124     6.830 f  nolabel_line84/U_ENB/q[2]_i_5/O
                         net (fo=1, routed)           0.811     7.641    nolabel_line84/U_ENB/q[2]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I2_O)        0.124     7.765 r  nolabel_line84/U_ENB/q[2]_i_2/O
                         net (fo=4, routed)           1.253     9.018    nolabel_line84/U_COUNT3C/enb_out
    SLICE_X4Y131         LUT2 (Prop_lut2_I0_O)        0.150     9.168 r  nolabel_line84/U_COUNT3C/q[0]_i_1/O
                         net (fo=1, routed)           0.669     9.837    nolabel_line84/U_COUNT3C/q[0]_i_1_n_0
    SLICE_X4Y132         FDRE                                         r  nolabel_line84/U_COUNT3C/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    15.001    nolabel_line84/U_COUNT3C/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  nolabel_line84/U_COUNT3C/q_reg[0]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X4Y132         FDRE (Setup_fdre_C_D)       -0.275    14.950    nolabel_line84/U_COUNT3C/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.334ns (29.002%)  route 3.266ns (70.998%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698     5.300    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           1.129     6.948    U_TSCTL/Inst_TWICtl/Q[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     7.072 f  U_TSCTL/Inst_TWICtl/initA[1]_i_4/O
                         net (fo=1, routed)           0.619     7.691    U_TSCTL/Inst_TWICtl/initA[1]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     7.815 r  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.481     8.295    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y130         LUT3 (Prop_lut3_I0_O)        0.118     8.413 r  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.462     8.876    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I4_O)        0.326     9.202 f  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.574     9.776    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.900 r  U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.900    U_TSCTL/state[2]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.500    14.922    U_TSCTL/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  U_TSCTL/state_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_D)        0.077    15.223    U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.334ns (29.021%)  route 3.263ns (70.979%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698     5.300    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           1.129     6.948    U_TSCTL/Inst_TWICtl/Q[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     7.072 r  U_TSCTL/Inst_TWICtl/initA[1]_i_4/O
                         net (fo=1, routed)           0.619     7.691    U_TSCTL/Inst_TWICtl/initA[1]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     7.815 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.481     8.295    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y130         LUT3 (Prop_lut3_I0_O)        0.118     8.413 f  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.462     8.876    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I4_O)        0.326     9.202 r  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.571     9.773    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X10Y130        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  U_TSCTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.897    U_TSCTL/state[0]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  U_TSCTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.500    14.922    U_TSCTL/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  U_TSCTL/state_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_D)        0.081    15.227    U_TSCTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.334ns (29.074%)  route 3.254ns (70.926%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.698     5.300    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           1.129     6.948    U_TSCTL/Inst_TWICtl/Q[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     7.072 r  U_TSCTL/Inst_TWICtl/initA[1]_i_4/O
                         net (fo=1, routed)           0.619     7.691    U_TSCTL/Inst_TWICtl/initA[1]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     7.815 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.481     8.295    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y130         LUT3 (Prop_lut3_I0_O)        0.118     8.413 f  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.585     8.998    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I5_O)        0.326     9.324 r  U_TSCTL/Inst_TWICtl/state[1]_i_2/O
                         net (fo=1, routed)           0.440     9.765    U_TSCTL/nstate[1]
    SLICE_X12Y129        LUT3 (Prop_lut3_I0_O)        0.124     9.889 r  U_TSCTL/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.889    U_TSCTL/state[1]_i_1_n_0
    SLICE_X12Y129        FDRE                                         r  U_TSCTL/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.497    14.919    U_TSCTL/clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  U_TSCTL/state_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X12Y129        FDRE (Setup_fdre_C_D)        0.077    15.220    U_TSCTL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.952ns (21.734%)  route 3.428ns (78.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDSE (Prop_fdse_C_Q)         0.456     5.759 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.872     6.632    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.124     6.756 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.713     7.468    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y133         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.765     8.357    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.481 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.687     9.168    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.124     9.292 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.391     9.683    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y130         FDRE (Setup_fdre_C_CE)      -0.169    15.071    U_TSCTL/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.952ns (21.734%)  route 3.428ns (78.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDSE (Prop_fdse_C_Q)         0.456     5.759 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.872     6.632    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.124     6.756 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.713     7.468    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y133         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.765     8.357    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.481 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.687     9.168    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.124     9.292 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.391     9.683    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y130         FDRE (Setup_fdre_C_CE)      -0.169    15.071    U_TSCTL/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.952ns (21.937%)  route 3.388ns (78.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDSE (Prop_fdse_C_Q)         0.456     5.759 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.872     6.632    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.124     6.756 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.713     7.468    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y133         LUT3 (Prop_lut3_I0_O)        0.124     7.592 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.765     8.357    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.481 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.687     9.168    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.124     9.292 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.351     9.643    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    15.001    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.036    U_TSCTL/Inst_TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.128     1.780    U_TSCTL/dataByte[4]
    SLICE_X3Y130         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.070     1.593    U_TSCTL/TemperatureReg.temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=5, routed)           0.151     1.802    U_TSCTL/dataByte[6]
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.025    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.066     1.611    U_TSCTL/TemperatureReg.temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.801%)  route 0.181ns (56.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/Q
                         net (fo=5, routed)           0.181     1.832    U_TSCTL/dataByte[7]
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.025    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[7]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.070     1.615    U_TSCTL/TemperatureReg.temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/subState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/subState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  U_TSCTL/Inst_TWICtl/subState_reg[1]/Q
                         net (fo=13, routed)          0.143     1.795    U_TSCTL/Inst_TWICtl/subState_reg_n_0_[1]
    SLICE_X1Y131         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  U_TSCTL/Inst_TWICtl/DONE_O_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_TSCTL/Inst_TWICtl/DONE_O_i_1_n_0
    SLICE_X1Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/DONE_O_reg/C
                         clock pessimism             -0.503     1.523    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.091     1.614    U_TSCTL/Inst_TWICtl/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDSE (Prop_fdse_C_Q)         0.128     1.640 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.091     1.731    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.099     1.830 r  U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     2.029    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y133         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X0Y133         FDSE (Hold_fdse_C_D)         0.092     1.604    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.359%)  route 0.192ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.192     1.843    U_TSCTL/dataByte[5]
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.025    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[5]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.070     1.615    U_TSCTL/TemperatureReg.temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.388%)  route 0.143ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.143     1.818    U_TSCTL/dataByte[3]
    SLICE_X3Y130         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.066     1.589    U_TSCTL/TemperatureReg.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/Q
                         net (fo=1, routed)           0.176     1.825    U_TSCTL/Inst_TWICtl/sync_sda_reg_n_0_[0]
    SLICE_X0Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.075     1.595    U_TSCTL/Inst_TWICtl/sync_sda_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.586     1.505    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y126         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.152     1.799    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.020    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X0Y125         FDSE (Hold_fdse_C_D)         0.092     1.609    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.506    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TSCTL/TemperatureReg.temp_reg[0]/Q
                         net (fo=1, routed)           0.186     1.834    U_TSCTL/Inst_TWICtl/temp[0]
    SLICE_X6Y128         LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  U_TSCTL/Inst_TWICtl/tempReg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U_TSCTL/temp_0[0]
    SLICE_X6Y128         FDRE                                         r  U_TSCTL/tempReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.021    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  U_TSCTL/tempReg_reg[8]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.120     1.640    U_TSCTL/tempReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y127    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y127    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y131   nolabel_line84/U_COUNT3C/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y131   nolabel_line84/U_COUNT3C/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y131   nolabel_line84/U_ENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/busState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/busState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    U_TSCTL/TemperatureReg.temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    U_TSCTL/waitCnt_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    U_TSCTL/waitCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    U_TSCTL/waitCnt_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    U_TSCTL/waitCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y127    U_TSCTL/waitCnt_reg[8]/C



