// Seed: 3789036466
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  type_9(
      1'd0, (1), 1
  );
  assign id_3[1] = id_0;
  defparam id_5.id_6 = id_6;
endmodule
