Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 15 10:04:05 2023
| Host         : DESKTOP-1FHMVCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Debounce_timing_summary_routed.rpt -pb Debounce_timing_summary_routed.pb -rpx Debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : Debounce
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: buff_output_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.204        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.204        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    counter_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.989 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.989    counter_reg[24]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.893    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.192    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    counter_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.968 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.968    counter_reg[24]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.893    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.192    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    counter_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.894 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.894    counter_reg[24]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.893    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.192    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    counter_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.878 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.878    counter_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.893    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.192    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.875    counter_reg[20]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.854 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.854    counter_reg[20]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.780 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.780    counter_reg[20]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    counter_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.764 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.764    counter_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.761 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.761    counter_reg[16]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.411    counter_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.085    counter_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    counter_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    counter_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    counter_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.740 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.740    counter_reg[16]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.894    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.193    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.652 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    counter_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    counter[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    counter_reg[0]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.616    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    counter_reg_n_0_[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    counter_reg[12]_i_1_n_7
    SLICE_X0Y4           FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.828    counter_reg_n_0_[16]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    counter_reg[16]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.828    counter_reg_n_0_[20]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    counter_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.827    counter_reg_n_0_[24]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    counter_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.614    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.829    counter_reg_n_0_[4]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    counter_reg[4]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.616    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.916%)  route 0.202ns (44.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.202     1.853    counter_reg_n_0_[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.968 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    counter_reg[8]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.652 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    counter_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    counter[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.976 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    counter_reg[0]_i_1_n_6
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.616    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    counter_reg_n_0_[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    counter_reg[12]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.828    counter_reg_n_0_[16]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    counter_reg[16]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.615    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1      counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4      counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4      counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4      counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4      counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5      counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5      counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1      counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1      counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1      counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1      counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.536ns  (logic 3.995ns (72.171%)  route 1.541ns (27.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_signal_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_signal_reg/Q
                         net (fo=2, routed)           1.541     1.997    out_signal_reg_n_0
    T10                  OBUF (Prop_obuf_I_O)         3.539     5.536 r  output_INST_0/O
                         net (fo=0)                   0.000     5.536    output
    T10                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            buff1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.332ns  (logic 1.537ns (28.828%)  route 3.795ns (71.172%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  input (IN)
                         net (fo=0)                   0.000     0.000    input
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  buff1_reg_i_1/O
                         net (fo=1, routed)           3.795     5.332    buff1_reg_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  buff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_output_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff3_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff3_reg/Q
                         net (fo=1, routed)           0.682     1.138    buff3
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     1.262 r  buff_output_i_1/O
                         net (fo=1, routed)           0.000     1.262    buff_output_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  buff_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.241ns  (logic 0.456ns (36.733%)  route 0.785ns (63.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff2_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff2_reg/Q
                         net (fo=2, routed)           0.785     1.241    buff2
    SLICE_X1Y5           FDRE                                         r  buff3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.419ns (34.359%)  route 0.800ns (65.641%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff1_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  buff1_reg/Q
                         net (fo=2, routed)           0.800     1.219    buff1
    SLICE_X1Y5           FDRE                                         r  buff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_signal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_signal_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  out_signal_reg/Q
                         net (fo=2, routed)           0.505     0.961    out_signal_reg_n_0
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  out_signal_i_1/O
                         net (fo=1, routed)           0.000     1.085    out_signal_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  out_signal_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff1_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buff1_reg/Q
                         net (fo=2, routed)           0.070     0.198    buff1
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.099     0.297 r  buff_output_i_1/O
                         net (fo=1, routed)           0.000     0.297    buff_output_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  buff_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_signal_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  out_signal_reg/Q
                         net (fo=2, routed)           0.168     0.309    out_signal_reg_n_0
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  out_signal_i_1/O
                         net (fo=1, routed)           0.000     0.354    out_signal_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  out_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.128ns (24.929%)  route 0.385ns (75.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff1_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buff1_reg/Q
                         net (fo=2, routed)           0.385     0.513    buff1
    SLICE_X1Y5           FDRE                                         r  buff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.141ns (26.991%)  route 0.381ns (73.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  buff2_reg/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buff2_reg/Q
                         net (fo=2, routed)           0.381     0.522    buff2
    SLICE_X1Y5           FDRE                                         r  buff3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.381ns (82.468%)  route 0.294ns (17.532%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_signal_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_signal_reg/Q
                         net (fo=2, routed)           0.294     0.435    out_signal_reg_n_0
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.675 r  output_INST_0/O
                         net (fo=0)                   0.000     1.675    output
    T10                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            buff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 0.304ns (17.019%)  route 1.484ns (82.981%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  input (IN)
                         net (fo=0)                   0.000     0.000    input
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  buff1_reg_i_1/O
                         net (fo=1, routed)           1.484     1.788    buff1_reg_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  buff1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_status
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.002ns (68.097%)  route 1.875ns (31.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.191    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.647 r  counter_reg[27]/Q
                         net (fo=2, routed)           1.875     7.522    clk_status_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546    11.068 r  clk_status_OBUF_inst/O
                         net (fo=0)                   0.000    11.068    clk_status
    T9                                                                r  clk_status (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_status
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.388ns (76.308%)  route 0.431ns (23.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.431     2.081    clk_status_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.328 r  clk_status_OBUF_inst/O
                         net (fo=0)                   0.000     3.328    clk_status
    T9                                                                r  clk_status (OUT)
  -------------------------------------------------------------------    -------------------





