<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584448530234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584448530234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 15:35:30 2020 " "Processing started: Tue Mar 17 15:35:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584448530234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584448530234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ask_rcv -c ask_rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off ask_rcv -c ask_rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584448530234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584448530662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_rcv.v 5 5 " "Found 5 design units, including 5 entities, in source file ask_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ask_rcv " "Found entity 1: ask_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_rcv " "Found entity 2: serial_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""} { "Info" "ISGN_ENTITY_NAME" "3 correlator " "Found entity 3: correlator" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""} { "Info" "ISGN_ENTITY_NAME" "4 syncgen " "Found entity 4: syncgen" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""} { "Info" "ISGN_ENTITY_NAME" "5 symbol_syncroniser " "Found entity 5: symbol_syncroniser" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584448530702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "symbclk ask_rcv.v(125) " "Verilog HDL Implicit Net warning at ask_rcv.v(125): created implicit net for \"symbclk\"" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584448530702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ask_rcv " "Elaborating entity \"ask_rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584448530733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_syncroniser symbol_syncroniser:sync " "Elaborating entity \"symbol_syncroniser\" for hierarchy \"symbol_syncroniser:sync\"" {  } { { "ask_rcv.v" "sync" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584448530742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abstract2 ask_rcv.v(121) " "Verilog HDL or VHDL warning at ask_rcv.v(121): object \"abstract2\" assigned a value but never read" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584448530742 "|ask_rcv|symbol_syncroniser:sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:prmbl " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:prmbl\"" {  } { { "ask_rcv.v" "prmbl" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584448530748 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[31..1\] 0 ask_rcv.v(52) " "Net \"in\[31..1\]\" at ask_rcv.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584448530751 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(48) " "Output port \"debug\" at ask_rcv.v(48) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584448530751 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncgen symbol_syncroniser:sync\|syncgen:symbgen " "Elaborating entity \"syncgen\" for hierarchy \"symbol_syncroniser:sync\|syncgen:symbgen\"" {  } { { "ask_rcv.v" "symbgen" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584448530759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ask_rcv.v(92) " "Verilog HDL assignment warning at ask_rcv.v(92): truncated value with size 32 to match size of target (3)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584448530759 "|ask_rcv|symbol_syncroniser:sync|syncgen:symbgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:syncwrd " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:syncwrd\"" {  } { { "ask_rcv.v" "syncwrd" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584448530765 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[7..1\] 0 ask_rcv.v(52) " "Net \"in\[7..1\]\" at ask_rcv.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584448530766 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(48) " "Output port \"debug\" at ask_rcv.v(48) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584448530766 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rcv serial_rcv:rcv " "Elaborating entity \"serial_rcv\" for hierarchy \"serial_rcv:rcv\"" {  } { { "ask_rcv.v" "rcv" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584448530773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ask_rcv.v(31) " "Verilog HDL assignment warning at ask_rcv.v(31): truncated value with size 32 to match size of target (4)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584448530774 "|ask_rcv|serial_rcv:rcv"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584448531046 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584448531046 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "symbol_syncroniser:sync\|syncgen:symbgen\|counter\[0\] High " "Register symbol_syncroniser:sync\|syncgen:symbgen\|counter\[0\] will power up to High" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1584448531093 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1584448531093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584448531217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584448531217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584448531264 "|ask_rcv|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1584448531264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584448531264 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584448531264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584448531264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584448531264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584448531264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 15:35:31 2020 " "Processing ended: Tue Mar 17 15:35:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584448531264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584448531264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584448531264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584448531264 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583135971786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583135971786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 10:59:31 2020 " "Processing started: Mon Mar 02 10:59:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583135971786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583135971786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ask_rcv -c ask_rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off ask_rcv -c ask_rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583135971786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583135972028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_rcv.v 5 5 " "Found 5 design units, including 5 entities, in source file ask_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ask_rcv " "Found entity 1: ask_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_rcv " "Found entity 2: serial_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""} { "Info" "ISGN_ENTITY_NAME" "3 correlator " "Found entity 3: correlator" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""} { "Info" "ISGN_ENTITY_NAME" "4 syncgen " "Found entity 4: syncgen" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""} { "Info" "ISGN_ENTITY_NAME" "5 symbol_syncroniser " "Found entity 5: symbol_syncroniser" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583135972063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "symbclk ask_rcv.v(128) " "Verilog HDL Implicit Net warning at ask_rcv.v(128): created implicit net for \"symbclk\"" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583135972063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ask_rcv " "Elaborating entity \"ask_rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583135972088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_syncroniser symbol_syncroniser:sync " "Elaborating entity \"symbol_syncroniser\" for hierarchy \"symbol_syncroniser:sync\"" {  } { { "ask_rcv.v" "sync" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583135972096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:prmbl " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:prmbl\"" {  } { { "ask_rcv.v" "prmbl" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583135972104 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[31..1\] 0 ask_rcv.v(56) " "Net \"in\[31..1\]\" at ask_rcv.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583135972106 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(52) " "Output port \"debug\" at ask_rcv.v(52) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583135972106 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncgen symbol_syncroniser:sync\|syncgen:symbgen " "Elaborating entity \"syncgen\" for hierarchy \"symbol_syncroniser:sync\|syncgen:symbgen\"" {  } { { "ask_rcv.v" "symbgen" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583135972114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ask_rcv.v(96) " "Verilog HDL assignment warning at ask_rcv.v(96): truncated value with size 32 to match size of target (3)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583135972114 "|ask_rcv|symbol_syncroniser:sync|syncgen:symbgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ask_rcv.v(97) " "Verilog HDL assignment warning at ask_rcv.v(97): truncated value with size 32 to match size of target (1)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583135972114 "|ask_rcv|symbol_syncroniser:sync|syncgen:symbgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:syncwrd " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:syncwrd\"" {  } { { "ask_rcv.v" "syncwrd" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583135972120 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[7..1\] 0 ask_rcv.v(56) " "Net \"in\[7..1\]\" at ask_rcv.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583135972121 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(52) " "Output port \"debug\" at ask_rcv.v(52) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583135972121 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rcv serial_rcv:rcv " "Elaborating entity \"serial_rcv\" for hierarchy \"serial_rcv:rcv\"" {  } { { "ask_rcv.v" "rcv" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583135972127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ask_rcv.v(40) " "Verilog HDL assignment warning at ask_rcv.v(40): truncated value with size 32 to match size of target (5)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583135972128 "|ask_rcv|serial_rcv:rcv"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583135972565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583135972565 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583135972681 "|ask_rcv|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1583135972681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583135972682 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583135972682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583135972682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583135972682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583135972696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 10:59:32 2020 " "Processing ended: Mon Mar 02 10:59:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583135972696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583135972696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583135972696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583135972696 ""}
>>>>>>> 38a65153459fc010853102e33625ae1b7515ffd2
