#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 13:40:44 2018
# Process ID: 7236
# Current directory: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3244 D:\FPGA\hardware\Olimex_RGB_Matrix\matrix_vc\matrix_vc.xpr
# Log file: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/vivado.log
# Journal file: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  design_1_processing_system7_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_processing_system7_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files -ipstatic_source_dir D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/modelsim} {questa=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/questa} {riviera=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf

launch_sdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
open_bd_design {D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
