

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Tue Aug 11 15:12:57 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_proj_v2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                         |        ?|        ?|  35 ~ 53 |          -|          -|      ?|    no    |
        | + Loop 1.1                      |       33|       51|  11 ~ 17 |          -|          -|      3|    no    |
        |  ++ Loop 1.1.1                  |        9|       15|   3 ~ 5  |          -|          -|      3|    no    |
        |   +++ Loop 1.1.1.1              |        1|        3|         1|          -|          -| 1 ~ 3 |    no    |
        |- Loop 2                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 2.1                      |        ?|        ?|         ?|          -|          -|      3|    no    |
        |  ++ Loop 2.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 2.1.1.1              |        ?|        ?|         1|          -|          -|      ?|    no    |
        |- Loop 3                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1                      |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 3.1.1.1              |        ?|        ?|       336|          -|          -|      ?|    no    |
        |    ++++ Loop 3.1.1.1.1          |      333|      333|       111|          -|          -|      3|    no    |
        |     +++++ Loop 3.1.1.1.1.1      |      105|      105|        35|          -|          -|      3|    no    |
        |      ++++++ Loop 3.1.1.1.1.1.1  |       33|       33|        11|          -|          -|      3|    no    |
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 5 4 
6 --> 7 10 
7 --> 8 6 
8 --> 9 7 
9 --> 9 8 
10 --> 11 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 31 15 
15 --> 27 16 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 14 
31 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last = alloca i1"   --->   Operation 32 'alloca' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_filter_V_data), !map !21"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_filter_V_last), !map !27"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_input_V_data), !map !31"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_input_V_last), !map !35"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_output_V_data), !map !39"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_output_V_last), !map !43"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_size), !map !47"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_number), !map !53"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %filter_number), !map !57"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%filter_number_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filter_number)"   --->   Operation 43 'read' 'filter_number_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%input_number_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_number)"   --->   Operation 44 'read' 'input_number_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_size)"   --->   Operation 45 'read' 'input_size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%input_0 = alloca [12288 x float], align 4" [src_code_v2/conv2d.cpp:22]   --->   Operation 46 'alloca' 'input_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%filter = alloca [81 x float], align 4" [src_code_v2/conv2d.cpp:23]   --->   Operation 47 'alloca' 'filter' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_filter_V_data, i1* %stream_filter_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:8]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_input_V_data, i1* %stream_input_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:9]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_output_V_data, i1* %stream_output_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:10]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_size, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:11]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_number, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:12]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %filter_number, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:13]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:14]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %.loopexit9" [src_code_v2/conv2d.cpp:27]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%count_0 = phi i31 [ 0, %0 ], [ %count, %.loopexit9.loopexit ]"   --->   Operation 56 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_last_load = load i1* %tmp_last"   --->   Operation 57 'load' 'tmp_last_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %count_0 to i32" [src_code_v2/conv2d.cpp:27]   --->   Operation 58 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp slt i32 %zext_ln27, %filter_number_read" [src_code_v2/conv2d.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.52ns)   --->   "%count = add i31 %count_0, 1" [src_code_v2/conv2d.cpp:27]   --->   Operation 60 'add' 'count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader21.preheader, label %.preheader18.preheader" [src_code_v2/conv2d.cpp:27]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %count_0 to i34" [src_code_v2/conv2d.cpp:32]   --->   Operation 62 'zext' 'zext_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i33 @_ssdm_op_BitConcatenate.i33.i31.i2(i31 %count_0, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i33 %tmp_2 to i34" [src_code_v2/conv2d.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.59ns)   --->   "%sub_ln32 = sub i34 %zext_ln32_1, %zext_ln32" [src_code_v2/conv2d.cpp:32]   --->   Operation 65 'sub' 'sub_ln32' <Predicate = (icmp_ln27)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i34 %sub_ln32 to i35" [src_code_v2/conv2d.cpp:32]   --->   Operation 66 'sext' 'sext_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader21" [src_code_v2/conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_last_1 = alloca i1"   --->   Operation 68 'alloca' 'tmp_last_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "store i1 %tmp_last_load, i1* %tmp_last_1" [src_code_v2/conv2d.cpp:39]   --->   Operation 69 'store' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader18" [src_code_v2/conv2d.cpp:39]   --->   Operation 70 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%channel_0 = phi i2 [ 0, %.preheader21.preheader ], [ %channel, %.preheader21.loopexit ]"   --->   Operation 71 'phi' 'channel_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp eq i2 %channel_0, -1" [src_code_v2/conv2d.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.56ns)   --->   "%channel = add i2 %channel_0, 1" [src_code_v2/conv2d.cpp:28]   --->   Operation 74 'add' 'channel' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit9.loopexit, label %.preheader20.preheader" [src_code_v2/conv2d.cpp:28]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i2 %channel_0 to i35" [src_code_v2/conv2d.cpp:32]   --->   Operation 76 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.63ns)   --->   "%add_ln32 = add i35 %sext_ln32, %zext_ln32_3" [src_code_v2/conv2d.cpp:32]   --->   Operation 77 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i35 %add_ln32 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 78 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i37 @_ssdm_op_BitConcatenate.i37.i35.i2(i35 %add_ln32, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 79 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i37 %tmp_3 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 80 'sext' 'sext_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.75ns)   --->   "%sub_ln32_1 = sub i64 %sext_ln32_2, %sext_ln32_1" [src_code_v2/conv2d.cpp:32]   --->   Operation 81 'sub' 'sub_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader20" [src_code_v2/conv2d.cpp:29]   --->   Operation 82 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 83 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.71>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%row_0 = phi i2 [ %row, %.critedge ], [ 0, %.preheader20.preheader ]"   --->   Operation 84 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp eq i2 %row_0, -1" [src_code_v2/conv2d.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 86 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.56ns)   --->   "%row = add i2 %row_0, 1" [src_code_v2/conv2d.cpp:29]   --->   Operation 87 'add' 'row' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader21.loopexit, label %.preheader19.preheader" [src_code_v2/conv2d.cpp:29]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i2 %row_0 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 89 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.79ns)   --->   "%add_ln32_1 = add i64 %sub_ln32_1, %zext_ln32_2" [src_code_v2/conv2d.cpp:32]   --->   Operation 90 'add' 'add_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %add_ln32_1 to i8" [src_code_v2/conv2d.cpp:32]   --->   Operation 91 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i64 %add_ln32_1 to i6" [src_code_v2/conv2d.cpp:32]   --->   Operation 92 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln32_1, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 93 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.91ns)   --->   "%sub_ln32_2 = sub i8 %p_shl2_cast, %trunc_ln32" [src_code_v2/conv2d.cpp:32]   --->   Operation 94 'sub' 'sub_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader19" [src_code_v2/conv2d.cpp:30]   --->   Operation 95 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 96 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%col_0 = phi i2 [ %col, %2 ], [ 0, %.preheader19.preheader ]"   --->   Operation 97 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.95ns)   --->   "%icmp_ln30 = icmp eq i2 %col_0, -1" [src_code_v2/conv2d.cpp:30]   --->   Operation 98 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)"   --->   Operation 99 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.56ns)   --->   "%col = add i2 %col_0, 1" [src_code_v2/conv2d.cpp:30]   --->   Operation 100 'add' 'col' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.critedge, label %1" [src_code_v2/conv2d.cpp:30]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.floatP.i1P(float* %stream_filter_V_data, i1* %stream_filter_V_last, i32 1)" [src_code_v2/conv2d.cpp:30]   --->   Operation 102 'nbreadreq' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.critedge" [src_code_v2/conv2d.cpp:30]   --->   Operation 103 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%empty_5 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_filter_V_data, i1* %stream_filter_V_last)" [src_code_v2/conv2d.cpp:31]   --->   Operation 104 'read' 'empty_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_5, 0" [src_code_v2/conv2d.cpp:31]   --->   Operation 105 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_last_5 = extractvalue { float, i1 } %empty_5, 1" [src_code_v2/conv2d.cpp:31]   --->   Operation 106 'extractvalue' 'tmp_last_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i2 %col_0 to i8" [src_code_v2/conv2d.cpp:32]   --->   Operation 107 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 %sub_ln32_2, %zext_ln32_4" [src_code_v2/conv2d.cpp:32]   --->   Operation 108 'add' 'add_ln32_2' <Predicate = (!icmp_ln30 & tmp)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i8 %add_ln32_2 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 109 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr [81 x float]* %filter, i64 0, i64 %zext_ln32_5" [src_code_v2/conv2d.cpp:32]   --->   Operation 110 'getelementptr' 'filter_addr' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (3.25ns)   --->   "store float %tmp_data_1, float* %filter_addr, align 4" [src_code_v2/conv2d.cpp:32]   --->   Operation 111 'store' <Predicate = (!icmp_ln30 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "store i1 %tmp_last_5, i1* %tmp_last" [src_code_v2/conv2d.cpp:30]   --->   Operation 112 'store' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader19" [src_code_v2/conv2d.cpp:30]   --->   Operation 113 'br' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader20" [src_code_v2/conv2d.cpp:29]   --->   Operation 114 'br' <Predicate = (!tmp) | (icmp_ln30)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.55>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%count_1 = phi i31 [ 0, %.preheader18.preheader ], [ %count_2, %.preheader18.loopexit ]"   --->   Operation 115 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %count_1 to i32" [src_code_v2/conv2d.cpp:39]   --->   Operation 116 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp slt i32 %zext_ln39, %input_number_read" [src_code_v2/conv2d.cpp:39]   --->   Operation 117 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.52ns)   --->   "%count_2 = add i31 %count_1, 1" [src_code_v2/conv2d.cpp:39]   --->   Operation 118 'add' 'count_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader17.preheader, label %5" [src_code_v2/conv2d.cpp:39]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader17" [src_code_v2/conv2d.cpp:40]   --->   Operation 120 'br' <Predicate = (icmp_ln39)> <Delay = 1.76>
ST_6 : Operation 121 [1/1] (2.55ns)   --->   "%map_boundary = add nsw i32 %input_size_read, -2" [src_code_v2/conv2d.cpp:52]   --->   Operation 121 'add' 'map_boundary' <Predicate = (!icmp_ln39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.76ns)   --->   "br label %.loopexit" [src_code_v2/conv2d.cpp:56]   --->   Operation 122 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>

State 7 <SV = 3> <Delay = 1.76>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%channel_1 = phi i2 [ %channel_3, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 123 'phi' 'channel_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln40 = icmp eq i2 %channel_1, -1" [src_code_v2/conv2d.cpp:40]   --->   Operation 124 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 125 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.56ns)   --->   "%channel_3 = add i2 %channel_1, 1" [src_code_v2/conv2d.cpp:40]   --->   Operation 126 'add' 'channel_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader18.loopexit, label %.preheader16.preheader" [src_code_v2/conv2d.cpp:40]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %channel_1, i6 0)" [src_code_v2/conv2d.cpp:44]   --->   Operation 128 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader16" [src_code_v2/conv2d.cpp:41]   --->   Operation 129 'br' <Predicate = (!icmp_ln40)> <Delay = 1.76>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 130 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.52>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%row_1 = phi i31 [ %row_4, %.critedge9 ], [ 0, %.preheader16.preheader ]"   --->   Operation 131 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %row_1 to i32" [src_code_v2/conv2d.cpp:41]   --->   Operation 132 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp slt i32 %zext_ln41, %input_size_read" [src_code_v2/conv2d.cpp:41]   --->   Operation 133 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (2.52ns)   --->   "%row_4 = add i31 %row_1, 1" [src_code_v2/conv2d.cpp:41]   --->   Operation 134 'add' 'row_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader15.preheader, label %.preheader17.loopexit" [src_code_v2/conv2d.cpp:41]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %row_1 to i9" [src_code_v2/conv2d.cpp:44]   --->   Operation 136 'trunc' 'trunc_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %tmp_5 to i9" [src_code_v2/conv2d.cpp:44]   --->   Operation 137 'zext' 'zext_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln44 = add i9 %zext_ln44, %trunc_ln44" [src_code_v2/conv2d.cpp:44]   --->   Operation 138 'add' 'add_ln44' <Predicate = (icmp_ln41)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln44, i6 0)" [src_code_v2/conv2d.cpp:42]   --->   Operation 139 'bitconcatenate' 'tmp_8_cast' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader15" [src_code_v2/conv2d.cpp:42]   --->   Operation 140 'br' <Predicate = (icmp_ln41)> <Delay = 1.76>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 141 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 5.19>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%col_1 = phi i32 [ %col_3, %4 ], [ 0, %.preheader15.preheader ]"   --->   Operation 142 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp slt i32 %col_1, %input_size_read" [src_code_v2/conv2d.cpp:42]   --->   Operation 143 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (2.55ns)   --->   "%col_3 = add nsw i32 %col_1, 1" [src_code_v2/conv2d.cpp:42]   --->   Operation 144 'add' 'col_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %3, label %.critedge9" [src_code_v2/conv2d.cpp:42]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.floatP.i1P(float* %stream_input_V_data, i1* %stream_input_V_last, i32 1)" [src_code_v2/conv2d.cpp:42]   --->   Operation 146 'nbreadreq' 'tmp_1' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %.critedge9" [src_code_v2/conv2d.cpp:42]   --->   Operation 147 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%empty_7 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_input_V_data, i1* %stream_input_V_last)" [src_code_v2/conv2d.cpp:43]   --->   Operation 148 'read' 'empty_7' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { float, i1 } %empty_7, 0" [src_code_v2/conv2d.cpp:43]   --->   Operation 149 'extractvalue' 'tmp_data_2' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_last_6 = extractvalue { float, i1 } %empty_7, 1" [src_code_v2/conv2d.cpp:43]   --->   Operation 150 'extractvalue' 'tmp_last_6' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %col_1 to i15" [src_code_v2/conv2d.cpp:44]   --->   Operation 151 'trunc' 'trunc_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.94ns)   --->   "%add_ln44_1 = add i15 %tmp_8_cast, %trunc_ln44_1" [src_code_v2/conv2d.cpp:44]   --->   Operation 152 'add' 'add_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i15 %add_ln44_1 to i64" [src_code_v2/conv2d.cpp:44]   --->   Operation 153 'zext' 'zext_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [12288 x float]* %input_0, i64 0, i64 %zext_ln44_1" [src_code_v2/conv2d.cpp:44]   --->   Operation 154 'getelementptr' 'input_0_addr' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (3.25ns)   --->   "store float %tmp_data_2, float* %input_0_addr, align 4" [src_code_v2/conv2d.cpp:44]   --->   Operation 155 'store' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_9 : Operation 156 [1/1] (1.76ns)   --->   "store i1 %tmp_last_6, i1* %tmp_last_1" [src_code_v2/conv2d.cpp:42]   --->   Operation 156 'store' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 1.76>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "br label %.preheader15" [src_code_v2/conv2d.cpp:42]   --->   Operation 157 'br' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader16" [src_code_v2/conv2d.cpp:41]   --->   Operation 158 'br' <Predicate = (!tmp_1) | (!icmp_ln42)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.52>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%input_count_0 = phi i31 [ 0, %5 ], [ %input_count, %.loopexit.loopexit ]"   --->   Operation 159 'phi' 'input_count_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %input_count_0 to i32" [src_code_v2/conv2d.cpp:56]   --->   Operation 160 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp slt i32 %zext_ln56, %input_number_read" [src_code_v2/conv2d.cpp:56]   --->   Operation 161 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (2.52ns)   --->   "%input_count = add i31 %input_count_0, 1" [src_code_v2/conv2d.cpp:56]   --->   Operation 162 'add' 'input_count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.preheader14.preheader, label %9" [src_code_v2/conv2d.cpp:56]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.76ns)   --->   "br label %.preheader14" [src_code_v2/conv2d.cpp:57]   --->   Operation 164 'br' <Predicate = (icmp_ln56)> <Delay = 1.76>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [src_code_v2/conv2d.cpp:80]   --->   Operation 165 'ret' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.59>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%filter_count_0 = phi i31 [ %filter_count, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 166 'phi' 'filter_count_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %filter_count_0 to i32" [src_code_v2/conv2d.cpp:57]   --->   Operation 167 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp slt i32 %zext_ln57, %filter_number_read" [src_code_v2/conv2d.cpp:57]   --->   Operation 168 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (2.52ns)   --->   "%filter_count = add i31 %filter_count_0, 1" [src_code_v2/conv2d.cpp:57]   --->   Operation 169 'add' 'filter_count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader13.preheader, label %.loopexit.loopexit" [src_code_v2/conv2d.cpp:57]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i31 %filter_count_0 to i34" [src_code_v2/conv2d.cpp:67]   --->   Operation 171 'zext' 'zext_ln67' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9 = call i33 @_ssdm_op_BitConcatenate.i33.i31.i2(i31 %filter_count_0, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 172 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i33 %tmp_9 to i34" [src_code_v2/conv2d.cpp:67]   --->   Operation 173 'zext' 'zext_ln67_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.59ns)   --->   "%sub_ln67 = sub i34 %zext_ln67_1, %zext_ln67" [src_code_v2/conv2d.cpp:67]   --->   Operation 174 'sub' 'sub_ln67' <Predicate = (icmp_ln57)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i34 %sub_ln67 to i35" [src_code_v2/conv2d.cpp:67]   --->   Operation 175 'sext' 'sext_ln67' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader13" [src_code_v2/conv2d.cpp:60]   --->   Operation 176 'br' <Predicate = (icmp_ln57)> <Delay = 1.76>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.52>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%row_2 = phi i31 [ 0, %.preheader13.preheader ], [ %row_3, %.preheader13.loopexit ]"   --->   Operation 178 'phi' 'row_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %row_2 to i32" [src_code_v2/conv2d.cpp:60]   --->   Operation 179 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp slt i32 %zext_ln60, %map_boundary" [src_code_v2/conv2d.cpp:60]   --->   Operation 180 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (2.52ns)   --->   "%row_3 = add i31 %row_2, 1" [src_code_v2/conv2d.cpp:60]   --->   Operation 181 'add' 'row_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader12.preheader, label %.preheader14.loopexit" [src_code_v2/conv2d.cpp:60]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader12" [src_code_v2/conv2d.cpp:61]   --->   Operation 183 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 184 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.55>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%col_2 = phi i32 [ %col_4, %8 ], [ 0, %.preheader12.preheader ]"   --->   Operation 185 'phi' 'col_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln61 = icmp eq i32 %col_2, %map_boundary" [src_code_v2/conv2d.cpp:61]   --->   Operation 186 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (2.55ns)   --->   "%col_4 = add nsw i32 %col_2, 1" [src_code_v2/conv2d.cpp:61]   --->   Operation 187 'add' 'col_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader13.loopexit, label %.preheader11.preheader" [src_code_v2/conv2d.cpp:61]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader11" [src_code_v2/conv2d.cpp:63]   --->   Operation 189 'br' <Predicate = (!icmp_ln61)> <Delay = 1.76>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 190 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 5.38>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%channel_2 = phi i2 [ %channel_4, %7 ], [ 0, %.preheader11.preheader ]"   --->   Operation 191 'phi' 'channel_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%axi_tmp_data = phi float [ %sum, %7 ], [ 0.000000e+00, %.preheader11.preheader ]"   --->   Operation 192 'phi' 'axi_tmp_data' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp eq i2 %channel_2, -1" [src_code_v2/conv2d.cpp:63]   --->   Operation 193 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 194 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.56ns)   --->   "%channel_4 = add i2 %channel_2, 1" [src_code_v2/conv2d.cpp:63]   --->   Operation 195 'add' 'channel_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %8, label %.preheader10.preheader" [src_code_v2/conv2d.cpp:63]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i2 %channel_2 to i35" [src_code_v2/conv2d.cpp:67]   --->   Operation 197 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %channel_2, i6 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 198 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i8 %tmp_s to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 199 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (2.63ns)   --->   "%add_ln67 = add i35 %zext_ln67_3, %sext_ln67" [src_code_v2/conv2d.cpp:67]   --->   Operation 200 'add' 'add_ln67' <Predicate = (!icmp_ln63)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i35 %add_ln67 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 201 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_4 = call i37 @_ssdm_op_BitConcatenate.i37.i35.i2(i35 %add_ln67, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 202 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i37 %tmp_4 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 203 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (2.75ns)   --->   "%sub_ln67_1 = sub i64 %sext_ln67_2, %sext_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 204 'sub' 'sub_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (1.76ns)   --->   "br label %.preheader10" [src_code_v2/conv2d.cpp:65]   --->   Operation 205 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_last_1_load = load i1* %tmp_last_1" [src_code_v2/conv2d.cpp:73]   --->   Operation 206 'load' 'tmp_last_1_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 207 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last_1_load)" [src_code_v2/conv2d.cpp:73]   --->   Operation 207 'write' <Predicate = (icmp_ln63)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 8> <Delay = 7.25>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%m_0 = phi i2 [ 0, %.preheader10.preheader ], [ %m, %.preheader10.loopexit ]"   --->   Operation 208 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%x_0 = phi float [ 0.000000e+00, %.preheader10.preheader ], [ %x_1, %.preheader10.loopexit ]" [src_code_v2/conv2d.cpp:67]   --->   Operation 209 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %m_0, -1" [src_code_v2/conv2d.cpp:65]   --->   Operation 210 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 211 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.56ns)   --->   "%m = add i2 %m_0, 1" [src_code_v2/conv2d.cpp:65]   --->   Operation 212 'add' 'm' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %7, label %.preheader.preheader" [src_code_v2/conv2d.cpp:65]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i2 %m_0 to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 214 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %row_2 to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 215 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_1 = add i9 %trunc_ln67, %zext_ln67_5" [src_code_v2/conv2d.cpp:67]   --->   Operation 216 'add' 'add_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 217 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i9 %add_ln67_1, %zext_ln67_4" [src_code_v2/conv2d.cpp:67]   --->   Operation 217 'add' 'add_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln67_2, i6 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 218 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i2 %m_0 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 219 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (2.79ns)   --->   "%add_ln67_3 = add i64 %zext_ln67_2, %sub_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 220 'add' 'add_ln67_3' <Predicate = (!icmp_ln65)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i64 %add_ln67_3 to i8" [src_code_v2/conv2d.cpp:67]   --->   Operation 221 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i64 %add_ln67_3 to i6" [src_code_v2/conv2d.cpp:67]   --->   Operation 222 'trunc' 'trunc_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln67_2, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 223 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.91ns)   --->   "%sub_ln67_2 = sub i8 %p_shl5_cast, %trunc_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 224 'sub' 'sub_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader" [src_code_v2/conv2d.cpp:66]   --->   Operation 225 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_15 : Operation 226 [5/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 226 'fadd' 'sum' <Predicate = (icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.12>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ %n, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 227 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%x_1 = phi float [ %x, %6 ], [ %x_0, %.preheader.preheader ]"   --->   Operation 228 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %n_0, -1" [src_code_v2/conv2d.cpp:66]   --->   Operation 229 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 230 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.56ns)   --->   "%n = add i2 %n_0, 1" [src_code_v2/conv2d.cpp:66]   --->   Operation 231 'add' 'n' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader10.loopexit, label %6" [src_code_v2/conv2d.cpp:66]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i2 %n_0 to i15" [src_code_v2/conv2d.cpp:67]   --->   Operation 233 'zext' 'zext_ln67_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %col_2 to i15" [src_code_v2/conv2d.cpp:67]   --->   Operation 234 'trunc' 'trunc_ln67_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i15 %trunc_ln67_3, %zext_ln67_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 235 'add' 'add_ln67_4' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 236 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln67_5 = add i15 %add_ln67_4, %tmp_13_cast" [src_code_v2/conv2d.cpp:67]   --->   Operation 236 'add' 'add_ln67_5' <Predicate = (!icmp_ln66)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i15 %add_ln67_5 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 237 'zext' 'zext_ln67_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [12288 x float]* %input_0, i64 0, i64 %zext_ln67_7" [src_code_v2/conv2d.cpp:67]   --->   Operation 238 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 239 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 239 'load' 'input_0_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i2 %n_0 to i8" [src_code_v2/conv2d.cpp:67]   --->   Operation 240 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (1.91ns)   --->   "%add_ln67_6 = add i8 %zext_ln67_8, %sub_ln67_2" [src_code_v2/conv2d.cpp:67]   --->   Operation 241 'add' 'add_ln67_6' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i8 %add_ln67_6 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 242 'zext' 'zext_ln67_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr [81 x float]* %filter, i64 0, i64 %zext_ln67_9" [src_code_v2/conv2d.cpp:67]   --->   Operation 243 'getelementptr' 'filter_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 244 [2/2] (3.25ns)   --->   "%filter_load = load float* %filter_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 244 'load' 'filter_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 245 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 3.25>
ST_17 : Operation 246 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 246 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_17 : Operation 247 [1/2] (3.25ns)   --->   "%filter_load = load float* %filter_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 247 'load' 'filter_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>

State 18 <SV = 11> <Delay = 5.70>
ST_18 : Operation 248 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 248 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 5.70>
ST_19 : Operation 249 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 249 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 5.70>
ST_20 : Operation 250 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 250 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 5.70>
ST_21 : Operation 251 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 251 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 7.25>
ST_22 : Operation 252 [5/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 252 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 7.25>
ST_23 : Operation 253 [4/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 253 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 7.25>
ST_24 : Operation 254 [3/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 254 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 7.25>
ST_25 : Operation 255 [2/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 255 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 7.25>
ST_26 : Operation 256 [1/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 256 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader" [src_code_v2/conv2d.cpp:66]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 9> <Delay = 7.25>
ST_27 : Operation 258 [4/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 258 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 7.25>
ST_28 : Operation 259 [3/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 259 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 7.25>
ST_29 : Operation 260 [2/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 260 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 7.25>
ST_30 : Operation 261 [1/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 261 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "br label %.preheader11" [src_code_v2/conv2d.cpp:63]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 8> <Delay = 0.00>
ST_31 : Operation 263 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last_1_load)" [src_code_v2/conv2d.cpp:73]   --->   Operation 263 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader12" [src_code_v2/conv2d.cpp:61]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_filter_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_filter_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_input_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_output_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_output_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_last           (alloca           ) [ 00111100000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000]
filter_number_read (read             ) [ 00111111111111111111111111111111]
input_number_read  (read             ) [ 00111111111111111111111111111111]
input_size_read    (read             ) [ 00111111110000000000000000000000]
input_0            (alloca           ) [ 00111111111111111111111111111111]
filter             (alloca           ) [ 00111111111111111111111111111111]
specinterface_ln8  (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln13 (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln14 (specinterface    ) [ 00000000000000000000000000000000]
br_ln27            (br               ) [ 01111100000000000000000000000000]
count_0            (phi              ) [ 00100000000000000000000000000000]
tmp_last_load      (load             ) [ 00000000000000000000000000000000]
zext_ln27          (zext             ) [ 00000000000000000000000000000000]
icmp_ln27          (icmp             ) [ 00111100000000000000000000000000]
count              (add              ) [ 01111100000000000000000000000000]
br_ln27            (br               ) [ 00000000000000000000000000000000]
zext_ln32          (zext             ) [ 00000000000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln32_1        (zext             ) [ 00000000000000000000000000000000]
sub_ln32           (sub              ) [ 00000000000000000000000000000000]
sext_ln32          (sext             ) [ 00011100000000000000000000000000]
br_ln28            (br               ) [ 00111100000000000000000000000000]
tmp_last_1         (alloca           ) [ 00111111111111111111111111111111]
store_ln39         (store            ) [ 00000000000000000000000000000000]
br_ln39            (br               ) [ 00111111110000000000000000000000]
channel_0          (phi              ) [ 00010000000000000000000000000000]
icmp_ln28          (icmp             ) [ 00111100000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000]
channel            (add              ) [ 00111100000000000000000000000000]
br_ln28            (br               ) [ 00000000000000000000000000000000]
zext_ln32_3        (zext             ) [ 00000000000000000000000000000000]
add_ln32           (add              ) [ 00000000000000000000000000000000]
sext_ln32_1        (sext             ) [ 00000000000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000000000000000000000]
sext_ln32_2        (sext             ) [ 00000000000000000000000000000000]
sub_ln32_1         (sub              ) [ 00001100000000000000000000000000]
br_ln29            (br               ) [ 00111100000000000000000000000000]
br_ln0             (br               ) [ 01111100000000000000000000000000]
row_0              (phi              ) [ 00001000000000000000000000000000]
icmp_ln29          (icmp             ) [ 00111100000000000000000000000000]
empty_3            (speclooptripcount) [ 00000000000000000000000000000000]
row                (add              ) [ 00111100000000000000000000000000]
br_ln29            (br               ) [ 00000000000000000000000000000000]
zext_ln32_2        (zext             ) [ 00000000000000000000000000000000]
add_ln32_1         (add              ) [ 00000000000000000000000000000000]
trunc_ln32         (trunc            ) [ 00000000000000000000000000000000]
trunc_ln32_1       (trunc            ) [ 00000000000000000000000000000000]
p_shl2_cast        (bitconcatenate   ) [ 00000000000000000000000000000000]
sub_ln32_2         (sub              ) [ 00000100000000000000000000000000]
br_ln30            (br               ) [ 00111100000000000000000000000000]
br_ln0             (br               ) [ 00111100000000000000000000000000]
col_0              (phi              ) [ 00000100000000000000000000000000]
icmp_ln30          (icmp             ) [ 00111100000000000000000000000000]
empty_4            (speclooptripcount) [ 00000000000000000000000000000000]
col                (add              ) [ 00111100000000000000000000000000]
br_ln30            (br               ) [ 00000000000000000000000000000000]
tmp                (nbreadreq        ) [ 00111100000000000000000000000000]
br_ln30            (br               ) [ 00000000000000000000000000000000]
empty_5            (read             ) [ 00000000000000000000000000000000]
tmp_data_1         (extractvalue     ) [ 00000000000000000000000000000000]
tmp_last_5         (extractvalue     ) [ 00000000000000000000000000000000]
zext_ln32_4        (zext             ) [ 00000000000000000000000000000000]
add_ln32_2         (add              ) [ 00000000000000000000000000000000]
zext_ln32_5        (zext             ) [ 00000000000000000000000000000000]
filter_addr        (getelementptr    ) [ 00000000000000000000000000000000]
store_ln32         (store            ) [ 00000000000000000000000000000000]
store_ln30         (store            ) [ 00000000000000000000000000000000]
br_ln30            (br               ) [ 00111100000000000000000000000000]
br_ln29            (br               ) [ 00111100000000000000000000000000]
count_1            (phi              ) [ 00000010000000000000000000000000]
zext_ln39          (zext             ) [ 00000000000000000000000000000000]
icmp_ln39          (icmp             ) [ 00000011110000000000000000000000]
count_2            (add              ) [ 00100011110000000000000000000000]
br_ln39            (br               ) [ 00000000000000000000000000000000]
br_ln40            (br               ) [ 00000011110000000000000000000000]
map_boundary       (add              ) [ 00000000001111111111111111111111]
br_ln56            (br               ) [ 00000011111111111111111111111111]
channel_1          (phi              ) [ 00000001000000000000000000000000]
icmp_ln40          (icmp             ) [ 00000011110000000000000000000000]
empty_6            (speclooptripcount) [ 00000000000000000000000000000000]
channel_3          (add              ) [ 00000011110000000000000000000000]
br_ln40            (br               ) [ 00000000000000000000000000000000]
tmp_5              (bitconcatenate   ) [ 00000000110000000000000000000000]
br_ln41            (br               ) [ 00000011110000000000000000000000]
br_ln0             (br               ) [ 00100011110000000000000000000000]
row_1              (phi              ) [ 00000000100000000000000000000000]
zext_ln41          (zext             ) [ 00000000000000000000000000000000]
icmp_ln41          (icmp             ) [ 00000011110000000000000000000000]
row_4              (add              ) [ 00000011110000000000000000000000]
br_ln41            (br               ) [ 00000000000000000000000000000000]
trunc_ln44         (trunc            ) [ 00000000000000000000000000000000]
zext_ln44          (zext             ) [ 00000000000000000000000000000000]
add_ln44           (add              ) [ 00000000000000000000000000000000]
tmp_8_cast         (bitconcatenate   ) [ 00000000010000000000000000000000]
br_ln42            (br               ) [ 00000011110000000000000000000000]
br_ln0             (br               ) [ 00000011110000000000000000000000]
col_1              (phi              ) [ 00000000010000000000000000000000]
icmp_ln42          (icmp             ) [ 00000011110000000000000000000000]
col_3              (add              ) [ 00000011110000000000000000000000]
br_ln42            (br               ) [ 00000000000000000000000000000000]
tmp_1              (nbreadreq        ) [ 00000011110000000000000000000000]
br_ln42            (br               ) [ 00000000000000000000000000000000]
empty_7            (read             ) [ 00000000000000000000000000000000]
tmp_data_2         (extractvalue     ) [ 00000000000000000000000000000000]
tmp_last_6         (extractvalue     ) [ 00000000000000000000000000000000]
trunc_ln44_1       (trunc            ) [ 00000000000000000000000000000000]
add_ln44_1         (add              ) [ 00000000000000000000000000000000]
zext_ln44_1        (zext             ) [ 00000000000000000000000000000000]
input_0_addr       (getelementptr    ) [ 00000000000000000000000000000000]
store_ln44         (store            ) [ 00000000000000000000000000000000]
store_ln42         (store            ) [ 00000000000000000000000000000000]
br_ln42            (br               ) [ 00000011110000000000000000000000]
br_ln41            (br               ) [ 00000011110000000000000000000000]
input_count_0      (phi              ) [ 00000000001000000000000000000000]
zext_ln56          (zext             ) [ 00000000000000000000000000000000]
icmp_ln56          (icmp             ) [ 00000000001111111111111111111111]
input_count        (add              ) [ 00000010001111111111111111111111]
br_ln56            (br               ) [ 00000000000000000000000000000000]
br_ln57            (br               ) [ 00000000001111111111111111111111]
ret_ln80           (ret              ) [ 00000000000000000000000000000000]
filter_count_0     (phi              ) [ 00000000000100000000000000000000]
zext_ln57          (zext             ) [ 00000000000000000000000000000000]
icmp_ln57          (icmp             ) [ 00000000001111111111111111111111]
filter_count       (add              ) [ 00000000001111111111111111111111]
br_ln57            (br               ) [ 00000000000000000000000000000000]
zext_ln67          (zext             ) [ 00000000000000000000000000000000]
tmp_9              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln67_1        (zext             ) [ 00000000000000000000000000000000]
sub_ln67           (sub              ) [ 00000000000000000000000000000000]
sext_ln67          (sext             ) [ 00000000000011111111111111111111]
br_ln60            (br               ) [ 00000000001111111111111111111111]
br_ln0             (br               ) [ 00000010001111111111111111111111]
row_2              (phi              ) [ 00000000000010111111111111111110]
zext_ln60          (zext             ) [ 00000000000000000000000000000000]
icmp_ln60          (icmp             ) [ 00000000001111111111111111111111]
row_3              (add              ) [ 00000000001111111111111111111111]
br_ln60            (br               ) [ 00000000000000000000000000000000]
br_ln61            (br               ) [ 00000000001111111111111111111111]
br_ln0             (br               ) [ 00000000001111111111111111111111]
col_2              (phi              ) [ 00000000000001111111111111111110]
icmp_ln61          (icmp             ) [ 00000000001111111111111111111111]
col_4              (add              ) [ 00000000001111111111111111111111]
br_ln61            (br               ) [ 00000000000000000000000000000000]
br_ln63            (br               ) [ 00000000001111111111111111111111]
br_ln0             (br               ) [ 00000000001111111111111111111111]
channel_2          (phi              ) [ 00000000000000100000000000000000]
axi_tmp_data       (phi              ) [ 00000000000000111111111111111111]
icmp_ln63          (icmp             ) [ 00000000001111111111111111111111]
empty_8            (speclooptripcount) [ 00000000000000000000000000000000]
channel_4          (add              ) [ 00000000001111111111111111111111]
br_ln63            (br               ) [ 00000000000000000000000000000000]
zext_ln67_3        (zext             ) [ 00000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000000000000000]
zext_ln67_4        (zext             ) [ 00000000000000011111111111100000]
add_ln67           (add              ) [ 00000000000000000000000000000000]
sext_ln67_1        (sext             ) [ 00000000000000000000000000000000]
tmp_4              (bitconcatenate   ) [ 00000000000000000000000000000000]
sext_ln67_2        (sext             ) [ 00000000000000000000000000000000]
sub_ln67_1         (sub              ) [ 00000000000000011111111111100000]
br_ln65            (br               ) [ 00000000001111111111111111111111]
tmp_last_1_load    (load             ) [ 00000000000000000000000000000001]
m_0                (phi              ) [ 00000000000000010000000000000000]
x_0                (phi              ) [ 00000000000000011111111111111110]
icmp_ln65          (icmp             ) [ 00000000001111111111111111111111]
empty_9            (speclooptripcount) [ 00000000000000000000000000000000]
m                  (add              ) [ 00000000001111111111111111111111]
br_ln65            (br               ) [ 00000000000000000000000000000000]
zext_ln67_5        (zext             ) [ 00000000000000000000000000000000]
trunc_ln67         (trunc            ) [ 00000000000000000000000000000000]
add_ln67_1         (add              ) [ 00000000000000000000000000000000]
add_ln67_2         (add              ) [ 00000000000000000000000000000000]
tmp_13_cast        (bitconcatenate   ) [ 00000000000000001111111111100000]
zext_ln67_2        (zext             ) [ 00000000000000000000000000000000]
add_ln67_3         (add              ) [ 00000000000000000000000000000000]
trunc_ln67_1       (trunc            ) [ 00000000000000000000000000000000]
trunc_ln67_2       (trunc            ) [ 00000000000000000000000000000000]
p_shl5_cast        (bitconcatenate   ) [ 00000000000000000000000000000000]
sub_ln67_2         (sub              ) [ 00000000000000001111111111100000]
br_ln66            (br               ) [ 00000000001111111111111111111111]
n_0                (phi              ) [ 00000000000000001000000000000000]
x_1                (phi              ) [ 00000000001111111111111111111111]
icmp_ln66          (icmp             ) [ 00000000001111111111111111111111]
empty_10           (speclooptripcount) [ 00000000000000000000000000000000]
n                  (add              ) [ 00000000001111111111111111111111]
br_ln66            (br               ) [ 00000000000000000000000000000000]
zext_ln67_6        (zext             ) [ 00000000000000000000000000000000]
trunc_ln67_3       (trunc            ) [ 00000000000000000000000000000000]
add_ln67_4         (add              ) [ 00000000000000000000000000000000]
add_ln67_5         (add              ) [ 00000000000000000000000000000000]
zext_ln67_7        (zext             ) [ 00000000000000000000000000000000]
input_0_addr_1     (getelementptr    ) [ 00000000000000000100000000000000]
zext_ln67_8        (zext             ) [ 00000000000000000000000000000000]
add_ln67_6         (add              ) [ 00000000000000000000000000000000]
zext_ln67_9        (zext             ) [ 00000000000000000000000000000000]
filter_addr_1      (getelementptr    ) [ 00000000000000000100000000000000]
br_ln0             (br               ) [ 00000000001111111111111111111111]
input_0_load       (load             ) [ 00000000000000000011110000000000]
filter_load        (load             ) [ 00000000000000000011110000000000]
tmp_6              (fmul             ) [ 00000000000000000000001111100000]
x                  (fadd             ) [ 00000000001111111111111111111111]
br_ln66            (br               ) [ 00000000001111111111111111111111]
sum                (fadd             ) [ 00000000001111111111111111111111]
br_ln63            (br               ) [ 00000000001111111111111111111111]
write_ln73         (write            ) [ 00000000000000000000000000000000]
br_ln61            (br               ) [ 00000000001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_filter_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_filter_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_filter_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_filter_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_input_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_input_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_input_V_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_input_V_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_output_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_output_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_output_V_last">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_output_V_last"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_number">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_number"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_number">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_number"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i35.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_last_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_0_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="filter_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_last_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filter_number_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_number_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_number_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_number_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_size_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_5_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="33" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_nbreadreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_7_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="33" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="filter_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln32/5 filter_load/16 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_0_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="15" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/9 input_0_load/16 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_0_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="15" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="filter_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_1/16 "/>
</bind>
</comp>

<comp id="202" class="1005" name="count_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="1"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="count_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="31" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="channel_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="channel_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="channel_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_0/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="row_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="row_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="col_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="col_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="count_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="1"/>
<pin id="248" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="count_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="count_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="31" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1/6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="channel_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="channel_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="channel_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_1/7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="row_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="1"/>
<pin id="270" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="row_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_1/8 "/>
</bind>
</comp>

<comp id="279" class="1005" name="col_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="col_1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_1/9 "/>
</bind>
</comp>

<comp id="290" class="1005" name="input_count_0_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="1"/>
<pin id="292" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="input_count_0 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="input_count_0_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="31" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_count_0/10 "/>
</bind>
</comp>

<comp id="301" class="1005" name="filter_count_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="1"/>
<pin id="303" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="filter_count_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="filter_count_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_count_0/11 "/>
</bind>
</comp>

<comp id="312" class="1005" name="row_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="1"/>
<pin id="314" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_2 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="row_2_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="31" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_2/12 "/>
</bind>
</comp>

<comp id="324" class="1005" name="col_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_2 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="col_2_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_2/13 "/>
</bind>
</comp>

<comp id="336" class="1005" name="channel_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="1"/>
<pin id="338" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="channel_2 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="channel_2_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_2/14 "/>
</bind>
</comp>

<comp id="347" class="1005" name="axi_tmp_data_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_tmp_data (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="axi_tmp_data_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_tmp_data/14 "/>
</bind>
</comp>

<comp id="361" class="1005" name="m_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="1"/>
<pin id="363" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="m_0_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="2" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/15 "/>
</bind>
</comp>

<comp id="372" class="1005" name="x_0_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="x_0_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="32" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/15 "/>
</bind>
</comp>

<comp id="384" class="1005" name="n_0_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="1"/>
<pin id="386" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="n_0_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/16 "/>
</bind>
</comp>

<comp id="395" class="1005" name="x_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="x_1_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="32" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/16 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/15 x/22 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_last_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_load/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln27_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln27_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="count_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln32_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="0"/>
<pin id="438" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="33" slack="0"/>
<pin id="442" dir="0" index="1" bw="31" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln32_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="33" slack="0"/>
<pin id="450" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln32_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="0" index="1" bw="31" slack="0"/>
<pin id="455" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln32_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="34" slack="0"/>
<pin id="460" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln39_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln28_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="channel_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln32_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="34" slack="1"/>
<pin id="485" dir="0" index="1" bw="2" slack="0"/>
<pin id="486" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln32_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="35" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="37" slack="0"/>
<pin id="494" dir="0" index="1" bw="35" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln32_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="37" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln32_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="37" slack="0"/>
<pin id="506" dir="0" index="1" bw="35" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="row_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln32_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln32_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="38" slack="1"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln32_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="40" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln32_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="40" slack="0"/>
<pin id="537" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl2_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="6" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln32_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln30_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="col_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_data_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="33" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_last_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="33" slack="0"/>
<pin id="572" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_5/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln32_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln32_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln32_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln30_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="4"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln39_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln39_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="31" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2"/>
<pin id="600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="count_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="map_boundary_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="map_boundary/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln40_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="channel_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_3/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln41_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln41_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="4"/>
<pin id="640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="row_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_4/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln44_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="0"/>
<pin id="650" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln44_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln44_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="9" slack="0"/>
<pin id="658" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_8_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="0"/>
<pin id="663" dir="0" index="1" bw="9" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln42_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="5"/>
<pin id="672" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="col_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_data_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="33" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_last_6_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="33" slack="0"/>
<pin id="687" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_6/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln44_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln44_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="15" slack="1"/>
<pin id="695" dir="0" index="1" bw="15" slack="0"/>
<pin id="696" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln44_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="15" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln42_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="4"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln56_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="31" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln56_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="3"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="input_count_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_count/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln57_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln57_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="4"/>
<pin id="730" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="filter_count_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_count/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln67_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="0"/>
<pin id="740" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_9_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="33" slack="0"/>
<pin id="744" dir="0" index="1" bw="31" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln67_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="33" slack="0"/>
<pin id="752" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sub_ln67_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="33" slack="0"/>
<pin id="756" dir="0" index="1" bw="31" slack="0"/>
<pin id="757" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln67_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="34" slack="0"/>
<pin id="762" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln60_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln60_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="31" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="3"/>
<pin id="771" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="row_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="31" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln61_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="4"/>
<pin id="782" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="col_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln63_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/14 "/>
</bind>
</comp>

<comp id="796" class="1004" name="channel_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_4/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln67_3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_3/14 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_s_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="2" slack="0"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln67_4_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_4/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln67_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="0" index="1" bw="34" slack="3"/>
<pin id="821" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/14 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln67_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="35" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/14 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="37" slack="0"/>
<pin id="829" dir="0" index="1" bw="35" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln67_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="37" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sub_ln67_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="37" slack="0"/>
<pin id="841" dir="0" index="1" bw="35" slack="0"/>
<pin id="842" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_1/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_last_1_load_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="6"/>
<pin id="847" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_1_load/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln65_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="m_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/15 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln67_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="0"/>
<pin id="863" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_5/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln67_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="31" slack="3"/>
<pin id="867" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln67_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="0"/>
<pin id="871" dir="0" index="1" bw="2" slack="0"/>
<pin id="872" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/15 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln67_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="1"/>
<pin id="878" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/15 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_13_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="15" slack="0"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/15 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln67_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="0"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/15 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln67_3_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="0" index="1" bw="38" slack="1"/>
<pin id="895" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/15 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln67_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="40" slack="0"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/15 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln67_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="40" slack="0"/>
<pin id="903" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_2/15 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_shl5_cast_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="6" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/15 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sub_ln67_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_2/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln66_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/16 "/>
</bind>
</comp>

<comp id="925" class="1004" name="n_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/16 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln67_6_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_6/16 "/>
</bind>
</comp>

<comp id="935" class="1004" name="trunc_ln67_3_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="3"/>
<pin id="937" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_3/16 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln67_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="15" slack="0"/>
<pin id="941" dir="0" index="1" bw="2" slack="0"/>
<pin id="942" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/16 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln67_5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="15" slack="0"/>
<pin id="947" dir="0" index="1" bw="15" slack="1"/>
<pin id="948" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/16 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln67_7_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="15" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_7/16 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln67_8_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="0"/>
<pin id="957" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_8/16 "/>
</bind>
</comp>

<comp id="959" class="1004" name="add_ln67_6_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="0"/>
<pin id="961" dir="0" index="1" bw="8" slack="1"/>
<pin id="962" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/16 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln67_9_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_9/16 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_last_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="975" class="1005" name="filter_number_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_number_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="input_number_read_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_number_read "/>
</bind>
</comp>

<comp id="987" class="1005" name="input_size_read_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_size_read "/>
</bind>
</comp>

<comp id="997" class="1005" name="count_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="31" slack="0"/>
<pin id="999" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="1002" class="1005" name="sext_ln32_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="35" slack="1"/>
<pin id="1004" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_last_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="channel_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="2" slack="0"/>
<pin id="1019" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="channel "/>
</bind>
</comp>

<comp id="1022" class="1005" name="sub_ln32_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="1"/>
<pin id="1024" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln32_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="row_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1035" class="1005" name="sub_ln32_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln32_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="col_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="2" slack="0"/>
<pin id="1045" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1054" class="1005" name="count_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="31" slack="0"/>
<pin id="1056" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="map_boundary_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="3"/>
<pin id="1061" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_boundary "/>
</bind>
</comp>

<comp id="1068" class="1005" name="channel_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="0"/>
<pin id="1070" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="channel_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_5_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="1"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="row_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="31" slack="0"/>
<pin id="1083" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_4 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_8_cast_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="15" slack="1"/>
<pin id="1088" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="1094" class="1005" name="col_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="input_count_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="31" slack="0"/>
<pin id="1107" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="input_count "/>
</bind>
</comp>

<comp id="1113" class="1005" name="filter_count_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="31" slack="0"/>
<pin id="1115" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="filter_count "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sext_ln67_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="35" slack="3"/>
<pin id="1120" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln67 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="row_3_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="31" slack="0"/>
<pin id="1128" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="col_4_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="channel_4_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="2" slack="0"/>
<pin id="1144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="channel_4 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="zext_ln67_4_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="9" slack="1"/>
<pin id="1149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln67_4 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="sub_ln67_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="1"/>
<pin id="1154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_last_1_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_1_load "/>
</bind>
</comp>

<comp id="1165" class="1005" name="m_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="2" slack="0"/>
<pin id="1167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_13_cast_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="15" slack="1"/>
<pin id="1172" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_cast "/>
</bind>
</comp>

<comp id="1175" class="1005" name="sub_ln67_2_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="1"/>
<pin id="1177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67_2 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="n_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="2" slack="0"/>
<pin id="1185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1188" class="1005" name="input_0_addr_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="14" slack="1"/>
<pin id="1190" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="filter_addr_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="7" slack="1"/>
<pin id="1195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="input_0_load_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="1203" class="1005" name="filter_load_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_6_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="x_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1218" class="1005" name="sum_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="1"/>
<pin id="1220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="154" pin=3"/></net>

<net id="360"><net_src comp="352" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="405"><net_src comp="372" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="411"><net_src comp="347" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="376" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="395" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="424"><net_src comp="206" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="206" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="206" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="206" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="436" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="418" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="217" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="217" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="217" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="483" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="488" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="228" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="52" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="228" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="228" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="531" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="239" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="239" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="128" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="573"><net_src comp="128" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="239" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="592"><net_src comp="570" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="250" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="250" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="46" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="261" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="261" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="58" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="74" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="261" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="272" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="272" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="46" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="272" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="648" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="78" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="76" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="283" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="283" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="18" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="146" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="688"><net_src comp="146" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="283" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="707"><net_src comp="685" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="294" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="294" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="46" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="305" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="305" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="46" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="305" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="48" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="305" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="50" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="738" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="316" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="316" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="46" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="328" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="328" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="18" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="340" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="52" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="340" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="58" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="340" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="74" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="340" pin="4"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="76" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="806" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="802" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="60" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="818" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="50" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="823" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="853"><net_src comp="365" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="52" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="365" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="58" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="365" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="312" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="861" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="885"><net_src comp="78" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="76" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="891"><net_src comp="365" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="892" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="62" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="50" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="897" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="388" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="52" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="388" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="388" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="324" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="931" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="945" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="958"><net_src comp="388" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="955" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="959" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="972"><net_src comp="84" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="978"><net_src comp="100" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="984"><net_src comp="106" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="990"><net_src comp="112" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1000"><net_src comp="430" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1005"><net_src comp="458" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1010"><net_src comp="96" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1020"><net_src comp="473" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1025"><net_src comp="504" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1033"><net_src comp="516" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1038"><net_src comp="547" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1046"><net_src comp="559" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1057"><net_src comp="602" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1062"><net_src comp="608" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1071"><net_src comp="619" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1076"><net_src comp="625" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1084"><net_src comp="642" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1089"><net_src comp="661" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1097"><net_src comp="674" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1108"><net_src comp="717" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1116"><net_src comp="732" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1121"><net_src comp="760" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1129"><net_src comp="773" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1137"><net_src comp="784" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1145"><net_src comp="796" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1150"><net_src comp="814" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1155"><net_src comp="839" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1160"><net_src comp="845" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1168"><net_src comp="855" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1173"><net_src comp="880" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1178"><net_src comp="913" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1186"><net_src comp="925" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1191"><net_src comp="188" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1196"><net_src comp="195" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1201"><net_src comp="182" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1206"><net_src comp="170" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1211"><net_src comp="414" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1216"><net_src comp="407" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1221"><net_src comp="407" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="352" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_output_V_data | {31 }
	Port: stream_output_V_last | {31 }
 - Input state : 
	Port: conv2d : stream_filter_V_data | {5 }
	Port: conv2d : stream_filter_V_last | {5 }
	Port: conv2d : stream_input_V_data | {9 }
	Port: conv2d : stream_input_V_last | {9 }
	Port: conv2d : input_size | {1 }
	Port: conv2d : input_number | {1 }
	Port: conv2d : filter_number | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln27 : 1
		icmp_ln27 : 2
		count : 1
		br_ln27 : 3
		zext_ln32 : 1
		tmp_2 : 1
		zext_ln32_1 : 2
		sub_ln32 : 3
		sext_ln32 : 4
		store_ln39 : 1
	State 3
		icmp_ln28 : 1
		channel : 1
		br_ln28 : 2
		zext_ln32_3 : 1
		add_ln32 : 2
		sext_ln32_1 : 3
		tmp_3 : 3
		sext_ln32_2 : 4
		sub_ln32_1 : 5
	State 4
		icmp_ln29 : 1
		row : 1
		br_ln29 : 2
		zext_ln32_2 : 1
		add_ln32_1 : 2
		trunc_ln32 : 3
		trunc_ln32_1 : 3
		p_shl2_cast : 4
		sub_ln32_2 : 5
	State 5
		icmp_ln30 : 1
		col : 1
		br_ln30 : 2
		zext_ln32_4 : 1
		add_ln32_2 : 2
		zext_ln32_5 : 3
		filter_addr : 4
		store_ln32 : 5
		store_ln30 : 1
	State 6
		zext_ln39 : 1
		icmp_ln39 : 2
		count_2 : 1
		br_ln39 : 3
	State 7
		icmp_ln40 : 1
		channel_3 : 1
		br_ln40 : 2
		tmp_5 : 1
	State 8
		zext_ln41 : 1
		icmp_ln41 : 2
		row_4 : 1
		br_ln41 : 3
		trunc_ln44 : 1
		add_ln44 : 2
		tmp_8_cast : 3
	State 9
		icmp_ln42 : 1
		col_3 : 1
		br_ln42 : 2
		trunc_ln44_1 : 1
		add_ln44_1 : 2
		zext_ln44_1 : 3
		input_0_addr : 4
		store_ln44 : 5
		store_ln42 : 1
	State 10
		zext_ln56 : 1
		icmp_ln56 : 2
		input_count : 1
		br_ln56 : 3
	State 11
		zext_ln57 : 1
		icmp_ln57 : 2
		filter_count : 1
		br_ln57 : 3
		zext_ln67 : 1
		tmp_9 : 1
		zext_ln67_1 : 2
		sub_ln67 : 3
		sext_ln67 : 4
	State 12
		zext_ln60 : 1
		icmp_ln60 : 2
		row_3 : 1
		br_ln60 : 3
	State 13
		icmp_ln61 : 1
		col_4 : 1
		br_ln61 : 2
	State 14
		icmp_ln63 : 1
		channel_4 : 1
		br_ln63 : 2
		zext_ln67_3 : 1
		tmp_s : 1
		zext_ln67_4 : 2
		add_ln67 : 2
		sext_ln67_1 : 3
		tmp_4 : 3
		sext_ln67_2 : 4
		sub_ln67_1 : 5
		write_ln73 : 1
	State 15
		icmp_ln65 : 1
		m : 1
		br_ln65 : 2
		zext_ln67_5 : 1
		add_ln67_1 : 2
		add_ln67_2 : 3
		tmp_13_cast : 4
		zext_ln67_2 : 1
		add_ln67_3 : 2
		trunc_ln67_1 : 3
		trunc_ln67_2 : 3
		p_shl5_cast : 4
		sub_ln67_2 : 5
		sum : 1
	State 16
		icmp_ln66 : 1
		n : 1
		br_ln66 : 2
		zext_ln67_6 : 1
		add_ln67_4 : 2
		add_ln67_5 : 3
		zext_ln67_7 : 4
		input_0_addr_1 : 5
		input_0_load : 6
		zext_ln67_8 : 1
		add_ln67_6 : 2
		zext_ln67_9 : 3
		filter_addr_1 : 4
		filter_load : 5
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          count_fu_430          |    0    |    0    |    38   |
|          |         channel_fu_473         |    0    |    0    |    10   |
|          |         add_ln32_fu_483        |    0    |    0    |    41   |
|          |           row_fu_516           |    0    |    0    |    10   |
|          |        add_ln32_1_fu_526       |    0    |    0    |    45   |
|          |           col_fu_559           |    0    |    0    |    10   |
|          |        add_ln32_2_fu_578       |    0    |    0    |    15   |
|          |         count_2_fu_602         |    0    |    0    |    38   |
|          |       map_boundary_fu_608      |    0    |    0    |    39   |
|          |        channel_3_fu_619        |    0    |    0    |    10   |
|          |          row_4_fu_642          |    0    |    0    |    38   |
|          |         add_ln44_fu_655        |    0    |    0    |    15   |
|          |          col_3_fu_674          |    0    |    0    |    39   |
|    add   |        add_ln44_1_fu_693       |    0    |    0    |    21   |
|          |       input_count_fu_717       |    0    |    0    |    38   |
|          |       filter_count_fu_732      |    0    |    0    |    38   |
|          |          row_3_fu_773          |    0    |    0    |    38   |
|          |          col_4_fu_784          |    0    |    0    |    39   |
|          |        channel_4_fu_796        |    0    |    0    |    10   |
|          |         add_ln67_fu_818        |    0    |    0    |    41   |
|          |            m_fu_855            |    0    |    0    |    10   |
|          |        add_ln67_1_fu_869       |    0    |    0    |    15   |
|          |        add_ln67_2_fu_875       |    0    |    0    |    15   |
|          |        add_ln67_3_fu_892       |    0    |    0    |    45   |
|          |            n_fu_925            |    0    |    0    |    10   |
|          |        add_ln67_4_fu_939       |    0    |    0    |    15   |
|          |        add_ln67_5_fu_945       |    0    |    0    |    15   |
|          |        add_ln67_6_fu_959       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_407           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_414           |    3    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln27_fu_425        |    0    |    0    |    18   |
|          |        icmp_ln28_fu_467        |    0    |    0    |    8    |
|          |        icmp_ln29_fu_510        |    0    |    0    |    8    |
|          |        icmp_ln30_fu_553        |    0    |    0    |    8    |
|          |        icmp_ln39_fu_597        |    0    |    0    |    18   |
|          |        icmp_ln40_fu_613        |    0    |    0    |    8    |
|          |        icmp_ln41_fu_637        |    0    |    0    |    18   |
|   icmp   |        icmp_ln42_fu_669        |    0    |    0    |    18   |
|          |        icmp_ln56_fu_712        |    0    |    0    |    18   |
|          |        icmp_ln57_fu_727        |    0    |    0    |    18   |
|          |        icmp_ln60_fu_768        |    0    |    0    |    18   |
|          |        icmp_ln61_fu_779        |    0    |    0    |    18   |
|          |        icmp_ln63_fu_790        |    0    |    0    |    8    |
|          |        icmp_ln65_fu_849        |    0    |    0    |    8    |
|          |        icmp_ln66_fu_919        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         sub_ln32_fu_452        |    0    |    0    |    40   |
|          |        sub_ln32_1_fu_504       |    0    |    0    |    44   |
|    sub   |        sub_ln32_2_fu_547       |    0    |    0    |    15   |
|          |         sub_ln67_fu_754        |    0    |    0    |    40   |
|          |        sub_ln67_1_fu_839       |    0    |    0    |    44   |
|          |        sub_ln67_2_fu_913       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          | filter_number_read_read_fu_100 |    0    |    0    |    0    |
|          |  input_number_read_read_fu_106 |    0    |    0    |    0    |
|   read   |   input_size_read_read_fu_112  |    0    |    0    |    0    |
|          |       empty_5_read_fu_128      |    0    |    0    |    0    |
|          |       empty_7_read_fu_146      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_118      |    0    |    0    |    0    |
|          |     tmp_1_nbreadreq_fu_136     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_154        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln27_fu_421        |    0    |    0    |    0    |
|          |        zext_ln32_fu_436        |    0    |    0    |    0    |
|          |       zext_ln32_1_fu_448       |    0    |    0    |    0    |
|          |       zext_ln32_3_fu_479       |    0    |    0    |    0    |
|          |       zext_ln32_2_fu_522       |    0    |    0    |    0    |
|          |       zext_ln32_4_fu_574       |    0    |    0    |    0    |
|          |       zext_ln32_5_fu_583       |    0    |    0    |    0    |
|          |        zext_ln39_fu_593        |    0    |    0    |    0    |
|          |        zext_ln41_fu_633        |    0    |    0    |    0    |
|          |        zext_ln44_fu_652        |    0    |    0    |    0    |
|          |       zext_ln44_1_fu_698       |    0    |    0    |    0    |
|   zext   |        zext_ln56_fu_708        |    0    |    0    |    0    |
|          |        zext_ln57_fu_723        |    0    |    0    |    0    |
|          |        zext_ln67_fu_738        |    0    |    0    |    0    |
|          |       zext_ln67_1_fu_750       |    0    |    0    |    0    |
|          |        zext_ln60_fu_764        |    0    |    0    |    0    |
|          |       zext_ln67_3_fu_802       |    0    |    0    |    0    |
|          |       zext_ln67_4_fu_814       |    0    |    0    |    0    |
|          |       zext_ln67_5_fu_861       |    0    |    0    |    0    |
|          |       zext_ln67_2_fu_888       |    0    |    0    |    0    |
|          |       zext_ln67_6_fu_931       |    0    |    0    |    0    |
|          |       zext_ln67_7_fu_950       |    0    |    0    |    0    |
|          |       zext_ln67_8_fu_955       |    0    |    0    |    0    |
|          |       zext_ln67_9_fu_964       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_440          |    0    |    0    |    0    |
|          |          tmp_3_fu_492          |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_539       |    0    |    0    |    0    |
|          |          tmp_5_fu_625          |    0    |    0    |    0    |
|bitconcatenate|        tmp_8_cast_fu_661       |    0    |    0    |    0    |
|          |          tmp_9_fu_742          |    0    |    0    |    0    |
|          |          tmp_s_fu_806          |    0    |    0    |    0    |
|          |          tmp_4_fu_827          |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_880       |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_905       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln32_fu_458        |    0    |    0    |    0    |
|          |       sext_ln32_1_fu_488       |    0    |    0    |    0    |
|   sext   |       sext_ln32_2_fu_500       |    0    |    0    |    0    |
|          |        sext_ln67_fu_760        |    0    |    0    |    0    |
|          |       sext_ln67_1_fu_823       |    0    |    0    |    0    |
|          |       sext_ln67_2_fu_835       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln32_fu_531       |    0    |    0    |    0    |
|          |       trunc_ln32_1_fu_535      |    0    |    0    |    0    |
|          |        trunc_ln44_fu_648       |    0    |    0    |    0    |
|   trunc  |       trunc_ln44_1_fu_689      |    0    |    0    |    0    |
|          |        trunc_ln67_fu_865       |    0    |    0    |    0    |
|          |       trunc_ln67_1_fu_897      |    0    |    0    |    0    |
|          |       trunc_ln67_2_fu_901      |    0    |    0    |    0    |
|          |       trunc_ln67_3_fu_935      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_data_1_fu_565       |    0    |    0    |    0    |
|extractvalue|        tmp_last_5_fu_570       |    0    |    0    |    0    |
|          |        tmp_data_2_fu_680       |    0    |    0    |    0    |
|          |        tmp_last_6_fu_685       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   348   |   1822  |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| filter|    1   |    0   |    0   |    0   |
|input_0|   32   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   33   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   axi_tmp_data_reg_347   |   32   |
|     channel_0_reg_213    |    2   |
|     channel_1_reg_257    |    2   |
|     channel_2_reg_336    |    2   |
|    channel_3_reg_1068    |    2   |
|    channel_4_reg_1142    |    2   |
|     channel_reg_1017     |    2   |
|       col_0_reg_235      |    2   |
|       col_1_reg_279      |   32   |
|       col_2_reg_324      |   32   |
|      col_3_reg_1094      |   32   |
|      col_4_reg_1134      |   32   |
|       col_reg_1043       |    2   |
|      count_0_reg_202     |   31   |
|      count_1_reg_246     |   31   |
|     count_2_reg_1054     |   31   |
|       count_reg_997      |   31   |
|  filter_addr_1_reg_1193  |    7   |
|  filter_count_0_reg_301  |   31   |
|   filter_count_reg_1113  |   31   |
|   filter_load_reg_1203   |   32   |
|filter_number_read_reg_975|   32   |
|  input_0_addr_1_reg_1188 |   14   |
|   input_0_load_reg_1198  |   32   |
|   input_count_0_reg_290  |   31   |
|   input_count_reg_1105   |   31   |
| input_number_read_reg_981|   32   |
|  input_size_read_reg_987 |   32   |
|        m_0_reg_361       |    2   |
|        m_reg_1165        |    2   |
|   map_boundary_reg_1059  |   32   |
|        n_0_reg_384       |    2   |
|        n_reg_1183        |    2   |
|       row_0_reg_224      |    2   |
|       row_1_reg_268      |   31   |
|       row_2_reg_312      |   31   |
|      row_3_reg_1126      |   31   |
|      row_4_reg_1081      |   31   |
|       row_reg_1030       |    2   |
|    sext_ln32_reg_1002    |   35   |
|    sext_ln67_reg_1118    |   35   |
|    sub_ln32_1_reg_1022   |   64   |
|    sub_ln32_2_reg_1035   |    8   |
|    sub_ln67_1_reg_1152   |   64   |
|    sub_ln67_2_reg_1175   |    8   |
|       sum_reg_1218       |   32   |
|   tmp_13_cast_reg_1170   |   15   |
|      tmp_5_reg_1073      |    8   |
|      tmp_6_reg_1208      |   32   |
|    tmp_8_cast_reg_1086   |   15   |
| tmp_last_1_load_reg_1157 |    1   |
|    tmp_last_1_reg_1007   |    1   |
|     tmp_last_reg_969     |    1   |
|        x_0_reg_372       |   32   |
|        x_1_reg_395       |   32   |
|        x_reg_1213        |   32   |
|   zext_ln67_4_reg_1147   |    9   |
+--------------------------+--------+
|           Total          |  1197  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_154   |  p3  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_154   |  p4  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_170  |  p0  |   3  |   7  |   21   ||    15   |
|   grp_access_fu_182  |  p0  |   3  |  14  |   42   ||    15   |
|     row_2_reg_312    |  p0  |   2  |  31  |   62   ||    9    |
|     col_2_reg_324    |  p0  |   2  |  32  |   64   ||    9    |
| axi_tmp_data_reg_347 |  p0  |   2  |  32  |   64   ||    9    |
|      x_0_reg_372     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_407      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_407      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   511  || 17.7815 ||   102   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1822  |    -   |
|   Memory  |   33   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   102  |    -   |
|  Register |    -   |    -   |    -   |  1197  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   33   |    5   |   17   |  1545  |  1924  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
