// Seed: 3936006595
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  wor  id_2
);
  assign id_0 = 1'h0;
endmodule
module module_1 #(
    parameter id_9 = 32'd61
) (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri _id_9
    , id_13,
    output supply0 id_10,
    output wand id_11
);
  logic [7:0] id_14;
  parameter id_15 = (1);
  wire id_16;
  parameter id_17 = -1;
  always_latch begin : LABEL_0
    assign id_11 = id_3#(
        .id_14(1),
        .id_4 (id_15 ? -1 : -1),
        .id_17(id_15[1])
    );
  end
  assign id_14[$realtime : 1] = -1'b0;
  wire [1 : id_9  ==  -1] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5
  );
  wire id_20;
  assign id_18 = id_19;
endmodule
