// Seed: 2616285928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output logic id_2,
    input supply1 id_3
    , id_5
);
  wire id_6;
  always @(negedge 1) begin
    $display(1);
  end
  module_0(
      id_5, id_6, id_6, id_6
  );
  always @(posedge 1 or negedge 1'b0) begin
    id_2 <= "";
    id_2 <= 1 - (id_3);
  end
endmodule
