I 000051 55 874           1771254695278 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771254695279 2026.02.16 09:11:35)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code cec8999b9a989ed8cfced6959cc9ccc89dc8cfc9ca)
	(_ent
		(_time 1771254695257)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771254695446 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771254695447 2026.02.16 09:11:35)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 7a7c797a292d2d6c2e746f207e7d7e7c7f7d787c7c)
	(_ent
		(_time 1771254695426)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771254695593 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771254695594 2026.02.16 09:11:35)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 16101311464047004144024c421114104215171516)
	(_ent
		(_time 1771254695573)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771254695719 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771254695720 2026.02.16 09:11:35)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8482868a85d3d3928ed6c0ded482d7828782d28381)
	(_ent
		(_time 1771254695692)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771254706990 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771254706991 2026.02.16 09:11:46)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 9590c49a91c3c58394958dcec7929793c693949291)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771254707074 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771254707075 2026.02.16 09:11:47)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code e3e6e7b1e2b4b4f5b7edf6b9e7e4e7e5e6e4e1e5e5)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771254707123 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771254707124 2026.02.16 09:11:47)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 121712154644430445400648461510144611131112)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771254707240 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771254707241 2026.02.16 09:11:47)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8f8a8881dcd8d89985ddcbd5df89dc898c89d9888a)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 485           1771254753956 Behavioral
(_unit VHDL(binarytodecimal 0 4(behavioral 0 10))
	(_version vef)
	(_time 1771254753957 2026.02.16 09:12:33)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 0e5d5d0852590f180f5d1c5556090a0858080a080b)
	(_ent
		(_time 1771254706984)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 874           1771254754016 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771254754017 2026.02.16 09:12:34)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 4c1f4e4e1e1a1c5a4d4c54171e4b4e4a1f4a4d4b48)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771254754098 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771254754099 2026.02.16 09:12:34)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 9ac9cd94c9cdcd8cce948fc09e9d9e9c9f9d989c9c)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771254754175 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771254754176 2026.02.16 09:12:34)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code e8bbbabbb6beb9febfbafcb2bcefeaeebcebe9ebe8)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771254754267 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771254754268 2026.02.16 09:12:34)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 46151044451111504c14021c164015404540104143)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 485           1771254792575 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 10))
	(_version vef)
	(_time 1771254792576 2026.02.16 09:13:12)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code dfd1dd8d8088dec9de8ccd8487d8dbd989d9dbd9da)
	(_ent
		(_time 1771254706984)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 874           1771254792640 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771254792641 2026.02.16 09:13:12)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 2d237f29787b7d3b2c2d35767f2a2f2b7e2b2c2a29)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771254792726 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771254792727 2026.02.16 09:13:12)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 7b757c7b2b2c2c6d2f756e217f7c7f7d7e7c797d7d)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771254792811 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771254792812 2026.02.16 09:13:12)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code c9c7cb9c969f98df9e9bdd939dcecbcf9dcac8cac9)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771254792891 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771254792892 2026.02.16 09:13:12)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 18161e1f154f4f0e124a5c42481e4b1e1b1e4e1f1d)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771255382986 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771255382987 2026.02.16 09:23:02)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 353b65303163652334352d6e673237336633343231)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771255383072 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771255383073 2026.02.16 09:23:03)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 838d868c82d4d495d78d96d9878487858684818585)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771255383139 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771255383140 2026.02.16 09:23:03)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code d1dfd183868780c78683c58b85d6d3d785d2d0d2d1)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771255383223 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771255383224 2026.02.16 09:23:03)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 1f111f184c484809154d5b454f194c191c1949181a)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3211          1771255406515 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771255406516 2026.02.16 09:23:26)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 11434516194610071547034a491615174717151714)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 2 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(12)(3)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 3 -1)
)
I 000051 55 874           1771255406601 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771255406602 2026.02.16 09:23:26)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 6e3c6b6e3a383e786f6e76353c696c683d686f696a)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1273          1771255406666 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771255406667 2026.02.16 09:23:26)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code adfffdfbfbfafabbf9a3b8f7a9aaa9aba8aaafabab)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771255406737 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771255406738 2026.02.16 09:23:26)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code fba9aeabffadaaedaca9efa1affcf9fdaff8faf8fb)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771255406802 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771255406803 2026.02.16 09:23:26)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 396a3d3c356e6e2f336b7d63693f6a3f3a3f6f3e3c)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3211          1771255406824 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771255406825 2026.02.16 09:23:26)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 491a4b4b491e485f4d1f5b12114e4d4f1f4f4d4f4c)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 2 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(3)(12)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 3 -1)
)
I 000051 55 3277          1771255536701 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771255536702 2026.02.16 09:25:36)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 9ccecc93c6cb9d8a98ca8ec7c49b989aca9a989a99)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(12)(3)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771255544310 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771255544311 2026.02.16 09:25:44)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 55055a5752020243015b400f515251535052575353)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771255544443 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771255544444 2026.02.16 09:25:44)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code e2b2b8b1e1b4b2f4e3e2fab9b0e5e0e4b1e4e3e5e6)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771255544544 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771255544545 2026.02.16 09:25:44)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 40101242161611561712541a144742461443414340)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771255544623 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771255544624 2026.02.16 09:25:44)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8ededb80ded9d99884dccad4de88dd888d88d8898b)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3277          1771255544684 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771255544685 2026.02.16 09:25:44)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code cc9c9f99969bcddac89ade9794cbc8ca9acac8cac9)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(3)(12)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771256036203 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256036204 2026.02.16 09:33:56)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code c8c99f9cc29f9fde9cc6dd92cccfcccecdcfcacece)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256036237 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256036238 2026.02.16 09:33:56)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code f7f6f5a7f1a1a7e1f6f7efaca5f0f5f1a4f1f6f0f3)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256036310 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256036311 2026.02.16 09:33:56)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 35346430666364236267216f613237336136343635)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256036332 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256036333 2026.02.16 09:33:56)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 55540356550202435f07110f055306535653035250)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3338          1771256036338 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256036339 2026.02.16 09:33:56)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 55540556590254435103470e0d5251530353515350)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(3)(12))(_mon))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771256310087 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256310088 2026.02.16 09:38:30)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code abfca5fdfbfcfcbdffa5bef1afacafadaeaca9adad)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256310149 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256310150 2026.02.16 09:38:30)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code e9beb2bae1bfb9ffe8e9f1b2bbeeebefbaefe8eeed)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256310193 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256310194 2026.02.16 09:38:30)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 184f121f464e490e4f4a0c424c1f1a1e4c1b191b18)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256310239 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256310240 2026.02.16 09:38:30)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 47104a45451010514d15031d174114414441114042)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1273          1771256330367 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256330368 2026.02.16 09:38:50)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code e4b4e5b6e2b3b3f2b0eaf1bee0e3e0e2e1e3e6e2e2)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256330413 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256330414 2026.02.16 09:38:50)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 134348141145430512130b48411411154015121417)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256330445 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256330446 2026.02.16 09:38:50)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 326239376664632465602668663530346631333132)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256330492 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256330493 2026.02.16 09:38:50)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 61316d61653636776b33253b316732676267376664)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1273          1771256349627 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256349628 2026.02.16 09:39:09)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 26242323227171307228337c222122202321242020)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256349662 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256349663 2026.02.16 09:39:09)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 454715474113155344455d1e174247431643444241)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256349692 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256349693 2026.02.16 09:39:09)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 64666464363235723336703e306366623067656764)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256349724 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256349725 2026.02.16 09:39:09)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8381848d85d4d49589d1c7d9d385d0858085d58486)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3338          1771256349730 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256349731 2026.02.16 09:39:09)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 8381828d89d4829587d591d8db848785d585878586)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(12)(3))(_mon))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 3338          1771256520101 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256520102 2026.02.16 09:42:00)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 0a585c0c525d0b1c0e5c1851520d0e0c5c0c0e0c0f)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 79(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(8))(_sens(12)(3))(_mon))))
			(line__77(_arch 1 0 77(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771256591169 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256591170 2026.02.16 09:43:11)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code a1f1a5f7a2f6f6b7f5afb4fba5a6a5a7a4a6a3a7a7)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256591232 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256591233 2026.02.16 09:43:11)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code df8f8e8d88898fc9dedfc7848dd8ddd98cd9ded8db)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256591274 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256591275 2026.02.16 09:43:11)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 0e5e0e080d585f18595c1a545a090c085a0d0f0d0e)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256591320 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256591321 2026.02.16 09:43:11)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 3d6d3a386c6a6a2b376f79676d3b6e3b3e3b6b3a38)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3293          1771256591329 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256591330 2026.02.16 09:43:11)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 4d1d4c4f101a4c5b49185f16154a494b1b4b494b48)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((GTE)(_string \"1"\)))(_trgt(8)))))
			(line__78(_arch 1 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 2 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771256604583 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256604584 2026.02.16 09:43:24)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 0f0b0e085b5858195b011a550b080b090a080d0909)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256604630 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256604631 2026.02.16 09:43:24)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 3e3a6a3b6a686e283f3e26656c393c386d383f393a)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256604679 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256604680 2026.02.16 09:43:24)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 6c68686c693a3d7a3b3e7836386b6e6a386f6d6f6c)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256604728 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256604729 2026.02.16 09:43:24)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 9b9f9894cccccc8d91c9dfc1cb9dc89d989dcd9c9e)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3293          1771256604738 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256604739 2026.02.16 09:43:24)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code abafaefcf0fcaabdaffeb9f0f3acafadfdadafadae)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 3 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(GTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((GTE)(_string \"1"\)))(_trgt(8)))))
			(line__78(_arch 1 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 2 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000051 55 1273          1771256691719 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256691720 2026.02.16 09:44:51)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 6465306562333372306a713e606360626163666262)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256691754 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256691755 2026.02.16 09:44:51)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 9392929c91c5c38592938bc8c1949195c095929497)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256691791 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256691792 2026.02.16 09:44:51)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code b2b3e3e6e6e4e3a4e5e0a6e8e6b5b0b4e6b1b3b1b2)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256691825 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256691826 2026.02.16 09:44:51)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code d1d08783d58686c7db83958b81d782d7d2d787d6d4)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1273          1771256715245 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256715246 2026.02.16 09:45:15)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 4f1d4e4c1b1818591b415a154b484b494a484d4949)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256715286 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256715287 2026.02.16 09:45:15)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 7e2c2a7f2a282e687f7e66252c797c782d787f797a)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256715347 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256715348 2026.02.16 09:45:15)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code bceeb8e8b9eaedaaebeea8e6e8bbbebae8bfbdbfbc)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256715391 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256715392 2026.02.16 09:45:15)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code ebb9e8b8bcbcbcfde1b9afb1bbedb8ede8edbdecee)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1273          1771256756467 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256756468 2026.02.16 09:45:56)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 52535c5052050544065c4708565556545755505454)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256756511 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256756512 2026.02.16 09:45:56)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 8180da8f81d7d197808199dad3868387d287808685)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256756559 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256756560 2026.02.16 09:45:56)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code afaea4f8aff9feb9f8fdbbf5fba8ada9fbacaeacaf)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256756610 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256756611 2026.02.16 09:45:56)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code dedfd28c8e8989c8d48c9a848ed88dd8ddd888d9db)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3486          1771256756621 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256756622 2026.02.16 09:45:56)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code eeefe4bdb2b9eff8eabbfcb5b6e9eae8b8e8eae8eb)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771256765558 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256765559 2026.02.16 09:46:05)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code d7d88384d28080c183d9c28dd3d0d3d1d2d0d5d1d1)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256765597 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256765598 2026.02.16 09:46:05)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 060906000150561007061e5d540104005500070102)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256765636 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256765637 2026.02.16 09:46:05)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 26297622767077307174327c722124207225272526)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256765680 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256765681 2026.02.16 09:46:05)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 545b0357550303425e06100e045207525752025351)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3486          1771256765688 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256765689 2026.02.16 09:46:05)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 545b0557590355425001460f0c5350520252505251)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771256776956 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771256776957 2026.02.16 09:46:16)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 66336867623131703268733c626162606361646060)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771256777001 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771256777002 2026.02.16 09:46:16)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 85d0de8b81d3d59384859dded7828783d683848281)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771256777045 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771256777046 2026.02.16 09:46:17)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code b4e1bfe0e6e2e5a2e3e6a0eee0b3b6b2e0b7b5b7b4)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771256777093 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771256777094 2026.02.16 09:46:17)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code f2a7fea2f5a5a5e4f8a0b6a8a2f4a1f4f1f4a4f5f7)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3486          1771256777103 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771256777104 2026.02.16 09:46:17)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code f2a7f8a2f9a5f3e4f6a7e0a9aaf5f6f4a4f4f6f4f7)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771272253785 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272253786 2026.02.16 14:04:13)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code c292c496c29595d496ccd798c6c5c6c4c7c5c0c4c4)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771272253856 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272253857 2026.02.16 14:04:13)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 00505206015650160100185b520702065306010704)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771272253919 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272253920 2026.02.16 14:04:13)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 3f6f3d3a3f696e29686d2b656b383d396b3c3e3c3f)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771272253987 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272253988 2026.02.16 14:04:13)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8ddd8883dcdada9b87dfc9d7dd8bde8b8e8bdb8a88)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3486          1771272254013 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272254014 2026.02.16 14:04:14)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 9dcd9e92c0ca9c8b99c88fc6c59a999bcb9b999b98)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771272596322 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272596323 2026.02.16 14:09:56)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code c5c19291c29292d391cbd09fc1c2c1c3c0c2c7c3c3)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771272596365 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272596366 2026.02.16 14:09:56)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code f4f0f6a4f1a2a4e2f5f4ecafa6f3f6f2a7f2f5f3f0)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771272596409 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272596410 2026.02.16 14:09:56)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 232772277675723574713779772421257720222023)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771272596456 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272596457 2026.02.16 14:09:56)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 525604515505054458001608025401545154045557)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771272596464 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272596465 2026.02.16 14:09:56)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 5256025159055344560740090a5556540454565457)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771272603669 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272603670 2026.02.16 14:10:03)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 7577747572222263217b602f717271737072777373)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771272603695 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272603696 2026.02.16 14:10:03)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 9496c09b91c2c48295948ccfc6939692c792959390)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771272603734 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272603735 2026.02.16 14:10:03)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code b3b1b7e7e6e5e2a5e4e1a7e9e7b4b1b5e7b0b2b0b3)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771272603778 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272603779 2026.02.16 14:10:03)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code e2e0e1b1e5b5b5f4e8b0a6b8b2e4b1e4e1e4b4e5e7)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771272603787 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272603788 2026.02.16 14:10:03)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code f2f0f7a2f9a5f3e4f6a7e0a9aaf5f6f4a4f4f6f4f7)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771272734106 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272734107 2026.02.16 14:12:14)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code faf8f8aba9adadecaef4efa0fefdfefcfffdf8fcfc)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771272734148 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272734149 2026.02.16 14:12:14)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 292b7f2d217f793f282931727b2e2b2f7a2f282e2d)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771272734181 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272734182 2026.02.16 14:12:14)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 484a4e4a161e195e1f1a5c121c4f4a4e1c4b494b48)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771272734226 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272734227 2026.02.16 14:12:14)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 77757676752020617d25332d277124717471217072)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771272734232 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272734233 2026.02.16 14:12:14)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 77757076792076617322652c2f7073712171737172)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771272803316 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272803317 2026.02.16 14:13:23)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 5d5e585f0b0a0a4b09534807595a595b585a5f5b5b)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771272803362 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272803363 2026.02.16 14:13:23)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 8c8fdc82dedadc9a8d8c94d7de8b8e8adf8a8d8b88)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771272803408 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272803409 2026.02.16 14:13:23)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code bbb8bbefbfedeaadece9afe1efbcb9bdefb8bab8bb)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771272803455 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272803456 2026.02.16 14:13:23)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code eae9edb9bebdbdfce0b8aeb0baecb9ece9ecbcedef)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771272803464 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272803465 2026.02.16 14:13:23)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code eae9ebb9b2bdebfceebff8b1b2edeeecbceceeecef)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771274499706 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771274499707 2026.02.16 14:41:39)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code e4e1e7b6e2b3b3f2b0eaf1bee0e3e0e2e1e3e6e2e2)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771274499768 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771274499769 2026.02.16 14:41:39)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 131646141145430512130b48411411154015121417)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771274499808 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771274499809 2026.02.16 14:41:39)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 41444443161710571613551b154643471542404241)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771274499852 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771274499853 2026.02.16 14:41:39)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 70757271752727667a22342a207623767376267775)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771274499882 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771274499883 2026.02.16 14:41:39)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 9095949f99c7918694c582cbc8979496c696949695)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3488          1771274723294 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771274723295 2026.02.16 14:45:23)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 3e316a3b62693f283a6b2c6566393a3868383a383b)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771274728483 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771274728484 2026.02.16 14:45:28)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 81d5848e82d6d697d58f94db858685878486838787)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771274728521 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771274728522 2026.02.16 14:45:28)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code b0e4e0e4b1e6e0a6b1b0a8ebe2b7b2b6e3b6b1b7b4)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771274728566 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771274728567 2026.02.16 14:45:28)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code df8bdf8ddf898ec9888dcb858bd8ddd98bdcdedcdf)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771274728609 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771274728610 2026.02.16 14:45:28)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code feaaf9aeaea9a9e8f4acbaa4aef8adf8fdf8a8f9fb)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771274728618 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771274728619 2026.02.16 14:45:28)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 0e5a080852590f180a5b1c5556090a0858080a080b)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3488          1771274789067 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771274789068 2026.02.16 14:46:29)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 3364313639643225376621686b3437356535373536)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771276029449 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771276029450 2026.02.16 15:07:09)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 6a64386b393d3d7c3e647f306e6d6e6c6f6d686c6c)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771276029503 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771276029504 2026.02.16 15:07:09)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code a9a7aefea1fff9bfa8a9b1f2fbaeabaffaafa8aead)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1233          1771276029581 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771276029582 2026.02.16 15:07:09)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code f7f9a0a7a6a1a6e1a0a5e3ada3f0f5f1a3f4f6f4f7)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771276029665 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771276029666 2026.02.16 15:07:09)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 454b1447451212534f17011f154316434643134240)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771276029673 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771276029674 2026.02.16 15:07:09)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 545a0357590355425001460f0c5350520252505251)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
V 000051 55 1273          1771277585041 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771277585042 2026.02.16 15:33:05)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code f4f6fba5f2a3a3e2a0f4e1aef0f3f0f2f1f3f6f2f2)
	(_ent
		(_time 1771254695425)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 874           1771277585158 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771277585159 2026.02.16 15:33:05)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 71737370712721677071692a237673772277707675)
	(_ent
		(_time 1771254695256)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1233          1771277585205 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771277585206 2026.02.16 15:33:05)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code a0a2f2f7f6f6f1b6f7f2b4faf4a7a2a6f4a3a1a3a0)
	(_ent
		(_time 1771254695572)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 2011          1771277585280 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771277585281 2026.02.16 15:33:05)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code dedc8b8c8e8989c8d48c9a848ed88dd8ddd888d9db)
	(_ent
		(_time 1771254695691)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 3488          1771277585290 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771277585291 2026.02.16 15:33:05)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code eeecbdbdb2b9eff8eabbfcb5b6e9eae8b8e8eae8eb)
	(_ent
		(_time 1771255382961)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
