// Seed: 1349271501
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_3 = id_1[-1] == -1'b0;
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3
    , id_12,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input uwire id_9,
    output tri1 id_10
);
  logic [7:0] id_13, id_14;
  assign id_12 = id_13[-1 :-1];
  or primCall (id_6, id_13, id_5, id_12, id_14, id_3, id_7, id_9, id_8, id_2);
  module_0 modCall_1 (
      id_13,
      id_12,
      id_12
  );
endmodule
