<root><simulation><result_generated_time />2023-05-24 01:16:56<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 4), ('K', 2), ('OY', 7)], [('C', 15), ('K', 20)], []]<I />[[('OX', 7), ('C', 4), ('K', 2)], [('OY', 7), ('C', 15), ('K', 20)], []]<O />[[('OX', 7), ('C', 4)], [('K', 2), ('OY', 7), ('C', 15), ('K', 20)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [8.0, 2.0, 20.0, 1.0], 'O': [16.0, 4, 15, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2457600, 2457600], 'I': [224, 376320, 376320], 'O': [56, 125440, 125440], 'O_partial': [56, 125440, 0], 'O_final': [0, 0, 125440]}<actual_mem_utilization_individual />{'W': [0.12, 0.29, 0.0], 'I': [0.44, 0.04, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.35, 0.0], 'I': [0.44, 0.35, 0.0], 'O': [0.11, 0.35, 0.0]}<effective_mem_size_bit />{'W': [64, 163840, 2457600], 'I': [224, 376320, 376320], 'O': [56, 6272, 125440], 'O_partial': [56, 6272, 0], 'O_final': [0, 0, 125440]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2150400, 307200], [307200, 307200], [307200, 0]]<I />[[1881600, 940800], [940800, 47040], [47040, 0]]<O />[[(925120, 940800), (235200, 219520)], [(219520, 235200), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(925120, 940800), (235200, 219520)], [(219520, 235200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[268800, 38400], [19200, 19200], [1200, 0]]<I />[[235200, 117600], [58800, 2940], [184, 0]]<O />[[(115640, 117600), (29400, 27440)], [(13720, 14700), (980, 0)], [(0, 61), (0, 0)]]<O_partial />[([115640, 117600], [29400, 27440]), ([13720, 14700], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />0</mac_count></basic_info><energy><total_energy />32910968.7<mem_energy_breakdown><W />[104.3, 951.3, 1598.2]<I />[121.9, 1615.9, 244.7]<O />[101.6, 728.3, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />0.0<total />32905420.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8414<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8414<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />139768<latency_cycle_without_data_loading />117600<ideal_computing_cycle />117600<data_loading><load_cycle_total />22168<load_cycle_individual />{'W': [64, 19200, 0], 'I': [28, 2940, 0]}<load_cycle_combined />{'W': 19200, 'I': 2940}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-117599], [-116909, -98072], [-117600, -117600]], 'I': [[-117599], [-109148, -58772], [-117600, -117600]], 'O': [[-117600], [-113400, -100800], [-116620, -117539]]}<mem_stall_cycle_shared />{'W': [[-117599], [-116909, 0], [0, 0]], 'I': [[-117599], [-109148, 0], [0, 0]], 'O': [[-117600], [-113400, -100800], [-116620, -117539]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2457600, 2457600], 'I': [224, 376320, 376320], 'O': [56, 125440, 125440], 'O_partial': [56, 125440, 0], 'O_final': [0, 0, 125440]}<data_size_each_level_total />{'W': [8192, 2457600, 2457600], 'I': [3584, 376320, 376320], 'O': [448, 125440, 125440]}<loop_cycles_each_level />{'W': [392, 117600, 117600], 'I': [56, 117600, 117600], 'O': [28, 117600, 117600]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [2, 20, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 4.0], [64.0, 3.2], [3.2, 3.2]], 'O': [[8.0, 2.0], [16.0, 1.1], [1.1, 1.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [128.0, 64.0], [64.0, 3.2]], 'O': [[8.0, 8.0], [64.0, 1.1], [1.1, 1.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 4.0], [64.0, 3.2], [3.2, 0]], 'O': [[8.0, 2.0], [16.0, 1.1], [1.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [102.0, 40.1], [24.1, 1.1]], 'I': [[8.0, 4.0], [102.0, 40.1], [24.1, 1.1]], 'O': [[8.0, 2.0], [102.0, 40.1], [24.1, 1.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 117600], [392, 392, 300], [117600, 117600, 1]], 'I': [[1, 1, 117600], [56, 56, 2100], [117600, 117600, 1]], 'O': [[1, 1, 117600], [28, 28, 4200], [117600, 117600, 1]]}<trans_time_real />{'W': [[0, 1, 117600], [[1, 392, 300], [64, 392, 300]], [[19200, 117600, 1], [1200, 117600, 1]]], 'I': [[0, 1, 117600], [[4, 56, 2100], [28, 56, 2100]], [[2940, 117600, 1], [184, 117600, 1]]], 'O': [[0, 1, 117600], [[1, 28, 4200], [4, 28, 4200]], [[980, 117600, 1], [61, 117600, 1]]]}<single_stall_cycle />{'W': [[-1], [-391, -328], [-98400, -116400]], 'I': [[-1], [-52, -28], [-114660, -117416]], 'O': [[-1], [-27, -24], [-116620, -117539]]}<single_stall_count />{'W': [117599, 299, 0], 'I': [117599, 2099, 0], 'O': [117600, 4200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}, 1: {'W': [19136, 0], 'I': [58772, 0], 'O': [16800, 980]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-117600, -117600], [-116620, -117600]], 1: [[-22892, -117600], [-100800, -116620]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />8.482</simulation></root>