-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gsm_LPC_Analysis_gsm_mult is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (14 downto 0);
    b : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Gsm_LPC_Analysis_gsm_mult is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln48_fu_42_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln48_fu_42_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln48_fu_42_p10 : STD_LOGIC_VECTOR (30 downto 0);

    component Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    mul_16s_15ns_31_1_1_U62 : component Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => b,
        din1 => mul_ln48_fu_42_p1,
        dout => mul_ln48_fu_42_p2);




    ap_ready <= ap_const_logic_1;
    ap_return <= mul_ln48_fu_42_p2(30 downto 15);
    mul_ln48_fu_42_p1 <= mul_ln48_fu_42_p10(15 - 1 downto 0);
    mul_ln48_fu_42_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a),31));
end behav;
