<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM8_Lib: ITC_TypeDef Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../STM8_logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM8_Lib
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">SDCC &amp; Cosmic compiler STM8A/S software library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ITC_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a100f0604105af6c185945dab32193b23"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a47b9b9f95c7ae56723c4c40cb4472b41"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a4a09d3bd8c77b45bf035ad40ff3543b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a4a09d3bd8c77b45bf035ad40ff3543b6">AWU</a>: 2</td></tr>
<tr class="memdesc:a4a09d3bd8c77b45bf035ad40ff3543b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU (=irq1) interrupt priority.  <a href="#a4a09d3bd8c77b45bf035ad40ff3543b6"></a><br/></td></tr>
<tr class="memitem:aacdaccb1f3f30d807318c4e3d7c78788"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#aacdaccb1f3f30d807318c4e3d7c78788">CLK</a>: 2</td></tr>
<tr class="memdesc:aacdaccb1f3f30d807318c4e3d7c78788"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK (=irq2) interrupt priority.  <a href="#aacdaccb1f3f30d807318c4e3d7c78788"></a><br/></td></tr>
<tr class="memitem:a05d17f44b1c3dfe675072883600928a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a05d17f44b1c3dfe675072883600928a9">EXTI_A</a>: 2</td></tr>
<tr class="memdesc:a05d17f44b1c3dfe675072883600928a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXINT on port A (=irq3) interrupt priority.  <a href="#a05d17f44b1c3dfe675072883600928a9"></a><br/></td></tr>
<tr class="memitem:a47b9b9f95c7ae56723c4c40cb4472b41"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a47b9b9f95c7ae56723c4c40cb4472b41">reg</a></td></tr>
<tr class="memdesc:a47b9b9f95c7ae56723c4c40cb4472b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a47b9b9f95c7ae56723c4c40cb4472b41"></a><br/></td></tr>
<tr class="memitem:a100f0604105af6c185945dab32193b23"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a100f0604105af6c185945dab32193b23">SPR1</a></td></tr>
<tr class="memitem:ab1d1e753540b6396272ee88f355ac70a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a7cf133c1a5ba3327de707d1e81968029"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afedcf7cf65a22fc4bd184278a158bed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#afedcf7cf65a22fc4bd184278a158bed9">EXTI_B</a>: 2</td></tr>
<tr class="memdesc:afedcf7cf65a22fc4bd184278a158bed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXINT on port B (=irq4) interrupt priority.  <a href="#afedcf7cf65a22fc4bd184278a158bed9"></a><br/></td></tr>
<tr class="memitem:aa0eebc73bc7902a1dd891cc0c254d97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#aa0eebc73bc7902a1dd891cc0c254d97b">EXTI_C</a>: 2</td></tr>
<tr class="memdesc:aa0eebc73bc7902a1dd891cc0c254d97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXINT on port C (=irq5) interrupt priority.  <a href="#aa0eebc73bc7902a1dd891cc0c254d97b"></a><br/></td></tr>
<tr class="memitem:a77bb8b39989a15cf8ac09a42a8f586c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a77bb8b39989a15cf8ac09a42a8f586c7">EXTI_D</a>: 2</td></tr>
<tr class="memdesc:a77bb8b39989a15cf8ac09a42a8f586c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXINT on port D (=irq6) interrupt priority.  <a href="#a77bb8b39989a15cf8ac09a42a8f586c7"></a><br/></td></tr>
<tr class="memitem:adaae6abcc9846315a6722e4cd7b5ca84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#adaae6abcc9846315a6722e4cd7b5ca84">EXTI_E</a>: 2</td></tr>
<tr class="memdesc:adaae6abcc9846315a6722e4cd7b5ca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXINT on port E (=irq7) interrupt priority.  <a href="#adaae6abcc9846315a6722e4cd7b5ca84"></a><br/></td></tr>
<tr class="memitem:a7cf133c1a5ba3327de707d1e81968029"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a7cf133c1a5ba3327de707d1e81968029">reg</a></td></tr>
<tr class="memdesc:a7cf133c1a5ba3327de707d1e81968029"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a7cf133c1a5ba3327de707d1e81968029"></a><br/></td></tr>
<tr class="memitem:ab1d1e753540b6396272ee88f355ac70a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#ab1d1e753540b6396272ee88f355ac70a">SPR2</a></td></tr>
<tr class="memitem:aeacd9bbc7bc14cea1d9936aa2da7e1d5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a34c6ddfd3eababb2e15bc4fa29fba639"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4c91b931f35ebd35f73c158d727e9a2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a4c91b931f35ebd35f73c158d727e9a2c">CAN_RX</a>: 2</td></tr>
<tr class="memdesc:a4c91b931f35ebd35f73c158d727e9a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Rx (=irq8) interrupt priority.  <a href="#a4c91b931f35ebd35f73c158d727e9a2c"></a><br/></td></tr>
<tr class="memitem:a5442f24394285a1224f656043806010f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a5442f24394285a1224f656043806010f">CAN_TX</a>: 2</td></tr>
<tr class="memdesc:a5442f24394285a1224f656043806010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Tx (=irq9) interrupt priority.  <a href="#a5442f24394285a1224f656043806010f"></a><br/></td></tr>
<tr class="memitem:a19f08dc1d1a7b697e19798d4c505785e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a19f08dc1d1a7b697e19798d4c505785e">SPI</a>: 2</td></tr>
<tr class="memdesc:a19f08dc1d1a7b697e19798d4c505785e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI (=irq10) interrupt priority.  <a href="#a19f08dc1d1a7b697e19798d4c505785e"></a><br/></td></tr>
<tr class="memitem:a890975213e13e67555bd2bb24697aa5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a890975213e13e67555bd2bb24697aa5a">TIM1_UPD</a>: 2</td></tr>
<tr class="memdesc:a890975213e13e67555bd2bb24697aa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update (=irq11) interrupt priority.  <a href="#a890975213e13e67555bd2bb24697aa5a"></a><br/></td></tr>
<tr class="memitem:a34c6ddfd3eababb2e15bc4fa29fba639"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a34c6ddfd3eababb2e15bc4fa29fba639">reg</a></td></tr>
<tr class="memdesc:a34c6ddfd3eababb2e15bc4fa29fba639"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a34c6ddfd3eababb2e15bc4fa29fba639"></a><br/></td></tr>
<tr class="memitem:aeacd9bbc7bc14cea1d9936aa2da7e1d5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#aeacd9bbc7bc14cea1d9936aa2da7e1d5">SPR3</a></td></tr>
<tr class="memitem:a6620d5b30f6aff77c288e8863ebb53bc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a631c2ed7502d1b1fbcd7d6f55a646708"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a75ab4699020b3dc169e99789084513ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a75ab4699020b3dc169e99789084513ef">TIM1_CAP</a>: 2</td></tr>
<tr class="memdesc:a75ab4699020b3dc169e99789084513ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/Compare (=irq12) interrupt priority.  <a href="#a75ab4699020b3dc169e99789084513ef"></a><br/></td></tr>
<tr class="memitem:a7fafea03c1d58206d632067165bad443"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a7fafea03c1d58206d632067165bad443">TIM2_UPD</a>: 2</td></tr>
<tr class="memdesc:a7fafea03c1d58206d632067165bad443"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update (=irq13) interrupt priority.  <a href="#a7fafea03c1d58206d632067165bad443"></a><br/></td></tr>
<tr class="memitem:aea7a06d5e09af335c192935bfd4171e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#aea7a06d5e09af335c192935bfd4171e0">TIM2_CAP</a>: 2</td></tr>
<tr class="memdesc:aea7a06d5e09af335c192935bfd4171e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/Compare (=irq14) interrupt priority.  <a href="#aea7a06d5e09af335c192935bfd4171e0"></a><br/></td></tr>
<tr class="memitem:a9b924f28277f0971699257bbe255a098"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a9b924f28277f0971699257bbe255a098">TIM3_UPD</a>: 2</td></tr>
<tr class="memdesc:a9b924f28277f0971699257bbe255a098"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update (=irq15) interrupt priority (Reserved)  <a href="#a9b924f28277f0971699257bbe255a098"></a><br/></td></tr>
<tr class="memitem:a631c2ed7502d1b1fbcd7d6f55a646708"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a631c2ed7502d1b1fbcd7d6f55a646708">reg</a></td></tr>
<tr class="memdesc:a631c2ed7502d1b1fbcd7d6f55a646708"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a631c2ed7502d1b1fbcd7d6f55a646708"></a><br/></td></tr>
<tr class="memitem:a6620d5b30f6aff77c288e8863ebb53bc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a6620d5b30f6aff77c288e8863ebb53bc">SPR4</a></td></tr>
<tr class="memitem:a10f41fac99abab4c44a7646d24b890a8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a18b4465923cca9c445a70d47cb4cb675"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a07c53cd12ecacd34beddae95100e2d8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a07c53cd12ecacd34beddae95100e2d8e">TIM3_CAP</a>: 2</td></tr>
<tr class="memdesc:a07c53cd12ecacd34beddae95100e2d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/Compare (=irq16) interrupt priority (Reserved)  <a href="#a07c53cd12ecacd34beddae95100e2d8e"></a><br/></td></tr>
<tr class="memitem:ac0e39edb5525ab879a5a29768e492158"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#ac0e39edb5525ab879a5a29768e492158">USART1_TX</a>: 2</td></tr>
<tr class="memdesc:ac0e39edb5525ab879a5a29768e492158"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Tx complete (=irq17) interrupt priority.  <a href="#ac0e39edb5525ab879a5a29768e492158"></a><br/></td></tr>
<tr class="memitem:a029ac212bc9b527768c93f7c367f8df0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a029ac212bc9b527768c93f7c367f8df0">USART1_RX</a>: 2</td></tr>
<tr class="memdesc:a029ac212bc9b527768c93f7c367f8df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Rx full (=irq18) interrupt priority.  <a href="#a029ac212bc9b527768c93f7c367f8df0"></a><br/></td></tr>
<tr class="memitem:a09beb40d469fde252ed366002e7c3781"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a09beb40d469fde252ed366002e7c3781">I2C</a>: 2</td></tr>
<tr class="memdesc:a09beb40d469fde252ed366002e7c3781"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C (=irq19) interrupt priority.  <a href="#a09beb40d469fde252ed366002e7c3781"></a><br/></td></tr>
<tr class="memitem:a18b4465923cca9c445a70d47cb4cb675"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a18b4465923cca9c445a70d47cb4cb675">reg</a></td></tr>
<tr class="memdesc:a18b4465923cca9c445a70d47cb4cb675"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a18b4465923cca9c445a70d47cb4cb675"></a><br/></td></tr>
<tr class="memitem:a10f41fac99abab4c44a7646d24b890a8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a10f41fac99abab4c44a7646d24b890a8">SPR5</a></td></tr>
<tr class="memitem:a4cefd687af5751744874de3544bee242"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a827517ebc730113193c96333ef2771a0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a19a1ae6ac453aeb46820b770e4b09165"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a19a1ae6ac453aeb46820b770e4b09165">UART3_TX</a>: 2</td></tr>
<tr class="memdesc:a19a1ae6ac453aeb46820b770e4b09165"><td class="mdescLeft">&#160;</td><td class="mdescRight">LINUART3 Tx complete (=irq20) interrupt priority.  <a href="#a19a1ae6ac453aeb46820b770e4b09165"></a><br/></td></tr>
<tr class="memitem:a69a0b1dad498bfee5be96da610268053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a69a0b1dad498bfee5be96da610268053">UART3_RX</a>: 2</td></tr>
<tr class="memdesc:a69a0b1dad498bfee5be96da610268053"><td class="mdescLeft">&#160;</td><td class="mdescRight">LINUART3 Rx full (=irq21) interrupt priority.  <a href="#a69a0b1dad498bfee5be96da610268053"></a><br/></td></tr>
<tr class="memitem:ab1ef88cfa07e0ba9961a320a644ff206"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#ab1ef88cfa07e0ba9961a320a644ff206">ADC</a>: 2</td></tr>
<tr class="memdesc:ab1ef88cfa07e0ba9961a320a644ff206"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC (=irq22) interrupt priority.  <a href="#ab1ef88cfa07e0ba9961a320a644ff206"></a><br/></td></tr>
<tr class="memitem:a0f00f2ec43419fdaa22f0124088384b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a0f00f2ec43419fdaa22f0124088384b9">TIM4_UPD</a>: 2</td></tr>
<tr class="memdesc:a0f00f2ec43419fdaa22f0124088384b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update (=irq23) interrupt priority (Reserved)  <a href="#a0f00f2ec43419fdaa22f0124088384b9"></a><br/></td></tr>
<tr class="memitem:a827517ebc730113193c96333ef2771a0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a827517ebc730113193c96333ef2771a0">reg</a></td></tr>
<tr class="memdesc:a827517ebc730113193c96333ef2771a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a827517ebc730113193c96333ef2771a0"></a><br/></td></tr>
<tr class="memitem:a4cefd687af5751744874de3544bee242"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a4cefd687af5751744874de3544bee242">SPR6</a></td></tr>
<tr class="memitem:a94a4bf7f32c490052c1bce484b8345ce"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a9a671940ccc04425620be4bbc8fb90ca"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1942c26cc19d35960a1dbe5b71ebed29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a1942c26cc19d35960a1dbe5b71ebed29">FLASH</a>: 2</td></tr>
<tr class="memdesc:a1942c26cc19d35960a1dbe5b71ebed29"><td class="mdescLeft">&#160;</td><td class="mdescRight">flash (=irq24) interrupt priority  <a href="#a1942c26cc19d35960a1dbe5b71ebed29"></a><br/></td></tr>
<tr class="memitem:a6f2407fdabb31afeebba283bd2f33a91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a6f2407fdabb31afeebba283bd2f33a91">VECT25</a>: 2</td></tr>
<tr class="memdesc:a6f2407fdabb31afeebba283bd2f33a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 interrupt priority (not documented)  <a href="#a6f2407fdabb31afeebba283bd2f33a91"></a><br/></td></tr>
<tr class="memitem:aac12dcac683287d00d405f2e053fa6c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#aac12dcac683287d00d405f2e053fa6c3">VECT26</a>: 2</td></tr>
<tr class="memdesc:aac12dcac683287d00d405f2e053fa6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 interrupt priority (not documented)  <a href="#aac12dcac683287d00d405f2e053fa6c3"></a><br/></td></tr>
<tr class="memitem:adb988f2ab69afd50a63d4c86b563538f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#adb988f2ab69afd50a63d4c86b563538f">VECT27</a>: 2</td></tr>
<tr class="memdesc:adb988f2ab69afd50a63d4c86b563538f"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 interrupt priority (not documented)  <a href="#adb988f2ab69afd50a63d4c86b563538f"></a><br/></td></tr>
<tr class="memitem:a9a671940ccc04425620be4bbc8fb90ca"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a9a671940ccc04425620be4bbc8fb90ca">reg</a></td></tr>
<tr class="memdesc:a9a671940ccc04425620be4bbc8fb90ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a9a671940ccc04425620be4bbc8fb90ca"></a><br/></td></tr>
<tr class="memitem:a94a4bf7f32c490052c1bce484b8345ce"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a94a4bf7f32c490052c1bce484b8345ce">SPR7</a></td></tr>
<tr class="memitem:a63b91fb141008381a06177cdf7880fd4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:ac62c9beaa799cd6c81c5943a62a1a18e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2435c86fb9954da5ea9811909f87f7ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a2435c86fb9954da5ea9811909f87f7ca">VECT28</a>: 2</td></tr>
<tr class="memdesc:a2435c86fb9954da5ea9811909f87f7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq28 interrupt priority (not documented)  <a href="#a2435c86fb9954da5ea9811909f87f7ca"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 6</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:ac62c9beaa799cd6c81c5943a62a1a18e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#ac62c9beaa799cd6c81c5943a62a1a18e">reg</a></td></tr>
<tr class="memdesc:ac62c9beaa799cd6c81c5943a62a1a18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#ac62c9beaa799cd6c81c5943a62a1a18e"></a><br/></td></tr>
<tr class="memitem:a63b91fb141008381a06177cdf7880fd4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d47/struct_i_t_c___type_def.html#a63b91fb141008381a06177cdf7880fd4">SPR8</a></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>struct containing ITC registers </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01049">1049</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>
</div><h2>Field Documentation</h2>
<a class="anchor" id="ab1ef88cfa07e0ba9961a320a644ff206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC (=irq22) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01146">1146</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a09d3bd8c77b45bf035ad40ff3543b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AWU (=irq1) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01060">1060</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96f44d20f1dbf1c8785a7bc99a46164c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> byte</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bytewise access to register </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01055">1055</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c91b931f35ebd35f73c158d727e9a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CAN_RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Rx (=irq8) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01093">1093</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5442f24394285a1224f656043806010f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CAN_TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Tx (=irq9) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01094">1094</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aacdaccb1f3f30d807318c4e3d7c78788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLK (=irq2) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01061">1061</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05d17f44b1c3dfe675072883600928a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> EXTI_A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXINT on port A (=irq3) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01062">1062</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="afedcf7cf65a22fc4bd184278a158bed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> EXTI_B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXINT on port B (=irq4) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01076">1076</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0eebc73bc7902a1dd891cc0c254d97b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> EXTI_C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXINT on port C (=irq5) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01077">1077</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77bb8b39989a15cf8ac09a42a8f586c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> EXTI_D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXINT on port D (=irq6) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01078">1078</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="adaae6abcc9846315a6722e4cd7b5ca84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> EXTI_E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXINT on port E (=irq7) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01079">1079</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1942c26cc19d35960a1dbe5b71ebed29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FLASH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flash (=irq24) interrupt priority </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01161">1161</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09beb40d469fde252ed366002e7c3781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> I2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C (=irq19) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01130">1130</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47b9b9f95c7ae56723c4c40cb4472b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a7cf133c1a5ba3327de707d1e81968029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a34c6ddfd3eababb2e15bc4fa29fba639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a631c2ed7502d1b1fbcd7d6f55a646708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a18b4465923cca9c445a70d47cb4cb675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a827517ebc730113193c96333ef2771a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a9a671940ccc04425620be4bbc8fb90ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ac62c9beaa799cd6c81c5943a62a1a18e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a29850f3918435f089b2e206b9da59936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01059">1059</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19f08dc1d1a7b697e19798d4c505785e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SPI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI (=irq10) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01095">1095</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a100f0604105af6c185945dab32193b23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 1/8 (ITC_SPR1) </p>

</div>
</div>
<a class="anchor" id="ab1d1e753540b6396272ee88f355ac70a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 2/8 (ITC_SPR2) </p>

</div>
</div>
<a class="anchor" id="aeacd9bbc7bc14cea1d9936aa2da7e1d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 3/8 (ITC_SPR3) </p>

</div>
</div>
<a class="anchor" id="a6620d5b30f6aff77c288e8863ebb53bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 4/8 (ITC_SPR4) </p>

</div>
</div>
<a class="anchor" id="a10f41fac99abab4c44a7646d24b890a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 5/8 (ITC_SPR5) </p>

</div>
</div>
<a class="anchor" id="a4cefd687af5751744874de3544bee242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 6/8 (ITC_SPR6) </p>

</div>
</div>
<a class="anchor" id="a94a4bf7f32c490052c1bce484b8345ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 7/8 (ITC_SPR7) </p>

</div>
</div>
<a class="anchor" id="a63b91fb141008381a06177cdf7880fd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software priority register 8/8 (ITC_SPR8) </p>

</div>
</div>
<a class="anchor" id="a75ab4699020b3dc169e99789084513ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM1_CAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM1 Capture/Compare (=irq12) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01110">1110</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a890975213e13e67555bd2bb24697aa5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM1_UPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM1 Update (=irq11) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01096">1096</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea7a06d5e09af335c192935bfd4171e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM2_CAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/Compare (=irq14) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01112">1112</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fafea03c1d58206d632067165bad443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM2_UPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update (=irq13) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01111">1111</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07c53cd12ecacd34beddae95100e2d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM3_CAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/Compare (=irq16) interrupt priority (Reserved) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01127">1127</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b924f28277f0971699257bbe255a098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM3_UPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update (=irq15) interrupt priority (Reserved) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01113">1113</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f00f2ec43419fdaa22f0124088384b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TIM4_UPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update (=irq23) interrupt priority (Reserved) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01147">1147</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69a0b1dad498bfee5be96da610268053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART3_RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LINUART3 Rx full (=irq21) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01145">1145</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19a1ae6ac453aeb46820b770e4b09165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART3_TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LINUART3 Tx complete (=irq20) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01144">1144</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a029ac212bc9b527768c93f7c367f8df0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> USART1_RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 Rx full (=irq18) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01129">1129</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0e39edb5525ab879a5a29768e492158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> USART1_TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 Tx complete (=irq17) interrupt priority. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01128">1128</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f2407fdabb31afeebba283bd2f33a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> VECT25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq25 interrupt priority (not documented) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01162">1162</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac12dcac683287d00d405f2e053fa6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> VECT26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq26 interrupt priority (not documented) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01163">1163</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb988f2ab69afd50a63d4c86b563538f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> VECT27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq27 interrupt priority (not documented) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01164">1164</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2435c86fb9954da5ea9811909f87f7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> VECT28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq28 interrupt priority (not documented) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01178">1178</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 20 2015 21:51:27 for STM8_Lib by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.1.2
</small></address>
</body>
</html>
