
---------- Begin Simulation Statistics ----------
final_tick                                77851045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1071                       # Simulator instruction rate (inst/s)
host_mem_usage                               14818452                       # Number of bytes of host memory used
host_op_rate                                     1097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 62977.44                       # Real time elapsed on the host
host_tick_rate                                 327975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67418264                       # Number of instructions simulated
sim_ops                                      69059924                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020655                       # Number of seconds simulated
sim_ticks                                 20655025000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.383012                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91099                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               127620                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1878                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9121                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            109177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  204759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   35429                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1115988                       # Number of instructions committed
system.cpu.committedOps                       1265461                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.274481                       # CPI: cycles per instruction
system.cpu.discardedOps                         27020                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             597869                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            308359                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           143980                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3174045                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233947                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1879                       # number of quiesce instructions executed
system.cpu.numCycles                          4770269                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1879                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  699013     55.24%     55.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4079      0.32%     55.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 339798     26.85%     82.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite                222571     17.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1265461                       # Class of committed instruction
system.cpu.quiesceCycles                     28277771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1596224                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              823266                       # Transaction distribution
system.membus.trans_dist::ReadResp             825037                       # Transaction distribution
system.membus.trans_dist::WriteReq             514425                       # Transaction distribution
system.membus.trans_dist::WriteResp            514425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1424                       # Transaction distribution
system.membus.trans_dist::CleanEvict              862                       # Transaction distribution
system.membus.trans_dist::ReadExReq               683                       # Transaction distribution
system.membus.trans_dist::ReadExResp              684                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1538                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        30206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2637502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2637502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2682593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        15316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       230912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        42187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       290847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     84398772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     84398772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84705555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1341927                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005251                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1341890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      37      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1341927                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3681917690                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            38193125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              566515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             7391000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           33541273                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5117956479                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1248750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9518652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2379663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11898315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2379663                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9518652                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11898315                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11898315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11898315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23796631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1054720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1054720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1717666                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1717665                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        11020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        30206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       147552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5231602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5305330                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3315                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3315                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5544771                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        12122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        28181                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        42187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2360412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     83705548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     84885196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     88274655                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9349808000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          6142947                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          758                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7536870308                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4884129000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19037304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7138989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9518652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35694946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9518652                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7138989                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16657641                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19037304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16657641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16657641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52352587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52972                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200428                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149114                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7138989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16657641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23796631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7138989                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2564606                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9703595                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7138989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23796631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2564606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33500226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       821351                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       821335                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       497408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       497408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2578950                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1672                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2637502                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     82525964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        53068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     84398772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1648329                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1648329    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1648329                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3997684315                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   4604050000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1740263398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47593261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57111913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1844968573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47593261                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47647292                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95240553                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1787856660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95240553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57111913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1940209126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     61734924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     92536844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     36110336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     53100236                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     89210572                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     15433731                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       956416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     16396291                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      9027584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1659385                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     10686969                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2988857385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1481736865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9518652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4480112902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748259128                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2570814414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4319073543                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4737116513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4052551280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9518652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8799186445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           38                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          287                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       771531                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       117744                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         889275                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       771531                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       771531                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       771531                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       117744                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        889275                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       590940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     51920844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        53196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         139712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52704692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        91136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31925248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       811266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              823523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       478208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             498832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     28609987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2513714895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2575451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6764068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2551664401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4412292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47593261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1481736865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9518652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2379663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1545640734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4412292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76203248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3995451761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9518652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2379663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2575451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6764068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4097305135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1289051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000203773000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1471618                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             530150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      823534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     498832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    823534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   498832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    428                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31163                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27586815995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4115500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49193190995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33515.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.96                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59765.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1761                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   767653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  464149                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                823528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               498832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  711002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   28620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5052                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.685603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.476644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.885417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2223      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2125      2.36%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1350      1.50%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1583      1.76%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1641      1.82%      9.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1544      1.71%     11.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1225      1.36%     12.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1416      1.57%     14.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77021     85.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90128                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     635.085648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    927.683770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           827     63.81%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.15%     63.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.08%     64.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     64.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.23%     64.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.08%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     64.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     64.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          157     12.11%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.15%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.08%     76.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     77.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.15%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.23%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.23%     77.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          255     19.68%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.08%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           26      2.01%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     384.900463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     81.562598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.432219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            756     58.33%     58.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            26      2.01%     60.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.85%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.93%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.23%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.54%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.23%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.39%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.15%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.31%     64.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.15%     64.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.08%     64.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.23%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      1.54%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          436     33.64%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               52678400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31925184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52705396                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31925248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2550.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1545.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2551.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1545.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20655074000                       # Total gap between requests
system.mem_ctrls.avgGap                      15619.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       590940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     51893580                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       139712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     30605312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 28609987.158088646829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2512394925.689995288849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2584746.326862349641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6764068.307833082043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4474262.316312858835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47593261.203992731869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1481736865.484307050705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9518652.240798546001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2314594.148397302721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       811271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       478208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    849327595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  48164226045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     89018290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     90619065                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7848167245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12712441085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 388147604605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2210561585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1285356785                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     91918.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59368.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    105974.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41511.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5511353.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    827632.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    811671.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    719583.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1673641.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         44479303.200001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         31043182.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1497062231.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       693272618.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     197748047.699987                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     408416880.375010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     105181500.599995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2977203764.174967                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.139441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5328982385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1117410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14210918615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9406296.833422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2710077.871272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17321750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60176613250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17674431750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       428437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           428437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       428437                       # number of overall hits
system.cpu.icache.overall_hits::total          428437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10821875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10821875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10821875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10821875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       428686                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       428686                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       428686                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       428686                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43461.345382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43461.345382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43461.345382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43461.345382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10425375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10425375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10425375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10425375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41868.975904                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41868.975904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41868.975904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41868.975904                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       428437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          428437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10821875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10821875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       428686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       428686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43461.345382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43461.345382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10425375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10425375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41868.975904                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41868.975904                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.677827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2633513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41148.640625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.677827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.792340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.792340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            857621                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           857621                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       545161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       545161                       # number of overall hits
system.cpu.dcache.overall_hits::total          545161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2839                       # number of overall misses
system.cpu.dcache.overall_misses::total          2839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    209223875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    209223875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    209223875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    209223875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       548000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       548000                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       548000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       548000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73696.327932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73696.327932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73696.327932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73696.327932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1424                       # number of writebacks
system.cpu.dcache.writebacks::total              1424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    164206875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    164206875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    164206875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    164206875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     41568625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     41568625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73933.757317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73933.757317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73933.757317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73933.757317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.680594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.680594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       341091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          341091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    118092250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118092250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       342633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       342633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76583.819715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76583.819715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    115520625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115520625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     41568625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     41568625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75110.939532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75110.939532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.853786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.853786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       204070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         204070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     91131625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     91131625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       205367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       205367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70263.396299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70263.396299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     48686250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48686250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71282.942899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71282.942899                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               50194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.589559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2194222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2194222                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77851045000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                77851868125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1071                       # Simulator instruction rate (inst/s)
host_mem_usage                               14818452                       # Number of bytes of host memory used
host_op_rate                                     1097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 62977.60                       # Real time elapsed on the host
host_tick_rate                                 327987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67419029                       # Number of instructions simulated
sim_ops                                      69060865                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020656                       # Number of seconds simulated
sim_ticks                                 20655848125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.349273                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91133                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               127728                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1878                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            109212                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  204924                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   35467                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1116753                       # Number of instructions committed
system.cpu.committedOps                       1266402                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.272732                       # CPI: cycles per instruction
system.cpu.discardedOps                         27069                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             598435                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            308626                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           144055                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3174361                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234042                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1879                       # number of quiesce instructions executed
system.cpu.numCycles                          4771586                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1879                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  699559     55.24%     55.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4079      0.32%     55.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 340016     26.85%     82.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite                222747     17.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1266402                       # Class of committed instruction
system.cpu.quiesceCycles                     28277771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1597225                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              823375                       # Transaction distribution
system.membus.trans_dist::ReadResp             825149                       # Transaction distribution
system.membus.trans_dist::WriteReq             514425                       # Transaction distribution
system.membus.trans_dist::WriteResp            514425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1425                       # Transaction distribution
system.membus.trans_dist::CleanEvict              862                       # Transaction distribution
system.membus.trans_dist::ReadExReq               683                       # Transaction distribution
system.membus.trans_dist::ReadExResp              684                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1539                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        30206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2637721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2637721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2682817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        15316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       231040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        42187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       290975                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     84405812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     84405812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84712787                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1342038                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005251                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1342001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      37      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1342038                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3682065315                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            38193125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              567640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             7391000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           33546448                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5118534699                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1253750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9518273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2379568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11897841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2379568                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9518273                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11897841                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11897841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11897841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23795682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1054720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1054720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1717889                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1717889                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        11020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        30206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       147552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5231822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5305550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5545218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        12122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        28181                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        42187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2360412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     83709068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     84888716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     88281791                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9350518750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          6143394                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          758                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7537548683                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4884353000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19036546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7138705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9518273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35693523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9518273                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7138705                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16656978                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19036546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16656978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16656978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52350501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56588                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204044                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1771                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149227                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7138705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16656978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23795682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7138705                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2739563                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9878268                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7138705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23795682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2739563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33673950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       821460                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       821444                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       497408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       497408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2579058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1782                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2637720                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     82529420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     84405748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1648441                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1648441    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1648441                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3997828190                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   4604595000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1740194050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47591365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57109638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1844895052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47591365                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47645393                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95236758                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1787785414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95236758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57109638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1940131810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     61734924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     92536844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     36110336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     53103756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     89214092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     15433731                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       956416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     16396291                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      9027584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1659495                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     10687079                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2988738280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1481677819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9518273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4479934372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1748189461                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2570882381                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4319071842                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4736927741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4052560200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9518273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8799006214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          250                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           38                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       774599                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       117739                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         892338                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       774599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       774599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       774599                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       117739                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        892338                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       590940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     51924428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         139776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52711860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        91200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31925312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       811322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              823635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       478208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             498833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     28608847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2513788235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2745760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6766897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2551909739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4415214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47591365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1481677819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9518273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2379568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1545582239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4415214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76200212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3995466054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9518273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2379568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2745760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6766897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4097491978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1289105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000203773000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1471746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             530150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      823644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     498833                       # Number of write requests accepted
system.mem_ctrls.readBursts                    823644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   498833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    428                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31163                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27593422925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4116080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49202842925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33519.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59769.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1761                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   767761                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  464149                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                823638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               498833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  711002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   28620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5052                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.681341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.462911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.893231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2224      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2125      2.36%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1350      1.50%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1583      1.76%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1641      1.82%      9.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1544      1.71%     11.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1226      1.36%     12.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1416      1.57%     14.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77028     85.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     635.085648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    927.683770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           827     63.81%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.15%     63.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.08%     64.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     64.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.23%     64.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.08%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     64.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     64.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          157     12.11%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.15%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.08%     76.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     77.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.15%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.23%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.23%     77.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          255     19.68%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.08%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           26      2.01%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     384.900463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     81.562598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.432219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            756     58.33%     58.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            26      2.01%     60.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.85%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.93%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.23%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.54%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.23%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.39%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.15%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.31%     64.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.15%     64.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.08%     64.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.23%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      1.54%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          436     33.64%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               52685824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31925184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52712436                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31925312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2550.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1545.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2551.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1545.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20655889625                       # Total gap between requests
system.mem_ctrls.avgGap                      15619.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       590940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     51897228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       139776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     30605312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 28608847.064709912986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2512471416.614852428436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2764350.301883331500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6766897.159300254658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4474084.019244307652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47591364.636836953461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1481677819.026857137680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9518272.927367391065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2314501.913002422079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       811325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       478208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    849327595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  48168919740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     93842700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     90752890                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7848167245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12712441085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 388147604605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2210561585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1285356785                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     91918.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59370.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104852.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41553.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5507485.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    827632.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    811671.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    719583.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1673641.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         44483744.025001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         31046282.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1497267750                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       693272618.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     197748047.699987                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     408439146.337510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     105181500.599995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2977439089.312467                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.145090                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5328982385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1117410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14211741740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9406296.833422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2710077.871272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17321750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60177436375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17674431750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       428696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           428696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       428696                       # number of overall hits
system.cpu.icache.overall_hits::total          428696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          250                       # number of overall misses
system.cpu.icache.overall_misses::total           250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       428946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       428946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       428946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       428946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10466750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10466750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10466750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10466750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41867                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       428696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          428696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       428946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       428946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10466750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10466750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41867                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.678037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21669092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45619.141053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.678037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.792340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.792340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            858142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           858142                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       545571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       545571                       # number of overall hits
system.cpu.dcache.overall_hits::total          545571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2840                       # number of overall misses
system.cpu.dcache.overall_misses::total          2840                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    209390750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    209390750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    209390750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    209390750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       548411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       548411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       548411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       548411                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73729.137324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73729.137324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73729.137324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73729.137324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1425                       # number of writebacks
system.cpu.dcache.writebacks::total              1425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    164372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    164372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    164372500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    164372500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     41568625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     41568625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73975.022502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73975.022502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73975.022502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73975.022502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.680594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.680594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2223                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       341325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          341325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    118259125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118259125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       342868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       342868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76642.336358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76642.336358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    115686250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115686250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     41568625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     41568625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75169.753086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75169.753086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.853786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.853786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       204246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         204246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     91131625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     91131625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       205543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       205543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70263.396299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70263.396299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     48686250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48686250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71282.942899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71282.942899                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              550354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            201.226325                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2195867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2195867                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77851868125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
