-- Project:   C:\Users\Doug\Documents\DPEA\RpiMIB\RpiMIB.cydsn\RpiMIB.cyprj
-- Generated: 09/26/2019 19:14:46
-- PSoC Creator  4.2

ENTITY RpiMIB IS
    PORT(
        MISO_1(0)_PAD : IN std_ulogic;
        SCLK_1(0)_PAD : OUT std_ulogic;
        MOSI_1(0)_PAD : OUT std_ulogic;
        cs_1a(0)_PAD : OUT std_ulogic;
        enable_battery(0)_PAD : OUT std_ulogic;
        en_level_shift(0)_PAD : OUT std_ulogic;
        rpi_inta(0)_PAD : OUT std_ulogic;
        rpi_intb(0)_PAD : OUT std_ulogic;
        cs_1b(0)_PAD : OUT std_ulogic;
        cs_1c(0)_PAD : OUT std_ulogic;
        Rpi_ss(0)_PAD : IN std_ulogic;
        Rpi_sclk(0)_PAD : IN std_ulogic;
        Rpi_mosi(0)_PAD : IN std_ulogic;
        Rpi_miso(0)_PAD : OUT std_ulogic;
        SDA_2(0)_PAD : INOUT std_ulogic;
        SCL_2(0)_PAD : INOUT std_ulogic;
        MISO_2(0)_PAD : IN std_ulogic;
        MOSI_2(0)_PAD : OUT std_ulogic;
        SCLK_2(0)_PAD : OUT std_ulogic;
        cs_2a(0)_PAD : OUT std_ulogic;
        cs_2b(0)_PAD : OUT std_ulogic;
        cs_2c(0)_PAD : OUT std_ulogic;
        pwm_a(0)_PAD : OUT std_ulogic;
        pwm_b(0)_PAD : OUT std_ulogic;
        GPIO_0(0)_PAD : INOUT std_ulogic;
        GPIO_3(0)_PAD : INOUT std_ulogic;
        GPIO_2(0)_PAD : INOUT std_ulogic;
        GPIO_1(0)_PAD : INOUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END RpiMIB;

ARCHITECTURE __DEFAULT__ OF RpiMIB IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL \ClockBlock_XTAL 32kHz\ : bit;
    SIGNAL GPIO_0(0)__PA : bit;
    SIGNAL GPIO_1(0)__PA : bit;
    SIGNAL GPIO_2(0)__PA : bit;
    SIGNAL GPIO_3(0)__PA : bit;
    SIGNAL MISO_1(0)__PA : bit;
    SIGNAL MISO_2(0)__PA : bit;
    SIGNAL MOSI_1(0)__PA : bit;
    SIGNAL MOSI_2(0)__PA : bit;
    SIGNAL Net_1005_0 : bit;
    SIGNAL Net_1005_1 : bit;
    SIGNAL Net_1066 : bit;
    ATTRIBUTE placement_force OF Net_1066 : SIGNAL IS "U(3,2,B)1";
    SIGNAL Net_1196 : bit;
    ATTRIBUTE placement_force OF Net_1196 : SIGNAL IS "U(3,1,A)2";
    SIGNAL Net_1536 : bit;
    ATTRIBUTE placement_force OF Net_1536 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_1579 : bit;
    ATTRIBUTE placement_force OF Net_1579 : SIGNAL IS "U(3,1,A)3";
    SIGNAL Net_1876 : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_2000 : bit;
    ATTRIBUTE placement_force OF Net_2000 : SIGNAL IS "U(0,4,B)3";
    SIGNAL Net_2134 : bit;
    ATTRIBUTE placement_force OF Net_2134 : SIGNAL IS "U(3,5,A)3";
    SIGNAL Net_2161 : bit;
    ATTRIBUTE placement_force OF Net_2161 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_2162 : bit;
    ATTRIBUTE placement_force OF Net_2162 : SIGNAL IS "U(0,5,B)3";
    SIGNAL Net_2163 : bit;
    ATTRIBUTE placement_force OF Net_2163 : SIGNAL IS "U(2,5,A)2";
    SIGNAL Net_2169 : bit;
    ATTRIBUTE placement_force OF Net_2169 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_2180_0 : bit;
    SIGNAL Net_2180_1 : bit;
    SIGNAL Net_2186 : bit;
    ATTRIBUTE placement_force OF Net_2186 : SIGNAL IS "U(3,3,B)2";
    SIGNAL Net_2187 : bit;
    ATTRIBUTE placement_force OF Net_2187 : SIGNAL IS "U(3,3,B)3";
    SIGNAL Net_2200 : bit;
    SIGNAL Net_2202 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2202 : SIGNAL IS "False";
    SIGNAL Net_2214 : bit;
    ATTRIBUTE placement_force OF Net_2214 : SIGNAL IS "U(0,4,B)1";
    SIGNAL Net_2231 : bit;
    ATTRIBUTE global_signal OF Net_2231 : SIGNAL IS true;
    SIGNAL Net_2231_local : bit;
    SIGNAL Net_2241 : bit;
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_2313 : bit;
    SIGNAL Net_2475 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2475 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2475 : SIGNAL IS true;
    SIGNAL Net_2475_local : bit;
    SIGNAL Net_25 : bit;
    ATTRIBUTE placement_force OF Net_25 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_2518 : bit;
    ATTRIBUTE global_signal OF Net_2518 : SIGNAL IS true;
    SIGNAL Net_2518_local : bit;
    SIGNAL Net_2545 : bit;
    SIGNAL Net_2635 : bit;
    SIGNAL Net_2636 : bit;
    SIGNAL Net_2761 : bit;
    SIGNAL Net_2762 : bit;
    SIGNAL Net_2803 : bit;
    SIGNAL Net_2804 : bit;
    SIGNAL Net_2805 : bit;
    SIGNAL Net_2806 : bit;
    SIGNAL Net_2808 : bit;
    SIGNAL Net_2810 : bit;
    SIGNAL Net_333 : bit;
    ATTRIBUTE placement_force OF Net_333 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_862 : bit;
    SIGNAL Net_889 : bit;
    SIGNAL Net_890 : bit;
    SIGNAL Rpi_miso(0)__PA : bit;
    SIGNAL Rpi_mosi(0)__PA : bit;
    SIGNAL Rpi_sclk(0)__PA : bit;
    SIGNAL Rpi_ss(0)__PA : bit;
    SIGNAL SCLK_1(0)__PA : bit;
    SIGNAL SCLK_2(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SCL_2(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SDA_2(0)__PA : bit;
    SIGNAL Supply_monitor(0)__PA : bit;
    SIGNAL \Comp_1:Net_1\ : bit;
    SIGNAL \Control_Reg_SS_1:control_2\ : bit;
    SIGNAL \Control_Reg_SS_1:control_3\ : bit;
    SIGNAL \Control_Reg_SS_1:control_4\ : bit;
    SIGNAL \Control_Reg_SS_1:control_5\ : bit;
    SIGNAL \Control_Reg_SS_1:control_6\ : bit;
    SIGNAL \Control_Reg_SS_1:control_7\ : bit;
    SIGNAL \Control_Reg_SS_2:control_2\ : bit;
    SIGNAL \Control_Reg_SS_2:control_3\ : bit;
    SIGNAL \Control_Reg_SS_2:control_4\ : bit;
    SIGNAL \Control_Reg_SS_2:control_5\ : bit;
    SIGNAL \Control_Reg_SS_2:control_6\ : bit;
    SIGNAL \Control_Reg_SS_2:control_7\ : bit;
    SIGNAL \EnableBattery:control_2\ : bit;
    SIGNAL \EnableBattery:control_3\ : bit;
    SIGNAL \EnableBattery:control_4\ : bit;
    SIGNAL \EnableBattery:control_5\ : bit;
    SIGNAL \EnableBattery:control_6\ : bit;
    SIGNAL \EnableBattery:control_7\ : bit;
    SIGNAL \GPIO_Control_Reg:control_4\ : bit;
    SIGNAL \GPIO_Control_Reg:control_5\ : bit;
    SIGNAL \GPIO_Control_Reg:control_6\ : bit;
    SIGNAL \GPIO_Control_Reg:control_7\ : bit;
    SIGNAL \GlitchFilter_1:counter_done_0\ : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:Net_643_3\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_1:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_1:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_1:Net_970_local\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(2,3,A)2";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,1,A)1";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \I2C_1:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_reset\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_1\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_3\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \I2C_1:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_0\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \I2C_1:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_1\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2C_1:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_2\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \I2C_1:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_3\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \I2C_1:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_4\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \I2C_1:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_5\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \I2C_1:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:sda_x_wire\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \I2C_2:Net_1109_0\ : bit;
    SIGNAL \I2C_2:Net_1109_1\ : bit;
    SIGNAL \I2C_2:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:Net_643_3\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \I2C_2:Net_697\ : bit;
    SIGNAL \I2C_2:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_2:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_2:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_2:Net_970_local\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \I2C_2:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(2,1,A)0";
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(1,0,A)1";
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \I2C_2:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_reset\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \I2C_2:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_0\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \I2C_2:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_1\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_2\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \I2C_2:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_3\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_4\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \I2C_2:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \I2C_2:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_0\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \I2C_2:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_1\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \I2C_2:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_2\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \I2C_2:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_3\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \I2C_2:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_4\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \I2C_2:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_5\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \I2C_2:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_2:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:sda_x_wire\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \PWM_2:Net_54\ : bit;
    SIGNAL \PWM_2:Net_63\ : bit;
    SIGNAL \RpiInterrupts:control_2\ : bit;
    SIGNAL \RpiInterrupts:control_3\ : bit;
    SIGNAL \RpiInterrupts:control_4\ : bit;
    SIGNAL \RpiInterrupts:control_5\ : bit;
    SIGNAL \RpiInterrupts:control_6\ : bit;
    SIGNAL \RpiInterrupts:control_7\ : bit;
    SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:cnt_enable\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:ld_ident\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_cond\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_rx_data\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:rx_status_6\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_1\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_2\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_0\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_4\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \SPIM_1:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_1:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_1:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_1:Net_276_local\ : bit;
    SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:cnt_enable\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_2:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:ld_ident\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:load_cond\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:load_rx_data\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:rx_status_6\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_0\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_1\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_2\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:tx_status_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:tx_status_4\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \SPIM_2:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_2:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_2:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_2:Net_276_local\ : bit;
    SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:byte_complete\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \SPIS:BSPIS:count_0\ : bit;
    SIGNAL \SPIS:BSPIS:count_1\ : bit;
    SIGNAL \SPIS:BSPIS:count_2\ : bit;
    SIGNAL \SPIS:BSPIS:count_3\ : bit;
    SIGNAL \SPIS:BSPIS:count_4\ : bit;
    SIGNAL \SPIS:BSPIS:count_5\ : bit;
    SIGNAL \SPIS:BSPIS:count_6\ : bit;
    SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:dpcounter_one_reg\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
    SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_tmp\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_to_dp\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_buf_overrun\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_status_4\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.ce0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:tx_load\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_load\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_status_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
    SIGNAL \SPIS:Net_81\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIS:Net_81\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIS:Net_81\ : SIGNAL IS true;
    SIGNAL \SPIS:Net_81_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,4,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cs_1a(0)__PA : bit;
    SIGNAL cs_1b(0)__PA : bit;
    SIGNAL cs_1c(0)__PA : bit;
    SIGNAL cs_2a(0)__PA : bit;
    SIGNAL cs_2b(0)__PA : bit;
    SIGNAL cs_2c(0)__PA : bit;
    SIGNAL en_level_shift(0)__PA : bit;
    SIGNAL enable_battery(0)__PA : bit;
    SIGNAL pwm_a(0)__PA : bit;
    SIGNAL pwm_b(0)__PA : bit;
    SIGNAL rpi_inta(0)__PA : bit;
    SIGNAL rpi_intb(0)__PA : bit;
    SIGNAL tmpOE__MISO_1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__MISO_1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.ce0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.cl0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.z0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.ff0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.ce1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.cl1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.z1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.ff1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.co_msb__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.sol_msb__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u0.cfbo__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u1.sor__sig\ : bit;
    SIGNAL \SPIS:BSPIS:sR16:Dp:u1.cmsbo__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.cl0__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.z0__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.ff0__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.ce1__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.cl1__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.z1__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.ff1__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.co_msb__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.sol_msb__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u0.cfbo__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u1.sor__sig\ : bit;
    SIGNAL \SPIM_2:BSPIM:sR16:Dp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF MISO_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF MISO_1(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF SCLK_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF SCLK_1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF MOSI_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MOSI_1(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF cs_1a(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF cs_1a(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF enable_battery(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF enable_battery(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Supply_monitor(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Supply_monitor(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF en_level_shift(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF en_level_shift(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF rpi_inta(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF rpi_inta(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF rpi_intb(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF rpi_intb(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF cs_1b(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF cs_1b(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF cs_1c(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF cs_1c(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Rpi_ss(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Rpi_ss(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Rpi_sclk(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Rpi_sclk(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Rpi_mosi(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Rpi_mosi(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Rpi_miso(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Rpi_miso(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF SDA_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SDA_2(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF SCL_2(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF SCL_2(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF MISO_2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF MISO_2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF MOSI_2(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF MOSI_2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF SCLK_2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SCLK_2(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF cs_2a(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF cs_2a(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF cs_2b(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF cs_2b(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF cs_2c(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF cs_2c(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF pwm_a(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF pwm_a(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF pwm_b(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF pwm_b(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF GPIO_0(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF GPIO_0(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF GPIO_3(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF GPIO_3(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF GPIO_2(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF GPIO_2(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF GPIO_1(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF GPIO_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_333 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_333 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_1536 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_1536 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1579 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_1579 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1196 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_1196 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_load\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:byte_complete\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \SPIS:BSPIS:byte_complete\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_2000 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_2000 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_rx_data\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:load_rx_data\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:tx_status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:tx_status_4\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:rx_status_6\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:rx_status_6\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_2169 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_2169 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2186 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_2186 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2187 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_2187 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2214 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_2214 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_5\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_4\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cnt_reset\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:BitCounter\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_4_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \EnableBattery:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \EnableBattery:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk2:Counter0:DP:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \GlitchFilter_1:genblk2:Counter0:DP:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RpiInterrupts:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \RpiInterrupts:Sync:ctrl_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \Sync_1:genblk1[0]:INST\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Control_Reg_SS_1:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Control_Reg_SS_1:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \SPIS:BSPIS:BitCounter\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:sR16:Dp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \SPIS:BSPIS:sR16:Dp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:sR16:Dp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \SPIS:BSPIS:sR16:Dp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF isr_SS_Rise : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:BitCounter\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:TxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:TxStsReg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:RxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:RxStsReg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:sR16:Dp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:sR16:Dp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:sR16:Dp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:sR16:Dp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Control_Reg_SS_2:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Control_Reg_SS_2:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF isr_SS_Fall : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \PWM_1:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \PWM_2:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \GPIO_Control_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \GPIO_Control_Reg:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \GPIO_Status_Reg:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \GPIO_Status_Reg:sts:sts_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \I2C_2:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:StsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:StsReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF Net_25 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_1066 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_1066 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2134 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_2134 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:Net_643_3\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \I2C_1:Net_643_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_1:sda_x_wire\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \I2C_1:sda_x_wire\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_2162 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF Net_2162 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_2161 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF Net_2161 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_2\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_1\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_0\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_2163 : LABEL IS "macrocell86";
    ATTRIBUTE Location OF Net_2163 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_cond\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:load_cond\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:ld_ident\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:ld_ident\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:cnt_enable\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:cnt_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_3\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_1\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_3\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_2\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_1\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_0\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_2:Net_643_3\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \I2C_2:Net_643_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_2:sda_x_wire\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \I2C_2:sda_x_wire\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_reset\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_reset\ : LABEL IS "U(3,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \I2C_1:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => \ClockBlock_XTAL 32kHz\,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \I2C_1:Net_970\,
            dclk_0 => \I2C_1:Net_970_local\,
            dclk_glb_1 => \SPIM_1:Net_276\,
            dclk_1 => \SPIM_1:Net_276_local\,
            dclk_glb_2 => \SPIS:Net_81\,
            dclk_2 => \SPIS:Net_81_local\,
            dclk_glb_3 => \SPIM_2:Net_276\,
            dclk_3 => \SPIM_2:Net_276_local\,
            dclk_glb_4 => \I2C_2:Net_970\,
            dclk_4 => \I2C_2:Net_970_local\,
            dclk_glb_5 => Net_2231,
            dclk_5 => Net_2231_local,
            dclk_glb_6 => Net_2518,
            dclk_6 => Net_2518_local,
            dclk_glb_7 => Net_2475,
            dclk_7 => Net_2475_local,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    MISO_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "452a650e-a086-4d79-a725-9b2b19a037ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_1(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => MISO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_1(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => SCLK_1(0)_PAD,
            pad_in => SCLK_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b5926c6b-d481-45d2-9c1a-65e20d4154e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_1(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => MOSI_1(0)_PAD,
            pad_in => MOSI_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac0699b5-7e8c-45c6-8717-b329547bd8c9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1a(0)__PA,
            oe => open,
            pin_input => Net_1536,
            pad_out => cs_1a(0)_PAD,
            pad_in => cs_1a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    enable_battery:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e5138e73-5e88-4be4-b9b0-aae0d2ef0d96",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    enable_battery(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "enable_battery",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => enable_battery(0)__PA,
            oe => open,
            pin_input => Net_2636,
            pad_out => enable_battery(0)_PAD,
            pad_in => enable_battery(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Supply_monitor:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Supply_monitor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Supply_monitor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Supply_monitor(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    en_level_shift:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "45fc01d4-8f92-4aa1-96de-8b25548eb67f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    en_level_shift(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "en_level_shift",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => en_level_shift(0)__PA,
            oe => open,
            pin_input => Net_2635,
            pad_out => en_level_shift(0)_PAD,
            pad_in => en_level_shift(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    rpi_inta:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1eac92ea-02f0-4c76-983d-3441f15c7c89",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    rpi_inta(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "rpi_inta",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => rpi_inta(0)__PA,
            oe => open,
            pin_input => Net_889,
            pad_out => rpi_inta(0)_PAD,
            pad_in => rpi_inta(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    rpi_intb:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a72bc623-b2ea-437b-97b9-888df980f8f8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    rpi_intb(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "rpi_intb",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => rpi_intb(0)__PA,
            oe => open,
            pin_input => Net_890,
            pad_out => rpi_intb(0)_PAD,
            pad_in => rpi_intb(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "42694c48-e70c-4f34-a841-72ed407d21bb",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1b(0)__PA,
            oe => open,
            pin_input => Net_1579,
            pad_out => cs_1b(0)_PAD,
            pad_in => cs_1b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1c:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c7376bd7-b6ef-41aa-9591-416eb5c528db",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1c(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1c",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1c(0)__PA,
            oe => open,
            pin_input => Net_1196,
            pad_out => cs_1c(0)_PAD,
            pad_in => cs_1c(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_ss:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "826e10b0-4b2b-488b-a07d-46f839a0229a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rpi_ss(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_ss",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_ss(0)__PA,
            oe => open,
            fb => Net_1876,
            pad_in => Rpi_ss(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_sclk:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a70ae9e6-06e8-4005-aab8-93b107ae32dc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rpi_sclk(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_sclk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_sclk(0)__PA,
            oe => open,
            fb => Net_2202,
            pad_in => Rpi_sclk(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_mosi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rpi_mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_mosi(0)__PA,
            oe => open,
            fb => Net_2200,
            pad_in => Rpi_mosi(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_miso:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "49b7d340-4e58-48d7-ac65-421278155e8f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rpi_miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_miso(0)__PA,
            oe => open,
            pin_input => Net_2000,
            pad_out => Rpi_miso(0)_PAD,
            pad_in => Rpi_miso(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_2(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_1\,
            pin_input => \I2C_2:sda_x_wire\,
            pad_out => SDA_2(0)_PAD,
            pad_in => SDA_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "1",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open,
            out_clock => open);

    SCL_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 1,
            oe_sync_mode => 1,
            logicalport => "SCL_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_2(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_0\,
            pin_input => \I2C_2:Net_643_3\,
            pad_out => SCL_2(0)_PAD,
            pad_in => SCL_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => ClockBlock_BUS_CLK,
            out_clock_en => '1',
            out_reset => '0');

    MISO_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "83e7984f-bcbe-412e-8c88-17baa1e5f684",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_2(0)__PA,
            oe => open,
            fb => Net_2545,
            pad_in => MISO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ae85ca9-5ddf-4304-acd6-b1c3cfadbb5f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_2(0)__PA,
            oe => open,
            pin_input => Net_2161,
            pad_out => MOSI_2(0)_PAD,
            pad_in => MOSI_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1937ee7-bfce-465a-bd84-c12f1de8f428",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_2(0)__PA,
            oe => open,
            pin_input => Net_2162,
            pad_out => SCLK_2(0)_PAD,
            pad_in => SCLK_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_2a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b0492fc5-35c0-4727-82d1-4458ae1ec1b0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_2a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_2a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_2a(0)__PA,
            oe => open,
            pin_input => Net_2169,
            pad_out => cs_2a(0)_PAD,
            pad_in => cs_2a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_2b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1115e837-bbeb-44ed-a0c0-d3757342ef03",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_2b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_2b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_2b(0)__PA,
            oe => open,
            pin_input => Net_2186,
            pad_out => cs_2b(0)_PAD,
            pad_in => cs_2b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_2c:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4ca663fc-26cd-4a3d-a3c7-ea5cfa7bfb55",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_2c(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_2c",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_2c(0)__PA,
            oe => open,
            pin_input => Net_2187,
            pad_out => cs_2c(0)_PAD,
            pad_in => cs_2c(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pwm_a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6c68f576-aacd-4ab1-a9b8-72799277b50f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pwm_a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pwm_a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pwm_a(0)__PA,
            oe => open,
            pin_input => Net_2241,
            pad_out => pwm_a(0)_PAD,
            pad_in => pwm_a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pwm_b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cf831ff2-b13a-459f-89e3-5eead2c283d7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pwm_b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pwm_b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pwm_b(0)__PA,
            oe => open,
            pin_input => Net_2313,
            pad_out => pwm_b(0)_PAD,
            pad_in => pwm_b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5594e0ac-cd2e-4ce7-9c10-1c1079758321",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPIO_0(0)__PA,
            oe => open,
            pin_input => Net_2803,
            fb => Net_2804,
            pad_out => GPIO_0(0)_PAD,
            pad_in => GPIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b63dae02-a723-4f17-bd37-c20b61887dc3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPIO_3(0)__PA,
            oe => open,
            pin_input => Net_2810,
            fb => Net_2762,
            pad_out => GPIO_3(0)_PAD,
            pad_in => GPIO_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c6434733-2b61-4661-a525-a903f7f4729a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPIO_2(0)__PA,
            oe => open,
            pin_input => Net_2808,
            fb => Net_2761,
            pad_out => GPIO_2(0)_PAD,
            pad_in => GPIO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4320b30a-0ae7-4fda-a22c-328153680a9e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPIO_1(0)__PA,
            oe => open,
            pin_input => Net_2806,
            fb => Net_2805,
            pad_out => GPIO_1(0)_PAD,
            pad_in => GPIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "a50e7eab-d0ff-4d3b-b27a-82821d5ddd6f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "8eec99f4-29a0-46d5-ae21-a00e54e4a614",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "1",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open,
            out_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 1,
            oe_sync_mode => 1,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_3\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => ClockBlock_BUS_CLK,
            out_clock_en => '1',
            out_reset => '0');

    \SPIM_1:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_rx_data\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\);

    \SPIM_1:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_0\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_4\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:rx_status_6\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\,
            main_5 => \SPIM_1:BSPIM:rx_status_4\);

    Net_333:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333,
            main_0 => \Comp_1:Net_1\);

    Net_1536:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1536,
            main_0 => Net_1066,
            main_1 => Net_1005_1,
            main_2 => Net_1005_0);

    Net_1579:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1579,
            main_0 => Net_1066,
            main_1 => Net_1005_1,
            main_2 => Net_1005_0);

    Net_1196:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1196,
            main_0 => Net_1066,
            main_1 => Net_1005_1,
            main_2 => Net_1005_0);

    \SPIS:BSPIS:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_load\,
            main_0 => \SPIS:BSPIS:count_3\,
            main_1 => \SPIS:BSPIS:count_2\,
            main_2 => \SPIS:BSPIS:count_1\,
            main_3 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:byte_complete\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\);

    \SPIS:BSPIS:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_buf_overrun\,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\,
            main_1 => \SPIS:BSPIS:mosi_buf_overrun_fin\);

    Net_2000:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2000,
            main_0 => Net_1876,
            main_1 => \SPIS:BSPIS:miso_from_dp\);

    \SPIS:BSPIS:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_full\,
            main_1 => \SPIS:BSPIS:count_3\,
            main_2 => \SPIS:BSPIS:count_2\,
            main_3 => \SPIS:BSPIS:count_1\,
            main_4 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_status_0\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\,
            main_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_status_4\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

    \SPIS:BSPIS:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_1 * main_5) + (main_2 * main_5) + (main_3 * main_5) + (!main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_to_dp\,
            main_0 => Net_2200,
            main_1 => \SPIS:BSPIS:count_3\,
            main_2 => \SPIS:BSPIS:count_2\,
            main_3 => \SPIS:BSPIS:count_1\,
            main_4 => \SPIS:BSPIS:count_0\,
            main_5 => \SPIS:BSPIS:mosi_tmp\);

    \I2C_1:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_5\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\);

    \I2C_1:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_4\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\);

    \I2C_1:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:Net_643_3\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clk_eq_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:cnt_reset\);

    \SPIM_2:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_rx_data\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\);

    \SPIM_2:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_0\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_4\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:rx_status_6\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\,
            main_5 => \SPIM_2:BSPIM:rx_status_4\);

    Net_2169:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2169,
            main_0 => Net_2163,
            main_1 => Net_2180_1,
            main_2 => Net_2180_0);

    Net_2186:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2186,
            main_0 => Net_2163,
            main_1 => Net_2180_1,
            main_2 => Net_2180_0);

    Net_2187:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2187,
            main_0 => Net_2163,
            main_1 => Net_2180_1,
            main_2 => Net_2180_0);

    Net_2214:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2214,
            main_0 => Net_1876);

    \I2C_2:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_5\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\);

    \I2C_2:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_4\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\);

    \I2C_2:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:Net_643_3\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clk_eq_reg\);

    \I2C_2:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_2:bI2C_UDB:control_7\,
            main_1 => \I2C_2:bI2C_UDB:control_6\,
            main_2 => \I2C_2:bI2C_UDB:control_5\,
            main_3 => \I2C_2:bI2C_UDB:control_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_4\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \SPIM_1:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            load => open,
            enable => \SPIM_1:BSPIM:cnt_enable\,
            count_6 => \SPIM_1:BSPIM:count_6\,
            count_5 => \SPIM_1:BSPIM:count_5\,
            count_4 => \SPIM_1:BSPIM:count_4\,
            count_3 => \SPIM_1:BSPIM:count_3\,
            count_2 => \SPIM_1:BSPIM:count_2\,
            count_1 => \SPIM_1:BSPIM:count_1\,
            count_0 => \SPIM_1:BSPIM:count_0\,
            tc => \SPIM_1:BSPIM:cnt_tc\);

    \I2C_2:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \SPIM_1:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_1:BSPIM:tx_status_4\,
            status_3 => \SPIM_1:BSPIM:load_rx_data\,
            status_2 => \SPIM_1:BSPIM:tx_status_2\,
            status_1 => \SPIM_1:BSPIM:tx_status_1\,
            status_0 => \SPIM_1:BSPIM:tx_status_0\);

    \SPIM_1:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => \SPIM_1:BSPIM:rx_status_6\,
            status_5 => \SPIM_1:BSPIM:rx_status_5\,
            status_4 => \SPIM_1:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM_1:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPIM_1:BSPIM:load_rx_data\,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \EnableBattery:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \EnableBattery:control_7\,
            control_6 => \EnableBattery:control_6\,
            control_5 => \EnableBattery:control_5\,
            control_4 => \EnableBattery:control_4\,
            control_3 => \EnableBattery:control_3\,
            control_2 => \EnableBattery:control_2\,
            control_1 => Net_2635,
            control_0 => Net_2636,
            busclk => ClockBlock_BUS_CLK);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => Net_2475_local,
            out => \Comp_1:Net_1\);

    \GlitchFilter_1:genblk2:Counter0:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00011001",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2475,
            cs_addr_1 => Net_862,
            cs_addr_0 => Net_2134,
            z0_comb => \GlitchFilter_1:counter_done_0\,
            busclk => ClockBlock_BUS_CLK);

    \RpiInterrupts:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000011",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RpiInterrupts:control_7\,
            control_6 => \RpiInterrupts:control_6\,
            control_5 => \RpiInterrupts:control_5\,
            control_4 => \RpiInterrupts:control_4\,
            control_3 => \RpiInterrupts:control_3\,
            control_2 => \RpiInterrupts:control_2\,
            control_1 => Net_890,
            control_0 => Net_889,
            busclk => ClockBlock_BUS_CLK);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2475,
            in => Net_333,
            out => Net_862);

    \Status_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_2134);

    \Control_Reg_SS_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_SS_1:control_7\,
            control_6 => \Control_Reg_SS_1:control_6\,
            control_5 => \Control_Reg_SS_1:control_5\,
            control_4 => \Control_Reg_SS_1:control_4\,
            control_3 => \Control_Reg_SS_1:control_3\,
            control_2 => \Control_Reg_SS_1:control_2\,
            control_1 => Net_1005_1,
            control_0 => Net_1005_0,
            busclk => ClockBlock_BUS_CLK);

    \SPIS:BSPIS:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:tx_load\,
            out => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:mosi_buf_overrun\,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\);

    \SPIS:BSPIS:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock_n => Net_2202,
            reset => Net_1876,
            load => open,
            enable => Net_2214,
            count_6 => \SPIS:BSPIS:count_6\,
            count_5 => \SPIS:BSPIS:count_5\,
            count_4 => \SPIS:BSPIS:count_4\,
            count_3 => \SPIS:BSPIS:count_3\,
            count_2 => \SPIS:BSPIS:count_2\,
            count_1 => \SPIS:BSPIS:count_1\,
            count_0 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\,
            status_1 => \SPIS:BSPIS:tx_status_1\,
            status_0 => \SPIS:BSPIS:tx_status_0\);

    \SPIS:BSPIS:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\,
            status_4 => \SPIS:BSPIS:rx_status_4\,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIS:BSPIS:sR16:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2202,
            cs_addr_2 => Net_2214,
            cs_addr_0 => \SPIS:BSPIS:tx_load\,
            route_si => \SPIS:BSPIS:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:tx_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SPIS:BSPIS:sR16:Dp:u0.ce0__sig\,
            cl0 => \SPIS:BSPIS:sR16:Dp:u0.cl0__sig\,
            z0 => \SPIS:BSPIS:sR16:Dp:u0.z0__sig\,
            ff0 => \SPIS:BSPIS:sR16:Dp:u0.ff0__sig\,
            ce1 => \SPIS:BSPIS:sR16:Dp:u0.ce1__sig\,
            cl1 => \SPIS:BSPIS:sR16:Dp:u0.cl1__sig\,
            z1 => \SPIS:BSPIS:sR16:Dp:u0.z1__sig\,
            ff1 => \SPIS:BSPIS:sR16:Dp:u0.ff1__sig\,
            co_msb => \SPIS:BSPIS:sR16:Dp:u0.co_msb__sig\,
            sol_msb => \SPIS:BSPIS:sR16:Dp:u0.sol_msb__sig\,
            cfbo => \SPIS:BSPIS:sR16:Dp:u0.cfbo__sig\,
            sil => \SPIS:BSPIS:sR16:Dp:u1.sor__sig\,
            cmsbi => \SPIS:BSPIS:sR16:Dp:u1.cmsbo__sig\);

    \SPIS:BSPIS:sR16:Dp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2202,
            cs_addr_2 => Net_2214,
            cs_addr_0 => \SPIS:BSPIS:tx_load\,
            route_si => \SPIS:BSPIS:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:tx_load\,
            so_comb => \SPIS:BSPIS:miso_from_dp\,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SPIS:BSPIS:sR16:Dp:u0.ce0__sig\,
            cl0i => \SPIS:BSPIS:sR16:Dp:u0.cl0__sig\,
            z0i => \SPIS:BSPIS:sR16:Dp:u0.z0__sig\,
            ff0i => \SPIS:BSPIS:sR16:Dp:u0.ff0__sig\,
            ce1i => \SPIS:BSPIS:sR16:Dp:u0.ce1__sig\,
            cl1i => \SPIS:BSPIS:sR16:Dp:u0.cl1__sig\,
            z1i => \SPIS:BSPIS:sR16:Dp:u0.z1__sig\,
            ff1i => \SPIS:BSPIS:sR16:Dp:u0.ff1__sig\,
            ci => \SPIS:BSPIS:sR16:Dp:u0.co_msb__sig\,
            sir => \SPIS:BSPIS:sR16:Dp:u0.sol_msb__sig\,
            cfbi => \SPIS:BSPIS:sR16:Dp:u0.cfbo__sig\,
            sor => \SPIS:BSPIS:sR16:Dp:u1.sor__sig\,
            cmsbo => \SPIS:BSPIS:sR16:Dp:u1.cmsbo__sig\);

    isr_SS_Rise:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1876,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            control_7 => \I2C_1:bI2C_UDB:control_7\,
            control_6 => \I2C_1:bI2C_UDB:control_6\,
            control_5 => \I2C_1:bI2C_UDB:control_5\,
            control_4 => \I2C_1:bI2C_UDB:control_4\,
            control_3 => \I2C_1:bI2C_UDB:control_3\,
            control_2 => \I2C_1:bI2C_UDB:control_2\,
            control_1 => \I2C_1:bI2C_UDB:control_1\,
            control_0 => \I2C_1:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            status_6 => open,
            status_5 => \I2C_1:bI2C_UDB:status_5\,
            status_4 => \I2C_1:bI2C_UDB:status_4\,
            status_3 => \I2C_1:bI2C_UDB:status_3\,
            status_2 => \I2C_1:bI2C_UDB:status_2\,
            status_1 => \I2C_1:bI2C_UDB:status_1\,
            status_0 => \I2C_1:bI2C_UDB:status_0\,
            interrupt => \I2C_1:Net_697\);

    \I2C_1:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_2:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            load => open,
            enable => \SPIM_2:BSPIM:cnt_enable\,
            count_6 => \SPIM_2:BSPIM:count_6\,
            count_5 => \SPIM_2:BSPIM:count_5\,
            count_4 => \SPIM_2:BSPIM:count_4\,
            count_3 => \SPIM_2:BSPIM:count_3\,
            count_2 => \SPIM_2:BSPIM:count_2\,
            count_1 => \SPIM_2:BSPIM:count_1\,
            count_0 => \SPIM_2:BSPIM:count_0\,
            tc => \SPIM_2:BSPIM:cnt_tc\);

    \SPIM_2:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_2:BSPIM:tx_status_4\,
            status_3 => \SPIM_2:BSPIM:load_rx_data\,
            status_2 => \SPIM_2:BSPIM:tx_status_2\,
            status_1 => \SPIM_2:BSPIM:tx_status_1\,
            status_0 => \SPIM_2:BSPIM:tx_status_0\);

    \SPIM_2:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => \SPIM_2:BSPIM:rx_status_6\,
            status_5 => \SPIM_2:BSPIM:rx_status_5\,
            status_4 => \SPIM_2:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM_2:BSPIM:sR16:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\,
            route_si => Net_2545,
            f1_load => \SPIM_2:BSPIM:load_rx_data\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SPIM_2:BSPIM:sR16:Dp:u0.ce0__sig\,
            cl0 => \SPIM_2:BSPIM:sR16:Dp:u0.cl0__sig\,
            z0 => \SPIM_2:BSPIM:sR16:Dp:u0.z0__sig\,
            ff0 => \SPIM_2:BSPIM:sR16:Dp:u0.ff0__sig\,
            ce1 => \SPIM_2:BSPIM:sR16:Dp:u0.ce1__sig\,
            cl1 => \SPIM_2:BSPIM:sR16:Dp:u0.cl1__sig\,
            z1 => \SPIM_2:BSPIM:sR16:Dp:u0.z1__sig\,
            ff1 => \SPIM_2:BSPIM:sR16:Dp:u0.ff1__sig\,
            co_msb => \SPIM_2:BSPIM:sR16:Dp:u0.co_msb__sig\,
            sol_msb => \SPIM_2:BSPIM:sR16:Dp:u0.sol_msb__sig\,
            cfbo => \SPIM_2:BSPIM:sR16:Dp:u0.cfbo__sig\,
            sil => \SPIM_2:BSPIM:sR16:Dp:u1.sor__sig\,
            cmsbi => \SPIM_2:BSPIM:sR16:Dp:u1.cmsbo__sig\);

    \SPIM_2:BSPIM:sR16:Dp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\,
            route_si => Net_2545,
            f1_load => \SPIM_2:BSPIM:load_rx_data\,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SPIM_2:BSPIM:sR16:Dp:u0.ce0__sig\,
            cl0i => \SPIM_2:BSPIM:sR16:Dp:u0.cl0__sig\,
            z0i => \SPIM_2:BSPIM:sR16:Dp:u0.z0__sig\,
            ff0i => \SPIM_2:BSPIM:sR16:Dp:u0.ff0__sig\,
            ce1i => \SPIM_2:BSPIM:sR16:Dp:u0.ce1__sig\,
            cl1i => \SPIM_2:BSPIM:sR16:Dp:u0.cl1__sig\,
            z1i => \SPIM_2:BSPIM:sR16:Dp:u0.z1__sig\,
            ff1i => \SPIM_2:BSPIM:sR16:Dp:u0.ff1__sig\,
            ci => \SPIM_2:BSPIM:sR16:Dp:u0.co_msb__sig\,
            sir => \SPIM_2:BSPIM:sR16:Dp:u0.sol_msb__sig\,
            cfbi => \SPIM_2:BSPIM:sR16:Dp:u0.cfbo__sig\,
            sor => \SPIM_2:BSPIM:sR16:Dp:u1.sor__sig\,
            cmsbo => \SPIM_2:BSPIM:sR16:Dp:u1.cmsbo__sig\);

    \Control_Reg_SS_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_SS_2:control_7\,
            control_6 => \Control_Reg_SS_2:control_6\,
            control_5 => \Control_Reg_SS_2:control_5\,
            control_4 => \Control_Reg_SS_2:control_4\,
            control_3 => \Control_Reg_SS_2:control_3\,
            control_2 => \Control_Reg_SS_2:control_2\,
            control_1 => Net_2180_1,
            control_0 => Net_2180_0,
            busclk => ClockBlock_BUS_CLK);

    isr_SS_Fall:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2214,
            clock => ClockBlock_BUS_CLK);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_2241,
            irq => \PWM_1:Net_54\);

    \PWM_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_2:Net_63\,
            cmp => Net_2313,
            irq => \PWM_2:Net_54\);

    \GPIO_Control_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \GPIO_Control_Reg:control_7\,
            control_6 => \GPIO_Control_Reg:control_6\,
            control_5 => \GPIO_Control_Reg:control_5\,
            control_4 => \GPIO_Control_Reg:control_4\,
            control_3 => Net_2810,
            control_2 => Net_2808,
            control_1 => Net_2806,
            control_0 => Net_2803,
            busclk => ClockBlock_BUS_CLK);

    \GPIO_Status_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_2762,
            status_2 => Net_2761,
            status_1 => Net_2805,
            status_0 => Net_2804);

    \I2C_2:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_2:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            control_7 => \I2C_2:bI2C_UDB:control_7\,
            control_6 => \I2C_2:bI2C_UDB:control_6\,
            control_5 => \I2C_2:bI2C_UDB:control_5\,
            control_4 => \I2C_2:bI2C_UDB:control_4\,
            control_3 => \I2C_2:bI2C_UDB:control_3\,
            control_2 => \I2C_2:bI2C_UDB:control_2\,
            control_1 => \I2C_2:bI2C_UDB:control_1\,
            control_0 => \I2C_2:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            status_6 => open,
            status_5 => \I2C_2:bI2C_UDB:status_5\,
            status_4 => \I2C_2:bI2C_UDB:status_4\,
            status_3 => \I2C_2:bI2C_UDB:status_3\,
            status_2 => \I2C_2:bI2C_UDB:status_2\,
            status_1 => \I2C_2:bI2C_UDB:status_1\,
            status_0 => \I2C_2:bI2C_UDB:status_0\,
            interrupt => \I2C_2:Net_697\);

    \I2C_2:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_25,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_23,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\,
            main_4 => \SPIM_1:BSPIM:mosi_from_dp\,
            main_5 => \SPIM_1:BSPIM:count_4\,
            main_6 => \SPIM_1:BSPIM:count_3\,
            main_7 => \SPIM_1:BSPIM:count_2\,
            main_8 => \SPIM_1:BSPIM:count_1\,
            main_9 => \SPIM_1:BSPIM:count_0\,
            main_10 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_2\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_1\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_0\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:tx_status_1\);

    Net_1066:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1066,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => Net_1066);

    \SPIM_1:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_cond\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:load_cond\);

    \SPIM_1:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:ld_ident\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:cnt_enable\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:cnt_enable\);

    Net_2134:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2134,
            clock_0 => Net_2475,
            main_0 => Net_862,
            main_1 => \GlitchFilter_1:counter_done_0\,
            main_2 => Net_2134);

    \SPIS:BSPIS:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:dpcounter_one_reg\,
            clock_0 => \SPIS:Net_81\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun_fin\,
            clock_0 => \SPIS:Net_81\,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_tmp\,
            clock_0 => Net_2202,
            main_0 => Net_2200);

    \I2C_1:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_1\);

    \I2C_1:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:m_state_4_split\);

    \I2C_1:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_reset\,
            main_4 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2_split\);

    \I2C_1:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0_split\);

    \I2C_1:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_3\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_state_0\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_2\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:Net_1109_1\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\,
            main_8 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_0\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\);

    \I2C_1:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\);

    \I2C_1:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_last_reg\);

    \I2C_1:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_reg\);

    \I2C_1:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_last_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_1:bI2C_UDB:control_7\,
            main_1 => \I2C_1:bI2C_UDB:control_6\,
            main_2 => \I2C_1:bI2C_UDB:control_5\,
            main_3 => \I2C_1:bI2C_UDB:control_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_reset\,
            main_1 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:bus_busy_reg\);

    \I2C_1:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\,
            main_1 => \I2C_1:Net_643_3\);

    \I2C_1:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:Net_643_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:sda_x_wire\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:sda_x_wire\,
            main_1 => \I2C_1:bI2C_UDB:control_4\,
            main_2 => \I2C_1:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_1:bI2C_UDB:m_state_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_3\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2\,
            main_6 => \I2C_1:bI2C_UDB:m_state_1\,
            main_7 => \I2C_1:bI2C_UDB:m_state_0\,
            main_8 => \I2C_1:bI2C_UDB:m_reset\,
            main_9 => \I2C_1:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_1:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_reset\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_1\);

    Net_2162:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2162,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => Net_2162,
            main_1 => \SPIM_2:BSPIM:state_2\,
            main_2 => \SPIM_2:BSPIM:state_1\,
            main_3 => \SPIM_2:BSPIM:state_0\);

    Net_2161:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2161,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => Net_2161,
            main_1 => \SPIM_2:BSPIM:state_2\,
            main_2 => \SPIM_2:BSPIM:state_1\,
            main_3 => \SPIM_2:BSPIM:state_0\,
            main_4 => \SPIM_2:BSPIM:mosi_from_dp\,
            main_5 => \SPIM_2:BSPIM:count_4\,
            main_6 => \SPIM_2:BSPIM:count_3\,
            main_7 => \SPIM_2:BSPIM:count_2\,
            main_8 => \SPIM_2:BSPIM:count_1\,
            main_9 => \SPIM_2:BSPIM:count_0\,
            main_10 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_2\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_1\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_0\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:tx_status_1\);

    Net_2163:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2163,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => Net_2163);

    \SPIM_2:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_cond\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:load_cond\);

    \SPIM_2:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:ld_ident\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:cnt_enable\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:cnt_enable\);

    \I2C_2:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_1\);

    \I2C_2:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:m_state_4_split\);

    \I2C_2:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_reset\,
            main_4 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2_split\);

    \I2C_2:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0_split\);

    \I2C_2:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_3\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_state_0\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_2\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:Net_1109_1\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\,
            main_8 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_0\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\);

    \I2C_2:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\);

    \I2C_2:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_last_reg\);

    \I2C_2:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_reg\);

    \I2C_2:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_last_reg\);

    \I2C_2:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_4\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_reset\,
            main_1 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:bus_busy_reg\);

    \I2C_2:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\,
            main_1 => \I2C_2:Net_643_3\);

    \I2C_2:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:Net_643_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:sda_x_wire\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:sda_x_wire\,
            main_1 => \I2C_2:bI2C_UDB:control_4\,
            main_2 => \I2C_2:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_2:bI2C_UDB:m_state_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_3\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2\,
            main_6 => \I2C_2:bI2C_UDB:m_state_1\,
            main_7 => \I2C_2:bI2C_UDB:m_state_0\,
            main_8 => \I2C_2:bI2C_UDB:m_reset\,
            main_9 => \I2C_2:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_2:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_reset\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_1\);

END __DEFAULT__;
