{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670359801811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670359801821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 14:50:01 2022 " "Processing started: Tue Dec  6 14:50:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670359801821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359801821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359801821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670359802429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670359802429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359807317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359807317 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplier.bdf " "Can't analyze file -- file Multiplier.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359807319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file plus3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Plus3 " "Found entity 1: Plus3" {  } { { "Plus3.bdf" "" { Schematic "U:/CPRE281/Final Project/Plus3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359808046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359808046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newplus3.v 1 1 " "Found 1 design units, including 1 entities, in source file newplus3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newplus3 " "Found entity 1: newplus3" {  } { { "newplus3.v" "" { Text "U:/CPRE281/Final Project/newplus3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359808238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359808238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.bdf" "" { Schematic "U:/CPRE281/Final Project/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359808408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359808408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncersymbol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncersymbol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncerSymbol " "Found entity 1: debouncerSymbol" {  } { { "debouncerSymbol.bdf" "" { Schematic "U:/CPRE281/Final Project/debouncerSymbol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359808482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359808482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final Project/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359809220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359809220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359809965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359809965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "findTwoLargest.v " "Can't analyze file -- file findTwoLargest.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "finalProject_determineLargest.v " "Can't analyze file -- file finalProject_determineLargest.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809969 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Adder_Subtractor.bdf " "Can't analyze file -- file Adder_Subtractor.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder_FourBit.v " "Can't analyze file -- file adder_FourBit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fullAdder.bdf " "Can't analyze file -- file fullAdder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder_4Bit.bdf " "Can't analyze file -- file adder_4Bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809977 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Adder-Subtractor.bdf " "Can't analyze file -- file Adder-Subtractor.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809979 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FA.v " "Can't analyze file -- file FA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359809981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_Project_register " "Found entity 1: final_Project_register" {  } { { "final_Project_register.bdf" "" { Schematic "U:/CPRE281/Final Project/final_Project_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "U:/CPRE281/Final Project/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOneMux " "Found entity 1: twoToOneMux" {  } { { "twoToOneMux.v" "" { Text "U:/CPRE281/Final Project/twoToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810366 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_register_file.bdf " "Can't analyze file -- file final_project_register_file.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359810368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_two_number_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project_two_number_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_two_number_Register " "Found entity 1: final_project_two_number_Register" {  } { { "final_project_two_number_Register.bdf" "" { Schematic "U:/CPRE281/Final Project/final_project_two_number_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810495 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "resetRegister.v " "Can't analyze file -- file resetRegister.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670359810497 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "determineTwoLargest.v(24) " "Verilog HDL Event Control warning at determineTwoLargest.v(24): Event Control contains a complex event expression" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1670359810596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "determinetwolargest.v 1 1 " "Found 1 design units, including 1 entities, in source file determinetwolargest.v" { { "Info" "ISGN_ENTITY_NAME" "1 determineTwoLargest " "Found entity 1: determineTwoLargest" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CPRE281/Final Project/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converttosevenseg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file converttosevenseg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convertToSevenSeg " "Found entity 1: convertToSevenSeg" {  } { { "convertToSevenSeg.bdf" "" { Schematic "U:/CPRE281/Final Project/convertToSevenSeg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359810870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359810870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670359811170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertToSevenSeg convertToSevenSeg:inst2 " "Elaborating entity \"convertToSevenSeg\" for hierarchy \"convertToSevenSeg:inst2\"" {  } { { "Final_Project.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 400 1656 1848 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder convertToSevenSeg:inst2\|seven_seg_decoder:inst1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"convertToSevenSeg:inst2\|seven_seg_decoder:inst1\"" {  } { { "convertToSevenSeg.bdf" "inst1" { Schematic "U:/CPRE281/Final Project/convertToSevenSeg.bdf" { { 288 1256 1368 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newplus3 convertToSevenSeg:inst2\|newplus3:robert " "Elaborating entity \"newplus3\" for hierarchy \"convertToSevenSeg:inst2\|newplus3:robert\"" {  } { { "convertToSevenSeg.bdf" "robert" { Schematic "U:/CPRE281/Final Project/convertToSevenSeg.bdf" { { 104 872 984 216 "robert" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst6 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst6\"" {  } { { "Final_Project.bdf" "inst6" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 416 1304 1432 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start multiplier.v(8) " "Verilog HDL or VHDL warning at multiplier.v(8): object \"start\" assigned a value but never read" {  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670359811630 "|Final_Project|multiplier:inst6"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "multiplier.v(100) " "Verilog HDL warning at multiplier.v(100): ignoring unsupported system task" {  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 100 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1670359811631 "|Final_Project|multiplier:inst6"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "multiplier.v(107) " "Verilog HDL warning at multiplier.v(107): ignoring unsupported system task" {  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 107 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1670359811631 "|Final_Project|multiplier:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_two_number_Register final_project_two_number_Register:inst1 " "Elaborating entity \"final_project_two_number_Register\" for hierarchy \"final_project_two_number_Register:inst1\"" {  } { { "Final_Project.bdf" "inst1" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 416 1096 1272 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_Project_register final_project_two_number_Register:inst1\|final_Project_register:inst " "Elaborating entity \"final_Project_register\" for hierarchy \"final_project_two_number_Register:inst1\|final_Project_register:inst\"" {  } { { "final_project_two_number_Register.bdf" "inst" { Schematic "U:/CPRE281/Final Project/final_project_two_number_Register.bdf" { { 104 512 608 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOneMux final_project_two_number_Register:inst1\|final_Project_register:inst\|twoToOneMux:inst4 " "Elaborating entity \"twoToOneMux\" for hierarchy \"final_project_two_number_Register:inst1\|final_Project_register:inst\|twoToOneMux:inst4\"" {  } { { "final_Project_register.bdf" "inst4" { Schematic "U:/CPRE281/Final Project/final_Project_register.bdf" { { 184 128 240 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determineTwoLargest determineTwoLargest:inst " "Elaborating entity \"determineTwoLargest\" for hierarchy \"determineTwoLargest:inst\"" {  } { { "Final_Project.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 200 568 712 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359811876 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L00 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L00\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811923 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L01 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L01\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811923 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L10 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L10\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L11 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L11\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L200 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L200\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L201 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L201\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L210 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L210\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L211 determineTwoLargest.v(24) " "Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable \"L211\", which holds its previous value in one or more paths through the always construct" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L211 determineTwoLargest.v(304) " "Inferred latch for \"L211\" at determineTwoLargest.v(304)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811925 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L210 determineTwoLargest.v(304) " "Inferred latch for \"L210\" at determineTwoLargest.v(304)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811926 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L201 determineTwoLargest.v(304) " "Inferred latch for \"L201\" at determineTwoLargest.v(304)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811926 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L200 determineTwoLargest.v(304) " "Inferred latch for \"L200\" at determineTwoLargest.v(304)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811926 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L11 determineTwoLargest.v(264) " "Inferred latch for \"L11\" at determineTwoLargest.v(264)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811926 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L10 determineTwoLargest.v(264) " "Inferred latch for \"L10\" at determineTwoLargest.v(264)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811927 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L01 determineTwoLargest.v(264) " "Inferred latch for \"L01\" at determineTwoLargest.v(264)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811927 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L00 determineTwoLargest.v(264) " "Inferred latch for \"L00\" at determineTwoLargest.v(264)" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359811927 "|Final_Project|determineTwoLargest:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier:inst6\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "U:/CPRE281/Final Project/multiplier.v" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670359812560 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670359812560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier:inst6\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359812702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst6\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplier:inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670359812703 ""}  } { { "multiplier.v" "" { Text "U:/CPRE281/Final Project/multiplier.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670359812703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r2t " "Found entity 1: mult_r2t" {  } { { "db/mult_r2t.tdf" "" { Text "U:/CPRE281/Final Project/db/mult_r2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670359812819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359812819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L200 " "Latch determineTwoLargest:inst\|L200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q311 " "Ports D and ENA on the latch are fed by the same signal Q311" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 472 240 416 488 "Q311" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813201 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L201 " "Latch determineTwoLargest:inst\|L201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q311 " "Ports D and ENA on the latch are fed by the same signal Q311" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 472 240 416 488 "Q311" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813201 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L210 " "Latch determineTwoLargest:inst\|L210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q311 " "Ports D and ENA on the latch are fed by the same signal Q311" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 472 240 416 488 "Q311" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813201 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L211 " "Latch determineTwoLargest:inst\|L211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q011 " "Ports D and ENA on the latch are fed by the same signal Q011" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 280 240 416 296 "Q011" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813203 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L00 " "Latch determineTwoLargest:inst\|L00 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q311 " "Ports D and ENA on the latch are fed by the same signal Q311" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 472 240 416 488 "Q311" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813203 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L01 " "Latch determineTwoLargest:inst\|L01 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q311 " "Ports D and ENA on the latch are fed by the same signal Q311" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 472 240 416 488 "Q311" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813203 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L10 " "Latch determineTwoLargest:inst\|L10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q410 " "Ports D and ENA on the latch are fed by the same signal Q410" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 520 240 416 536 "Q410" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813203 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "determineTwoLargest:inst\|L11 " "Latch determineTwoLargest:inst\|L11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q011 " "Ports D and ENA on the latch are fed by the same signal Q011" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 280 240 416 296 "Q011" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670359813203 ""}  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670359813203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HB GND " "Pin \"HB\" is stuck at GND" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 448 1912 2088 464 "HB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670359813317 "|Final_Project|HB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670359813317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670359813366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L200 " "LATCH primitive \"determineTwoLargest:inst\|L200\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L201 " "LATCH primitive \"determineTwoLargest:inst\|L201\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L210 " "LATCH primitive \"determineTwoLargest:inst\|L210\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L211 " "LATCH primitive \"determineTwoLargest:inst\|L211\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L00 " "LATCH primitive \"determineTwoLargest:inst\|L00\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L01 " "LATCH primitive \"determineTwoLargest:inst\|L01\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L10 " "LATCH primitive \"determineTwoLargest:inst\|L10\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "determineTwoLargest:inst\|L11 " "LATCH primitive \"determineTwoLargest:inst\|L11\" is permanently enabled" {  } { { "determineTwoLargest.v" "" { Text "U:/CPRE281/Final Project/determineTwoLargest.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670359813582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670359814410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670359814410 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "St " "No output dependent on input pin \"St\"" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE281/Final Project/Final_Project.bdf" { { 584 88 264 600 "St" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670359814939 "|Final_Project|St"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670359814939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670359814941 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670359814941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670359814941 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670359814941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670359814941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670359815049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 14:50:15 2022 " "Processing ended: Tue Dec  6 14:50:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670359815049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670359815049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670359815049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670359815049 ""}
