// Seed: 2747260372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output wand  id_2,
    output uwire id_3,
    output wire  id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  assign id_4 = 1;
  xor (id_4, id_1, id_5, id_3, id_2);
  module_0(
      id_1, id_5, id_5, id_4, id_4
  );
  assign id_5 = id_2;
endmodule
