output_to circuit_outputs/adder
read_verilog test/EPFL/arithmetic_adder.v
read_testbench test/EPFL/arithmetic_adder_tb.v
parallel on -cpu 10
metric HD
read_liberty config/ssxlib013.lib
sta on
partition 5
blasys -ts 0.01,0.02 -tr 3
