
ƒ
Command: %s
53*	vivadotcl2[
Gsynth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-349
Õ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
1252default:default8@Z8-2507
Ö
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
902default:default8@Z8-2507
×
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
1032default:default8@Z8-2507
Æ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2(
pcie_7x_v1_10_gt_top2default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
2442default:default8@Z8-2507
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 804.129 ; gain = 185.809
2default:default
è
synthesizing module '%s'638*oasys2
mkBridge2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
522default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
SyncWire2default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v2default:default2
312default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 1 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncWire2default:default2
12default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v2default:default2
312default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
BUFG2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
22default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31412default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31482default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31512default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31542default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31572default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31602default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31632default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31662default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
31692default:default8@Z8-4446
Ì
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
32default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
ì
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
clk_gen_pll2default:default2

MMCME2_ADV2default:default2
332default:default2
282default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
32112default:default8@Z8-350
Ä
synthesizing module '%s'638*oasys2!
ResetInverter2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v2default:default2
302default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2!
ResetInverter2default:default2
42default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v2default:default2
302default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
32492default:default8@Z8-4446
¾
synthesizing module '%s'638*oasys2

SyncReset02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v2default:default2
402default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncReset02default:default2
52default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v2default:default2
402default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2

SyncResetA2default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 1 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2default:default2
62default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
À
synthesizing module '%s'638*oasys2
ResetEither2default:default2P
:/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v2default:default2
422default:default8@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetEither2default:default2
72default:default2
12default:default2P
:/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v2default:default2
422default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	SyncFIFO12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v2default:default2
472default:default8@Z8-638
W
%s*synth2H
4	Parameter dataWidth bound to: 601 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
	SyncFIFO12default:default2
82default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v2default:default2
472default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2-
SyncFIFO1__parameterized02default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v2default:default2
472default:default8@Z8-638
W
%s*synth2H
4	Parameter dataWidth bound to: 512 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
SyncFIFO1__parameterized02default:default2
82default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO1.v2default:default2
472default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2 
ddr3_wrapper2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v2default:default2
272default:default8@Z8-638
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
„
synthesizing module '%s'638*oasys2
	ddr3_v2_02default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v2default:default2
692default:default8@Z8-638

synthesizing module '%s'638*oasys2!
ddr3_v2_0_mig2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v2default:default2
742default:default8@Z8-638
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_PER_DM bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MEM_DENSITY bound to: 1Gb - type: string 
2default:default
[
%s*synth2L
8	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
2default:default
\
%s*synth2M
9	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter VDD_OP_VOLT bound to: 150 - type: string 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
Ý
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
2default:default
Ì
synthesizing module '%s'638*oasys2

IDELAYCTRL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2default:default2
92default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2
102default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-256
®
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-638
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
2default:default
Ã
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
832default:default8@Z8-4472
ê
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2
112default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_tempmon2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1262default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1272default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1282default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1292default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1302default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1332default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2142default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2152default:default8@Z8-4472
Æ
synthesizing module '%s'638*oasys2
XADC2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-638
T
%s*synth2E
1	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_DCLK_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
d
%s*synth2U
A	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
2default:default
V
%s*synth2G
3	Parameter INIT_40 bound to: 16'b1000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_41 bound to: 16'b0011111100001111 
2default:default
V
%s*synth2G
3	Parameter INIT_42 bound to: 16'b0000010000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_43 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_44 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_45 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_46 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_47 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_48 bound to: 16'b0000000100000000 
2default:default
V
%s*synth2G
3	Parameter INIT_49 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4A bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4C bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4F bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_50 bound to: 16'b1011010111101101 
2default:default
V
%s*synth2G
3	Parameter INIT_51 bound to: 16'b0101011111100100 
2default:default
V
%s*synth2G
3	Parameter INIT_52 bound to: 16'b1010000101000111 
2default:default
V
%s*synth2G
3	Parameter INIT_53 bound to: 16'b1100101000110011 
2default:default
V
%s*synth2G
3	Parameter INIT_54 bound to: 16'b1010100100111010 
2default:default
V
%s*synth2G
3	Parameter INIT_55 bound to: 16'b0101001011000110 
2default:default
V
%s*synth2G
3	Parameter INIT_56 bound to: 16'b1001010101010101 
2default:default
V
%s*synth2G
3	Parameter INIT_57 bound to: 16'b1010111001001110 
2default:default
V
%s*synth2G
3	Parameter INIT_58 bound to: 16'b0101100110011001 
2default:default
V
%s*synth2G
3	Parameter INIT_59 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5A bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5C bound to: 16'b0101000100010001 
2default:default
V
%s*synth2G
3	Parameter INIT_5D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5F bound to: 16'b0000000000000000 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2default:default2
122default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_tempmon2default:default2
132default:default2
12default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-256
º
synthesizing module '%s'638*oasys23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-638
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
^
%s*synth2O
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter VCO_PERIOD bound to: 1250 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
2default:default
g
%s*synth2X
D	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
2default:default
`
%s*synth2Q
=	Parameter MMCM_MULT_F_MID bound to: 4.000000 - type: float 
2default:default
h
%s*synth2Y
E	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter MMCM_MULT_F bound to: 4.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
2default:default
c
%s*synth2T
@	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
2default:default
Ë
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
^
%s*synth2O
;	Parameter COMPENSATION bound to: INTERNAL - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
142default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
BUFH2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2default:default2
152default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
W
%s*synth2H
4	Parameter BANDWIDTH bound to: HIGH - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter COMPENSATION bound to: BUF_IN - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
152default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
ö
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_infrastructure2default:default2
162default:default2
12default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-256
º
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_memc_ui_top_std2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
Ý
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
®
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_mem_intfc2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
Ý
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHASE_DETECT bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL0 bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL1 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL2 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL3 bound to: 0 - type: integer 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
2default:default
V
%s*synth2G
3	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter CWL_T bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
¤
synthesizing module '%s'638*oasys2'
mig_7series_v2_0_mc2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter nCKE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nWR_CK bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRRD_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nWTR_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRTP_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CL_M bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tXSDLL bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CODE_WIDTH bound to: 64 - type: integer 
2default:default
²
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_rank_mach2default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-638
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
´
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nADD_RRD bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRRD_CLKS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nFAW_CLKS bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter CASWR2CASRD bound to: 13 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASWR2CASRD_CLKS bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CASRD2CASWR bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASRD2CASWR_CLKS bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RTW_CNT_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
É
synthesizing module '%s'638*oasys2
SRLC32E2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
c
%s*synth2T
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E2default:default2
172default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-256
ð
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2
182default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-256
¶
synthesizing module '%s'638*oasys20
mig_7series_v2_0_rank_common2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCKESR_CLKS bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
¿
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 4 - type: integer 
2default:default
”
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
62default:default2
52default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
Ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
62default:default2
42default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
û
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2
192default:default2
12default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
‹
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2
192default:default2
12default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_rank_common2default:default2
202default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_rank_mach2default:default2
212default:default2
12default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-256
²
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_bank_mach2default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nWTP bound to: 15 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
´
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys21
mig_7series_v2_0_bank_compare2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-638
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
col_addr_template_reg2default:default2
162default:default2
142default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
2512default:default8@Z8-3936
ô
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_bank_compare2default:default2
222default:default2
12default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_state2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_state2default:default2
232default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_queue2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_queue2default:default2
242default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
ð
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 7 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2
252default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
¶
synthesizing module '%s'638*oasys20
mig_7series_v2_0_bank_common2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter nRFC_CLKS bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nZQCS_CLKS bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nXSDLL_CLKS bound to: 256 - type: integer 
2default:default
^
%s*synth2O
;	Parameter RFC_ZQ_TIMER_WIDTH bound to: 9 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter THREE bound to: 3 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_bank_common2default:default2
262default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-256
®
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_arb_mux2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
¶
synthesizing module '%s'638*oasys20
mig_7series_v2_0_arb_row_col2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RNK2RNK_DLY_CLKS bound to: 6 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 8 - type: integer 
2default:default
”
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
82default:default2
72default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
Ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
82default:default2
62default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
‹
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2
262default:default2
12default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
grant_pre_r2default:default20
mig_7series_v2_0_arb_row_col2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
1862default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
sending_pre2default:default20
mig_7series_v2_0_arb_row_col2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
1872default:default8@Z8-3848
ò
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_arb_row_col2default:default2
272default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-256
´
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_arb_select2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
2default:default
B
%s*synth23
	Parameter ONE bound to: 1'b1 
2default:default
î
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
ð
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_arb_select2default:default2
282default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_arb_mux2default:default2
292default:default2
12default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_bank_mach2default:default2
302default:default2
12default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-256
«
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02default:default2.
mig_7series_v2_0_bank_mach2default:default2
742default:default2
732default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
6702default:default8@Z8-350
°
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_col_mach2default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
2default:default
V
%s*synth2G
3	Parameter FIFO_WIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RAM_CNT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RAM_WIDTH bound to: 12 - type: integer 
2default:default
È
synthesizing module '%s'638*oasys2
RAM32M2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-638
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2
RAM32M2default:default2
312default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-256
 
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys21
read_fifo.fifo_out_data_r_reg2default:default2
122default:default2
72default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
3962default:default8@Z8-3936
ì
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_col_mach2default:default2
322default:default2
12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2'
mig_7series_v2_0_mc2default:default2
332default:default2
12default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-256
¯
synthesizing module '%s'638*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2­
–/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
Ý
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RD_PATH_REG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
S
%s*synth2D
0	Parameter WRLVL_W bound to: ON - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
2default:default
½
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
Ý
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQ_PER_DQS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PHASE_PER_CLK bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter PHASE_DIV bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default

%s*synth2€
ë	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
2default:default
§
%s*synth2—
‚	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
2default:default
œ
%s*synth2Œ
x	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
2default:default
æ
%s*synth2Ö
Á	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000100000000000001000000000000010000000000001000000000000000000000000000000000000000000000000000001000000000000010000000000100000000000010000 
2default:default
…
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
2default:default
…
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
2default:default
l
%s*synth2]
I	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
2default:default
d
%s*synth2U
A	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter INT_DELAY bound to: 0.479200 - type: float 
2default:default
a
%s*synth2R
>	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MC_OCLK_DELAY bound to: 17.060400 - type: float 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
Æ
synthesizing module '%s'638*oasys2
OBUF2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2default:default2
342default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2
OBUFT2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2default:default2
352default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2
IOBUF_DCIEN2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
132052default:default8@Z8-638
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF_DCIEN2default:default2
362default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
132052default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2!
IOBUFDS_DCIEN2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
130122default:default8@Z8-638
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQS_BIAS bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2!
IOBUFDS_DCIEN2default:default2
372default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
130122default:default8@Z8-256
·
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
Æ
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1112default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1122default:default8@Z8-4472
ó
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
382default:default2
12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
Á
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_02default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13032default:default8@Z8-350
Ç
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2
382default:default2
12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
Á
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_12default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13202default:default8@Z8-350
Á
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_22default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13372default:default8@Z8-350
­
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2¬
•/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
R
%s*synth2C
/	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
2default:default
b
%s*synth2S
?	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHY_CLK_RATIO bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default
…
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
2default:default
_
%s*synth2P
<	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter PHY_0_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
…
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter PHY_1_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter PHY_1_CMD_OFFSET bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default
…
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
2default:default
_
%s*synth2P
<	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter PHY_2_IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
2default:default
\
%s*synth2M
9	Parameter PHY_2_CMD_OFFSET bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter TCK bound to: 2500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter N_LANES bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter RCLK_NEG_EDGE bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter RCLK_POS_EDGE bound to: 3'b111 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
2default:default
o
%s*synth2`
L	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
V
%s*synth2G
3	Parameter DDR_TCK bound to: 2500 - type: integer 
2default:default
c
%s*synth2T
@	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
W
%s*synth2H
4	Parameter PO_S3_TAPS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PI_S2_TAPS bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PO_S2_TAPS bound to: 128 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
k
%s*synth2\
H	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
p
%s*synth2a
M	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
2default:default
q
%s*synth2b
N	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
2default:default
k
%s*synth2\
H	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
2default:default
a
%s*synth2R
>	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
2default:default
P
%s*synth2A
-	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter PO_CIRC_BUF_OFFSET bound to: 410.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
2default:default
f
%s*synth2W
C	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
2default:default
f
%s*synth2W
C	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
2default:default
\
%s*synth2M
9	Parameter PO_DELAY bound to: 3261.375000 - type: float 
2default:default
_
%s*synth2P
<	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PI_OFFSET bound to: -1710.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
2default:default
U
%s*synth2F
2	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
2default:default
b
%s*synth2S
?	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
t
%s*synth2e
Q	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
_
%s*synth2P
<	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b1111 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
X
%s*synth2I
5	Parameter LAST_BANK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b1111 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b1 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2
BUFIO2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2default:default2
392default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-256
³
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: A - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
¹
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 2 - type: integer 
2default:default
Æ
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
972default:default8@Z8-4472
˜
-case statement is not full and has no default155*oasys2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
1102default:default8@Z8-155
õ
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2
402default:default2
12default:default2²
›/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 9 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2
402default:default2
12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2!
PHASER_IN_PHY2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter FREQ_REF_DIV bound to: NONE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter WR_CYCLES bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
`
%s*synth2Q
=	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2!
PHASER_IN_PHY2default:default2
412default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-256
Ð
synthesizing module '%s'638*oasys2"
PHASER_OUT_PHY2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DATA_CTL_N bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OCLK_DELAY bound to: 34 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
PHASER_OUT_PHY2default:default2
422default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
É
synthesizing module '%s'638*oasys2
IN_FIFO2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2
IN_FIFO2default:default2
432default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2
OUT_FIFO2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
]
%s*synth2N
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO2default:default2
442default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-256
»
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2
	ISERDESE22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
U
%s*synth2F
2	Parameter IOBDELAY bound to: IFD - type: string 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22default:default2
452default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2
IDELAYE22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-638
[
%s*synth2L
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 
2default:default
c
%s*synth2T
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
W
%s*synth2H
4	Parameter PIPE_SEL bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SIM_DELAY_D bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2
IDELAYE22default:default2
462default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2
	OSERDESE22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_SRC bound to: TRUE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22default:default2
472default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Û
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized02default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
—
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized02default:default2
472default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2
ODDR2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
_
%s*synth2P
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
482default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2
492default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2
502default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b000111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b000111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2
502default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2
502default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b000111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b000111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2
502default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2
502default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2
502default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2
502default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2
PHY_CONTROL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MULTI_REGION bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SYNC_MODE bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter AO_TOGGLE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK_RATIO bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CMD_OFFSET bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CO_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DI_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DO_DURATION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2default:default2
512default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2

PHASER_REF2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-638
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2default:default2
522default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-256
…
default block is never used226*oasys2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
Þ
merging register '%s' into '%s'3619*oasys2(
B_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7252default:default8@Z8-4471
Þ
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
Þ
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
ñ
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2
532default:default2
12default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1110 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b0000 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
X
%s*synth2I
5	Parameter LAST_BANK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b0000 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b0 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b110010110100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
j
%s*synth2[
G	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
à
synthesizing module '%s'638*oasys22
PHASER_OUT_PHY__parameterized02default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_CTL_N bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OCLK_DELAY bound to: 34 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
œ
%done synthesizing module '%s' (%s#%s)256*oasys22
PHASER_OUT_PHY__parameterized02default:default2
532default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b110010110100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Û
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_CTL bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
—
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized12default:default2
532default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
‹
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2
532default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
È
synthesizing module '%s'638*oasys2
OBUFDS2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2default:default2
542default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-256
ø
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111100110000 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111100110000 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
‹
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized42default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ø
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
‹
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized52default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ø
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
‡
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
„
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ý
synthesizing module '%s'638*oasys2/
PHY_CONTROL__parameterized02default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MULTI_REGION bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SYNC_MODE bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter AO_TOGGLE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK_RATIO bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CMD_OFFSET bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CO_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DI_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DO_DURATION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
PHY_CONTROL__parameterized02default:default2
542default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-256
…
default block is never used226*oasys2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
Þ
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
B_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
Þ
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
B_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
‹
0Net %s in module/entity %s does not have driver.3422*oasys2)
A_pi_dqs_out_of_range2default:default2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
4152default:default8@Z8-3848

%done synthesizing module '%s' (%s#%s)256*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2
542default:default2
12default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized12default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b1111 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
X
%s*synth2I
5	Parameter LAST_BANK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b1111 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b1 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized62default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: A - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized62default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized62default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized62default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized62default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized62default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized72default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001110111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized72default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001110111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized72default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized72default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized72default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized72default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized82default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized82default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized82default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized82default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized82default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized82default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized92default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized92default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter IODELAY_GRP bound to: DDR3_V2_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized92default:default2
542default:default2
12default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized92default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized92default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized92default:default2
542default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
…
default block is never used226*oasys2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
Þ
merging register '%s' into '%s'3619*oasys2(
B_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7252default:default8@Z8-4471
Þ
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
Þ
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471

%done synthesizing module '%s' (%s#%s)256*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized12default:default2
542default:default2
12default:default2°
™/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2
552default:default2
12default:default2¬
•/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-256
¸
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
u_ddr_mc_phy2default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2
862default:default2
852default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-350
û
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2
562default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-256
³
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HP_IO - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
Þ
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
a
%s*synth2R
>	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
2default:default
±
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRBS_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2
572default:default2
12default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-256
±
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-638
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
V
%s*synth2G
3	Parameter VREF bound to: EXTERNAL - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_INC bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM2 bound to: 40 - type: string 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM3 bound to: 40 - type: string 
2default:default
W
%s*synth2H
4	Parameter RTT_NOM_int bound to: 60 - type: string 
2default:default
J
%s*synth2;
'	Parameter BURST4_FLAG bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
2default:default
[
%s*synth2L
8	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 
2default:default
e
%s*synth2V
B	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TWR_CYC bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CNTNEXT_CMD bound to: 7'b1111111 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR2 bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR3 bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR1 bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR0 bound to: 2'b11 
2default:default
P
%s*synth2A
-	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
2default:default
M
%s*synth2>
*	Parameter REG_RC0 bound to: 8'b00000000 
2default:default
M
%s*synth2>
*	Parameter REG_RC1 bound to: 8'b00000001 
2default:default
M
%s*synth2>
*	Parameter REG_RC2 bound to: 8'b00000010 
2default:default
M
%s*synth2>
*	Parameter REG_RC3 bound to: 8'b00000011 
2default:default
M
%s*synth2>
*	Parameter REG_RC4 bound to: 8'b00000100 
2default:default
M
%s*synth2>
*	Parameter REG_RC5 bound to: 8'b00000101 
2default:default
T
%s*synth2E
1	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter REG_RC10 bound to: 8'b10000010 
2default:default
L
%s*synth2=
)	Parameter VREF_ENCODING bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter REG_RC11 bound to: 8'b10000011 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
2default:default
M
%s*synth2>
*	Parameter INIT_IDLE bound to: 6'b000000 
2default:default
V
%s*synth2G
3	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
2default:default
P
%s*synth2A
-	Parameter INIT_LOAD_MR bound to: 6'b000010 
2default:default
U
%s*synth2F
2	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
2default:default
M
%s*synth2>
*	Parameter INIT_ZQCL bound to: 6'b000100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
2default:default
T
%s*synth2E
1	Parameter INIT_WRLVL_START bound to: 6'b000110 
2default:default
S
%s*synth2D
0	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
2default:default
V
%s*synth2G
3	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
2default:default
W
%s*synth2H
4	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
2default:default
\
%s*synth2M
9	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
2default:default
R
%s*synth2C
/	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
2default:default
W
%s*synth2H
4	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
2default:default
Y
%s*synth2J
6	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
2default:default
^
%s*synth2O
;	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
2default:default
]
%s*synth2N
:	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
2default:default
Z
%s*synth2K
7	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
2default:default
R
%s*synth2C
/	Parameter INIT_PRECHARGE bound to: 6'b010100 
2default:default
W
%s*synth2H
4	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
2default:default
M
%s*synth2>
*	Parameter INIT_DONE bound to: 6'b010110 
2default:default
W
%s*synth2H
4	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
2default:default
\
%s*synth2M
9	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
2default:default
P
%s*synth2A
-	Parameter INIT_REFRESH bound to: 6'b011001 
2default:default
U
%s*synth2F
2	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter INIT_REG_WRITE bound to: 6'b011011 
2default:default
W
%s*synth2H
4	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
2default:default
X
%s*synth2I
5	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
2default:default
]
%s*synth2N
:	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
2default:default
R
%s*synth2C
/	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
2default:default
W
%s*synth2H
4	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
2default:default
S
%s*synth2D
0	Parameter INIT_WRCAL_READ bound to: 6'b100011 
2default:default
X
%s*synth2I
5	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
2default:default
[
%s*synth2L
8	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_RDEN bound to: 6'b100111 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_WAIT bound to: 6'b101000 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_READ bound to: 6'b101001 
2default:default
\
%s*synth2M
9	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
2default:default
T
%s*synth2E
1	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
2default:default
Y
%s*synth2J
6	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
2default:default
V
%s*synth2G
3	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
2default:default
[
%s*synth2L
8	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
2default:default
X
%s*synth2I
5	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
2default:default
]
%s*synth2N
:	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
2default:default
W
%s*synth2H
4	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
2default:default
\
%s*synth2M
9	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
2default:default
Z
%s*synth2K
7	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
2default:default
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4902default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4912default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4922default:default8@Z8-4472
È
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4932default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5322default:default8@Z8-4472
Ã
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5332default:default8@Z8-4472
Ì
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
È
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
ƒ
default block is never used226*oasys2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
43742default:default8@Z8-226
˜
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
rdlvl_start_dly0_r_reg2default:default2
162default:default2
152default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10182default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
162default:default2
152default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
›
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
162default:default2
152default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
Ù
merging register '%s' into '%s'3619*oasys2&
calib_cmd_wren_reg2default:default2&
calib_ctl_wren_reg2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33512default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr2_r_reg[1][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr1_r_reg[1][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
ú
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
ï
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
í
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2
582default:default2
12default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-256
³
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COARSE_CNT bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FINE_CNT bound to: 22 - type: integer 
2default:default
K
%s*synth2<
(	Parameter CAL2_IDLE bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter CAL2_READ_WAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
2default:default
R
%s*synth2C
/	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
2default:default
R
%s*synth2C
/	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
2default:default
K
%s*synth2<
(	Parameter CAL2_DONE bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
2default:default
J
%s*synth2;
'	Parameter CAL2_ERR bound to: 4'b1000 
2default:default
–
-case statement is not full and has no default155*oasys2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11152default:default8@Z8-155
ä
merging register '%s' into '%s'3619*oasys2)
rd_mux_sel_r_reg[3:0]2default:default2.
po_stg2_wrcal_cnt_reg[3:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4232default:default8@Z8-4471
å
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
mux_rd_fall3_r2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1812default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
mux_rd_rise3_r2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1832default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
mux_rd_fall2_r2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1802default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
mux_rd_rise2_r2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1822default:default8@Z8-3848
ô
0Net %s in module/entity %s does not have driver.3422*oasys2$
pat_data_match_r2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1842default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2
592default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-256
³
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
902default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
J
%s*synth2;
'	Parameter WL_IDLE bound to: 5'b00000 
2default:default
J
%s*synth2;
'	Parameter WL_INIT bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
2default:default
Y
%s*synth2J
6	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
2default:default
X
%s*synth2I
5	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
2default:default
S
%s*synth2D
0	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
2default:default
X
%s*synth2I
5	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
2default:default
N
%s*synth2?
+	Parameter WL_FINE_INC bound to: 5'b00111 
2default:default
J
%s*synth2;
'	Parameter WL_WAIT bound to: 5'b01000 
2default:default
P
%s*synth2A
-	Parameter WL_EDGE_CHECK bound to: 5'b01001 
2default:default
O
%s*synth2@
,	Parameter WL_DQS_CHECK bound to: 5'b01010 
2default:default
M
%s*synth2>
*	Parameter WL_DQS_CNT bound to: 5'b01011 
2default:default
S
%s*synth2D
0	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
2default:default
S
%s*synth2D
0	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
2default:default
N
%s*synth2?
+	Parameter WL_FINE_DEC bound to: 5'b01110 
2default:default
S
%s*synth2D
0	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
2default:default
O
%s*synth2@
,	Parameter WL_CORSE_INC bound to: 5'b10000 
2default:default
T
%s*synth2E
1	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
2default:default
O
%s*synth2@
,	Parameter WL_CORSE_DEC bound to: 5'b10100 
2default:default
T
%s*synth2E
1	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
2default:default
S
%s*synth2D
0	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
2default:default
U
%s*synth2F
2	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
2default:default
Y
%s*synth2J
6	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
2default:default
T
%s*synth2E
1	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
2default:default
X
%s*synth2I
5	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
2default:default
W
%s*synth2H
4	Parameter COARSE_TAPS bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter REDO_COARSE bound to: 2 - type: integer 
2default:default
•
-case statement is not full and has no default155*oasys2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
7972default:default8@Z8-155
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[1][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[2][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[3][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[4][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[5][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[6][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
å
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[7][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[0][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[1][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[2][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[3][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[4][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[5][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[6][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ä
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[7][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
ç
merging register '%s' into '%s'3619*oasys2+
dqs_wl_po_en_stg2_c_reg2default:default2/
dqs_wl_po_stg2_c_incdec_reg2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
6282default:default8@Z8-4471
ï
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrlvl2default:default2
602default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
902default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2>
*mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay2default:default2»
¤/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
682default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TAP_CNT bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter TAP_DEC bound to: 29 - type: integer 
2default:default
å
merging register '%s' into '%s'3619*oasys2$
po_en_stg2_c_reg2default:default2(
po_stg2_c_incdec_reg2default:default2»
¤/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
1622default:default8@Z8-4471
‡
%done synthesizing module '%s' (%s#%s)256*oasys2>
*mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay2default:default2
612default:default2
12default:default2»
¤/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
682default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
S
%s*synth2D
0	Parameter TAP_CNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WAIT_CNT bound to: 15 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MINUS_32 bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter OCAL_IDLE bound to: 5'b00000 
2default:default
T
%s*synth2E
1	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_SEL bound to: 5'b00010 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 
2default:default
T
%s*synth2E
1	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_DEC bound to: 5'b00101 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG3_WAIT bound to: 5'b00110 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG3_CALC bound to: 5'b00111 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_INC bound to: 5'b01000 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_SEL bound to: 5'b01010 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG2_WAIT bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_INC bound to: 5'b01100 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_DEC bound to: 5'b01101 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 
2default:default
P
%s*synth2A
-	Parameter OCAL_NEXT_DQS bound to: 5'b01111 
2default:default
T
%s*synth2E
1	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 
2default:default
U
%s*synth2F
2	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 
2default:default
U
%s*synth2F
2	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 
2default:default
L
%s*synth2=
)	Parameter OCAL_DONE bound to: 5'b10100 
2default:default

-case statement is not full and has no default155*oasys2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-155
ú
merging register '%s' into '%s'3619*oasys2$
rd_active_r3_reg2default:default2A
-gen_pat_match_div2.pat_data_match_valid_r_reg2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
4342default:default8@Z8-4471

0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_fall32default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
1712default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_rise32default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
1702default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_fall22default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
1692default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_rise22default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
1682default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2
622default:default2
12default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_ddr_phy_dqs_found_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter RST_POSTWAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter RST_POSTWAIT1 bound to: 4'b0010 
2default:default
J
%s*synth2;
'	Parameter RST_WAIT bound to: 4'b0011 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_INIT bound to: 4'b0100 
2default:default
J
%s*synth2;
'	Parameter FINE_INC bound to: 4'b0101 
2default:default
O
%s*synth2@
,	Parameter FINE_INC_WAIT bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
2default:default
P
%s*synth2A
-	Parameter DETECT_PREWAIT bound to: 4'b1000 
2default:default
Q
%s*synth2B
.	Parameter DETECT_DQSFOUND bound to: 4'b1001 
2default:default
L
%s*synth2=
)	Parameter PRECH_WAIT bound to: 4'b1010 
2default:default
J
%s*synth2;
'	Parameter FINE_DEC bound to: 4'b1011 
2default:default
O
%s*synth2@
,	Parameter FINE_DEC_WAIT bound to: 4'b1100 
2default:default
R
%s*synth2C
/	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
2default:default
L
%s*synth2=
)	Parameter FINAL_WAIT bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_DONE bound to: 4'b1111 
2default:default
Ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
2052default:default8@Z8-4472
Ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
2062default:default8@Z8-4472
Ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
2072default:default8@Z8-4472
‡
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2:
&mig_7series_v2_0_ddr_phy_dqs_found_cal2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
1312default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_ddr_phy_dqs_found_cal2default:default2
632default:default2
12default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v2default:default2
792default:default8@Z8-256
³
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
Y
%s*synth2J
6	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter SR_VALID_DELAY bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PIPE_WAIT_CNT bound to: 18 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
2default:default
M
%s*synth2>
*	Parameter CAL1_IDLE bound to: 6'b000000 
2default:default
U
%s*synth2F
2	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
2default:default
Y
%s*synth2J
6	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
2default:default
S
%s*synth2D
0	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
2default:default
T
%s*synth2E
1	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
2default:default
Q
%s*synth2B
.	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
2default:default
M
%s*synth2>
*	Parameter CAL1_DONE bound to: 6'b001111 
2default:default
\
%s*synth2M
9	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
2default:default
]
%s*synth2N
:	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
2default:default
Z
%s*synth2K
7	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
2default:default
R
%s*synth2C
/	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
2default:default
R
%s*synth2C
/	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
2default:default
Y
%s*synth2J
6	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
2default:default
S
%s*synth2D
0	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
2default:default
W
%s*synth2H
4	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
2default:default
X
%s*synth2I
5	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
2default:default
–
-case statement is not full and has no default155*oasys2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-155
è
merging register '%s' into '%s'3619*oasys22
cal1_cnt_cpt_timing_r_reg[3:0]2default:default2)
rd_mux_sel_r_reg[3:0]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
5862default:default8@Z8-4471
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_fall32default:default22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
3582default:default8@Z8-3848
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_rise32default:default22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
3572default:default8@Z8-3848
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_fall22default:default22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
3562default:default8@Z8-3848
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
rd_data_rise22default:default22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
3552default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2
642default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-256
½
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_phy_prbs_rdlvl2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PRBS_IDLE bound to: 6'b000000 
2default:default
U
%s*synth2F
2	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
2default:default
T
%s*synth2E
1	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
2default:default
P
%s*synth2A
-	Parameter PRBS_DEC_DQS bound to: 6'b000011 
2default:default
U
%s*synth2F
2	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
2default:default
P
%s*synth2A
-	Parameter PRBS_INC_DQS bound to: 6'b000101 
2default:default
U
%s*synth2F
2	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
2default:default
R
%s*synth2C
/	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
2default:default
R
%s*synth2C
/	Parameter PRBS_TAP_CHECK bound to: 6'b001000 
2default:default
Q
%s*synth2B
.	Parameter PRBS_NEXT_DQS bound to: 6'b001001 
2default:default
X
%s*synth2I
5	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 
2default:default
M
%s*synth2>
*	Parameter PRBS_DONE bound to: 6'b001011 
2default:default
Z
%s*synth2K
7	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 
2default:default
š
-case statement is not full and has no default155*oasys2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-155
ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_phy_prbs_rdlvl2default:default2
652default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
792default:default8@Z8-256
·
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TEMP_HYST bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HYST_OFFSET bound to: 40 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND1_OFFSET bound to: 2218 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND2_OFFSET bound to: 2316 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND3_OFFSET bound to: 2592 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND4_OFFSET bound to: 2885 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 
2default:default
D
%s*synth25
!	Parameter INIT bound to: 2'b00 
2default:default
D
%s*synth25
!	Parameter IDLE bound to: 2'b01 
2default:default
F
%s*synth27
#	Parameter UPDATE bound to: 2'b10 
2default:default
D
%s*synth25
!	Parameter WAIT bound to: 2'b11 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2
662default:default2
12default:default2±
š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2
672default:default2
12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-256
ë
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2
682default:default2
12default:default2­
–/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_mem_intfc2default:default2
692default:default2
12default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-256
¤
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_top2default:default2§
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter REG_CTRL bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 6 - type: integer 
2default:default
¤
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_cmd2default:default2§
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_cmd2default:default2
702default:default2
12default:default2§
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-256
­
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 48 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 288 - type: integer 
2default:default
‘
-case statement is not full and has no default155*oasys2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3422default:default8@Z8-155
‘
-case statement is not full and has no default155*oasys2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-155
ê
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy1_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2652default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy2_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1812default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy3_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2672default:default8@Z8-4471
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2
712default:default2
12default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-256
­
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 258 - type: integer 
2default:default
À
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3212default:default8@Z8-4472
‘
-case statement is not full and has no default155*oasys2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-155
€
merging register '%s' into '%s'3619*oasys2>
*not_strict_mode.app_rd_data_valid_copy_reg2default:default29
%not_strict_mode.app_rd_data_valid_reg2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3802default:default8@Z8-4471
é
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2
722default:default2
12default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_top2default:default2
732default:default2
12default:default2§
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-256
ð
0Net %s in module/entity %s does not have driver.3422*oasys2
error2default:default24
 mig_7series_v2_0_memc_ui_top_std2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v2default:default2
3822default:default8@Z8-3848
ö
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_memc_ui_top_std2default:default2
742default:default2
12default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v2default:default2
722default:default8@Z8-256
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_p2default:default2!
ddr3_v2_0_mig2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v2default:default2
5792default:default8@Z8-3848
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_n2default:default2!
ddr3_v2_0_mig2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v2default:default2
5802default:default8@Z8-3848
Ë
0Net %s in module/entity %s does not have driver.3422*oasys2!
device_temp_i2default:default2!
ddr3_v2_0_mig2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v2default:default2
5832default:default8@Z8-3848
É
%done synthesizing module '%s' (%s#%s)256*oasys2!
ddr3_v2_0_mig2default:default2
752default:default2
12default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0_mig.v2default:default2
742default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2
	ddr3_v2_02default:default2
762default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_v2_0.v2default:default2
692default:default8@Z8-256
È
0Net %s in module/entity %s does not have driver.3422*oasys2!
app_sr_active2default:default2 
ddr3_wrapper2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v2default:default2
712default:default8@Z8-3848
Æ
0Net %s in module/entity %s does not have driver.3422*oasys2
app_ref_ack2default:default2 
ddr3_wrapper2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v2default:default2
732default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2

app_zq_ack2default:default2 
ddr3_wrapper2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v2default:default2
752default:default8@Z8-3848
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2 
ddr3_wrapper2default:default2
772default:default2
12default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ddr3_wrapper.v2default:default2
272default:default8@Z8-256
õ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
152default:default2
	ddr3_addr2default:default2
142default:default2 
ddr3_wrapper2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
33142default:default8@Z8-689
ì
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	ddr3_ctrl2default:default2 
ddr3_wrapper2default:default2
392default:default2
332default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
32942default:default8@Z8-350
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
33292default:default8@Z8-4446
¾
synthesizing module '%s'638*oasys2

MakeReset02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v2default:default2
402default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeReset02default:default2
782default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v2default:default2
402default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
FIFO22default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 605 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ð
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22default:default2
792default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized02default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 512 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized02default:default2
792default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
33612default:default8@Z8-4446
¸
synthesizing module '%s'638*oasys2
Counter2default:default2L
6/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v2default:default2
472default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter init bound to: 32'b00000000000000000000000000000000 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
Counter2default:default2
802default:default2
12default:default2L
6/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/Counter.v2default:default2
472default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 0 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized02default:default2
802default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 81 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized12default:default2
802default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2'
mkPCIEtoBNoCSceMi_42default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
652default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2 
mkTLPArbiter2default:default2S
=/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v2default:default2
412default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized22default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 153 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized22default:default2
802default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2 
mkTLPArbiter2default:default2
812default:default2
12default:default2S
=/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v2default:default2
412default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized32default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized32default:default2
812default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized42default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 96 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized42default:default2
812default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized52default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 30 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized52default:default2
812default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2#
mkTLPDispatcher2default:default2V
@/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v2default:default2
412default:default8@Z8-638
†
%done synthesizing module '%s' (%s#%s)256*oasys2#
mkTLPDispatcher2default:default2
822default:default2
12default:default2V
@/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v2default:default2
412default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized62default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized62default:default2
822default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
	SizedFIFO2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
582default:default8@Z8-638
S
%s*synth2D
0	Parameter p1width bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter p2depth bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter p3cntr_width bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter p2depth2 bound to: 30 - type: integer 
2default:default
ô
&Detected and applied attribute %s = %s3620*oasys2
	RAM_STYLE2default:default2
DISTRIBUTED2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
892default:default8@Z8-4472
º
-case statement is not full and has no default155*oasys2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
1442default:default8@Z8-155
º
-case statement is not full and has no default155*oasys2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
2012default:default8@Z8-155
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2default:default2
832default:default2
12default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
582default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized72default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 9 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized72default:default2
832default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
BRAM22default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
302default:default8@Z8-638
H
%s*synth29
%	Parameter PIPELINED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 98 - type: integer 
2default:default
K
%s*synth2<
(	Parameter MEMSIZE bound to: 6'b100000 
2default:default
ê
&Detected and applied attribute %s = %s3620*oasys2
	RAM_STYLE2default:default2
BLOCK2default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
642default:default8@Z8-4472
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
BRAM22default:default2
842default:default2
12default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
302default:default8@Z8-256
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38152default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38382default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38612default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38842default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39082default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39312default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39532default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39752default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39982default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40222default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40452default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40672default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40902default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41142default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41382default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41612default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53082default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53322default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53562default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
56622default:default8@Z8-3536
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2'
mkPCIEtoBNoCSceMi_42default:default2
852default:default2
12default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
652default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
	MakeClock2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
432default:default8@Z8-638
F
%s*synth27
#	Parameter initVal bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter initGate bound to: 1'b1 
2default:default
è
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
682default:default8@Z8-4472
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
	MakeClock2default:default2
862default:default2
12default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
432default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34802default:default8@Z8-4446
Ø
synthesizing module '%s'638*oasys2*
mkSceMiUInt32Parameter2default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
N
%s*synth2?
+	Parameter n bound to: -1 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2*
mkSceMiUInt32Parameter2default:default2
872default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34832default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized02default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 0 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized02default:default2
872default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34862default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34892default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
O
%s*synth2@
,	Parameter n bound to: 100 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized12default:default2
872default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34922default:default8@Z8-4446
Ü
synthesizing module '%s'638*oasys2,
mkSceMiLinkTypeParameter2default:default2_
I/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v2default:default2
282default:default8@Z8-638
K
%s*synth2<
(	Parameter link_type bound to: 4'b0111 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2,
mkSceMiLinkTypeParameter2default:default2
882default:default2
12default:default2_
I/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v2default:default2
282default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34952default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
34982default:default8@Z8-4446
Ø
synthesizing module '%s'638*oasys2*
mkSceMiUInt64Parameter2default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v2default:default2
282default:default8@Z8-638
€
%s*synth2q
]	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2*
mkSceMiUInt64Parameter2default:default2
892default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v2default:default2
282default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35012default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35042default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized22default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 8 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized22default:default2
892default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2!
ClockInverter2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v2default:default2
302default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2!
ClockInverter2default:default2
902default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v2default:default2
302default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2

MakeResetA2default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeResetA2default:default2
912default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35412default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35442default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35472default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35502default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35532default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35562default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35592default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35622default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35652default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
35682default:default8@Z8-4446
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized12default:default2
912default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
ñ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2$
scemi_clkgen_pll2default:default2

MMCME2_ADV2default:default2
332default:default2
282default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36102default:default8@Z8-350
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36482default:default8@Z8-4446
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 2 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized12default:default2
912default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36572default:default8@Z8-4446
¼
synthesizing module '%s'638*oasys2
	SyncBit052default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v2default:default2
432default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	SyncBit052default:default2
922default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v2default:default2
432default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36652default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36732default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
36812default:default8@Z8-4446
ð
synthesizing module '%s'638*oasys2 
mkDutWrapper2default:default2
i/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v2default:default2
462default:default8@Z8-638
ä
synthesizing module '%s'638*oasys2
mkProc2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
462default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2
	mkCsrFile2default:default2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
452default:default8@Z8-638
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
2682default:default8@Z8-4446
¼
synthesizing module '%s'638*oasys2
	RevertReg2default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v2default:default2
302default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	RevertReg2default:default2
932default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/RevertReg.v2default:default2
302default:default8@Z8-256
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
2822default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
2892default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
3032default:default8@Z8-4446
ü
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
3102default:default8@Z8-4446
»
merging register '%s' into '%s'3619*oasys20
toHostFifo_deqReq_ehrReg_reg2default:default22
toHostFifo_clearReq_ehrReg_reg2default:default2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
4702default:default8@Z8-4471
¦
%done synthesizing module '%s' (%s#%s)256*oasys2
	mkCsrFile2default:default2
942default:default2
12default:default2|
f/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkCsrFile.v2default:default2
452default:default8@Z8-256
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39372default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39502default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39562default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39682default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39742default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
39872default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40012default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40082default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40222default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40292default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40432default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40572default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40642default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40782default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40852default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
40992default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41132default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41202default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41342default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41412default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41552default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41692default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41762default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41902default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
41972default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42112default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42252default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42322default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42462default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42532default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42672default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42802default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42862default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
42982default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43042default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43162default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43292default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43422default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43482default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43602default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43662default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43792default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
43932default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44002default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44142default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44212default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44352default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44492default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44562default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44702default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44772default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
44912default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45052default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45122default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45262default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45332default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45472default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45602default:default8@Z8-4446
ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
45662default:default8@Z8-4446
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
ó
synthesizing module '%s'638*oasys2!
mkBypassRFile2default:default2€
j/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBypassRFile.v2default:default2
412default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys2!
mkBypassRFile2default:default2
952default:default2
12default:default2€
j/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBypassRFile.v2default:default2
412default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2!
module_decode2default:default2€
j/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_decode.v2default:default2
302default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys2!
module_decode2default:default2
962default:default2
12default:default2€
j/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_decode.v2default:default2
302default:default8@Z8-256
î
synthesizing module '%s'638*oasys2
module_exec2default:default2~
h/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_exec.v2default:default2
352default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2

module_alu2default:default2}
g/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_alu.v2default:default2
322default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys2

module_alu2default:default2
972default:default2
12default:default2}
g/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_alu.v2default:default2
322default:default8@Z8-256
ð
synthesizing module '%s'638*oasys2 
module_aluBr2default:default2
i/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_aluBr.v2default:default2
322default:default8@Z8-638
¬
%done synthesizing module '%s' (%s#%s)256*oasys2 
module_aluBr2default:default2
982default:default2
12default:default2
i/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_aluBr.v2default:default2
322default:default8@Z8-256
û
synthesizing module '%s'638*oasys2%
module_brAddrCalc2default:default2„
n/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_brAddrCalc.v2default:default2
382default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2%
module_brAddrCalc2default:default2
992default:default2
12default:default2„
n/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_brAddrCalc.v2default:default2
382default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2
module_exec2default:default2
1002default:default2
12default:default2~
h/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_exec.v2default:default2
352default:default8@Z8-256
–
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
80912default:default8@Z8-3536
–
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
89062default:default8@Z8-3536
¬
merging register '%s' into '%s'3619*oasys2)
d2r_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
109902default:default8@Z8-4471
³
merging register '%s' into '%s'3619*oasys21
dMem_hitQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
78352default:default8@Z8-4471
²
merging register '%s' into '%s'3619*oasys2/
dMem_hitQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
110872default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys24
 dMem_memReqQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
79482default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys22
dMem_memReqQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
110972default:default8@Z8-4471
·
merging register '%s' into '%s'3619*oasys25
!dMem_memRespQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
80562default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys23
dMem_memRespQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
111072default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys23
ddr3ReqFifo_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
81782default:default8@Z8-4471
´
merging register '%s' into '%s'3619*oasys21
ddr3ReqFifo_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
111782default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys24
 ddr3RespFifo_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
82352default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys22
ddr3RespFifo_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
111882default:default8@Z8-4471
Ë
merging register '%s' into '%s'3619*oasys29
%ddr3RespFifo_enqReq_ehrReg_reg[512:0]2default:default2:
&dMem_memRespQ_enqReq_ehrReg_reg[512:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
111922default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2+
e2m_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
82952default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2)
e2m_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
111982default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2+
f2d_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
83662default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2)
f2d_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
116402default:default8@Z8-4471
¸
merging register '%s' into '%s'3619*oasys20
f2d_enqReq_ehrReg_reg[140:0]2default:default20
d2r_enqReq_ehrReg_reg[140:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
116672default:default8@Z8-4471
³
merging register '%s' into '%s'3619*oasys21
iMem_hitQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
86542default:default8@Z8-4471
²
merging register '%s' into '%s'3619*oasys2/
iMem_hitQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
117372default:default8@Z8-4471
Â
merging register '%s' into '%s'3619*oasys25
!iMem_hitQ_enqReq_ehrReg_reg[32:0]2default:default25
!dMem_hitQ_enqReq_ehrReg_reg[32:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
117412default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys24
 iMem_memReqQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
87672default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys22
iMem_memReqQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
117472default:default8@Z8-4471
É
merging register '%s' into '%s'3619*oasys29
%iMem_memReqQ_enqReq_ehrReg_reg[560:0]2default:default29
%dMem_memReqQ_enqReq_ehrReg_reg[560:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
86922default:default8@Z8-4471
·
merging register '%s' into '%s'3619*oasys25
!iMem_memRespQ_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
88752default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys23
iMem_memRespQ_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
117572default:default8@Z8-4471
Ë
merging register '%s' into '%s'3619*oasys2:
&iMem_memRespQ_enqReq_ehrReg_reg[512:0]2default:default2:
&dMem_memRespQ_enqReq_ehrReg_reg[512:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
87982default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2+
m2w_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
90002default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2)
m2w_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
118282default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys2/
m2w_enqReq_ehrReg_reg[90:0]2default:default2/
e2m_enqReq_ehrReg_reg[90:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
118322default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2+
r2e_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
90652default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2)
r2e_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
118662default:default8@Z8-4471
½
merging register '%s' into '%s'3619*oasys2;
'wideMems_reqFifos_0_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
92392default:default8@Z8-4471
¼
merging register '%s' into '%s'3619*oasys29
%wideMems_reqFifos_0_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
119982default:default8@Z8-4471
Ð
merging register '%s' into '%s'3619*oasys2@
,wideMems_reqFifos_0_enqReq_ehrReg_reg[560:0]2default:default29
%dMem_memReqQ_enqReq_ehrReg_reg[560:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
91562default:default8@Z8-4471
½
merging register '%s' into '%s'3619*oasys2;
'wideMems_reqFifos_1_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
93532default:default8@Z8-4471
¼
merging register '%s' into '%s'3619*oasys29
%wideMems_reqFifos_1_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
120092default:default8@Z8-4471
Ð
merging register '%s' into '%s'3619*oasys2@
,wideMems_reqFifos_1_enqReq_ehrReg_reg[560:0]2default:default29
%dMem_memReqQ_enqReq_ehrReg_reg[560:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
92702default:default8@Z8-4471
¼
merging register '%s' into '%s'3619*oasys2:
&wideMems_reqSource_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
94092default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys28
$wideMems_reqSource_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
120202default:default8@Z8-4471
¾
merging register '%s' into '%s'3619*oasys2<
(wideMems_respFifos_0_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
95302default:default8@Z8-4471
½
merging register '%s' into '%s'3619*oasys2:
&wideMems_respFifos_0_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
120312default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2A
-wideMems_respFifos_0_enqReq_ehrReg_reg[512:0]2default:default2:
&dMem_memRespQ_enqReq_ehrReg_reg[512:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
94532default:default8@Z8-4471
¾
merging register '%s' into '%s'3619*oasys2<
(wideMems_respFifos_1_clearReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
96382default:default8@Z8-4471
½
merging register '%s' into '%s'3619*oasys2:
&wideMems_respFifos_1_deqReq_ehrReg_reg2default:default2+
d2r_clearReq_ehrReg_reg2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
120422default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2A
-wideMems_respFifos_1_enqReq_ehrReg_reg[512:0]2default:default2:
&dMem_memRespQ_enqReq_ehrReg_reg[512:0]2default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
95692default:default8@Z8-4471
Š
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2R
>SEL_ARR_SEL_ARR_wideMems_reqFifos_0_data_0_065_ETC___d1153_reg2default:default2
322default:default2
302default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
57352default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2P
<CASE_wideMems_reqFifos_0_deqP_0_wideMems_reqFi_ETC__q121_reg2default:default2
322default:default2
302default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
165272default:default8@Z8-3936
‰
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2P
<CASE_wideMems_reqFifos_1_deqP_0_wideMems_reqFi_ETC__q122_reg2default:default2
322default:default2
302default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
165392default:default8@Z8-3936
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
mkProc2default:default2
1012default:default2
12default:default2y
c/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkProc.v2default:default2
462default:default8@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys2 
mkDutWrapper2default:default2
1022default:default2
12default:default2
i/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkDutWrapper.v2default:default2
462default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
MakeResetA__parameterized02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 6 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized22default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 6 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized22default:default2
1022default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
MakeResetA__parameterized02default:default2
1022default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2!
SyncHandshake2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v2default:default2
412default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter delayreturn bound to: 1'b0 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2!
SyncHandshake2default:default2
1032default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v2default:default2
412default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	SyncPulse2default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v2default:default2
472default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	SyncPulse2default:default2
1042default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v2default:default2
472default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized82default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 19 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized82default:default2
1042default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	ProbeHook2default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v2default:default2
392default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	ProbeHook2default:default2
1052default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v2default:default2
392default:default8@Z8-256
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized32default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 1 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized32default:default2
1052default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
SyncFIFO2default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
U
%s*synth2F
2	Parameter dataWidth bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO2default:default2
1062default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized32default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 3 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized32default:default2
1062default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2
FIFOL12default:default2K
5/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v2default:default2
532default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 32 - type: integer 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFOL12default:default2
1072default:default2
12default:default2K
5/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v2default:default2
532default:default8@Z8-256
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized42default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 3 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized42default:default2
1072default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized02default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
V
%s*synth2G
3	Parameter dataWidth bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized02default:default2
1072default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
V
%s*synth2G
3	Parameter dataWidth bound to: 74 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 3 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized12default:default2
1072default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized52default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 2 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized52default:default2
1072default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized22default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
W
%s*synth2H
4	Parameter dataWidth bound to: 537 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized22default:default2
1072default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
MakeResetA__parameterized12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 4 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized42default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 4 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized42default:default2
1072default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2.
MakeResetA__parameterized12default:default2
1072default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
Ž
synthesizing module '%s'638*oasys2*
xilinx_v7_pcie_wrapper2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
82default:default8@Z8-638
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_pipe_clock2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
I
%s*synth2:
&	Parameter REFCLK_SEL bound to: 1'b0 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1332default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1342default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1362default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1372default:default8@Z8-4472
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized22default:default2
1072default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
mmcm_i2default:default2

MMCME2_ADV2default:default2
332default:default2
322default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
2642default:default8@Z8-350
È
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
1082default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_pipe_clock2default:default2
1092default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
662default:default8@Z8-256
ý
synthesizing module '%s'638*oasys2!
pcie_7x_v1_102default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
632default:default8@Z8-638
Z
%s*synth2K
7	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
2default:default
Y
%s*synth2J
6	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
2default:default
P
%s*synth2A
-	Parameter CFG_REV_ID bound to: 8'b00000000 
2default:default
a
%s*synth2R
>	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
2default:default
\
%s*synth2M
9	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_pcie_top2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v2default:default2
612default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
š
synthesizing module '%s'638*oasys2/
pcie_7x_v1_10_axi_basic_top2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v2default:default2
672default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_axi_basic_rx2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_rx_pipeline2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_rx_pipeline2default:default2
1102default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v2default:default2
692default:default8@Z8-256
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_rx_null_gen2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN_PACKET bound to: 1 - type: integer 
2default:default
õ
default block is never used226*oasys2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
2452default:default8@Z8-226
ç
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_rx_null_gen2default:default2
1112default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
702default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_axi_basic_rx2default:default2
1122default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v2default:default2
692default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_axi_basic_tx2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_tx_pipeline2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_tx_pipeline2default:default2
1132default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v2default:default2
702default:default8@Z8-256
¬
synthesizing module '%s'638*oasys28
$pcie_7x_v1_10_axi_basic_tx_thrtl_ctl2default:default2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
2default:default
`
%s*synth2Q
=	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
2default:default
M
%s*synth2>
*	Parameter LINKSTATE_L0 bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
2default:default
W
%s*synth2H
4	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
2default:default
Y
%s*synth2J
6	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
2default:default
Q
%s*synth2B
.	Parameter PM_ENTER_L1 bound to: 8'b00100000 
2default:default
M
%s*synth2>
*	Parameter POWERSTATE_D0 bound to: 2'b00 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter THROTTLE bound to: 1 - type: integer 
2default:default
ö
default block is never used226*oasys2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
5702default:default8@Z8-226
é
%done synthesizing module '%s' (%s#%s)256*oasys28
$pcie_7x_v1_10_axi_basic_tx_thrtl_ctl2default:default2
1142default:default2
12default:default2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
702default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_axi_basic_tx2default:default2
1152default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v2default:default2
692default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys2/
pcie_7x_v1_10_axi_basic_top2default:default2
1162default:default2
12default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2)
pcie_7x_v1_10_pcie_7x2default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
622default:default8@Z8-638
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
 
synthesizing module '%s'638*oasys22
pcie_7x_v1_10_pcie_bram_top_7x2default:default2œ
…/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter MPS_BYTES bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BYTES_TX bound to: 16080 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_TX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_TX bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_RX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_RX bound to: 4 - type: integer 
2default:default
š
synthesizing module '%s'638*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_pcie_bram_7x2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
U
%s*synth2F
2	Parameter ADDR_MSB bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter D_MSB bound to: 15 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_LSB bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_MSB bound to: 17 - type: integer 
2default:default
O
%s*synth2@
,	Parameter DPW bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
T
%s*synth2E
1	Parameter WE_WIDTH bound to: 2 - type: integer 
2default:default
Ú
synthesizing module '%s'638*oasys2"
BRAM_TDP_MACRO2default:default2g
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-638
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_A bound to: 7'b0010010 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_B bound to: 7'b0010010 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: FAST - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
2default:default
V
%s*synth2G
3	Parameter WRITEA_P bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter WRITEB_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READA_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READB_P bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_a bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_b bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter rd_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter rd_width_b bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_b bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEB_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_A bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_B bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widthb bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widthb bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter sim_device_pm bound to: 7SERIES - type: string 
2default:default
Ê
synthesizing module '%s'638*oasys2
RAMB36E12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
333542default:default8@Z8-638
Z
%s*synth2K
7	Parameter EN_ECC_READ bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
RAMB36E12default:default2
1172default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
333542default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2"
BRAM_TDP_MACRO2default:default2
1182default:default2
12default:default2g
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_pcie_bram_7x2default:default2
1192default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v2default:default2
622default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2
1202default:default2
12default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
642default:default8@Z8-256
Ý
%done synthesizing module '%s' (%s#%s)256*oasys22
pcie_7x_v1_10_pcie_bram_top_7x2default:default2
1212default:default2
12default:default2œ
…/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v2default:default2
712default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2
PCIE_2_12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213832default:default8@Z8-638
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
PCIE_2_12default:default2
1222default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213832default:default8@Z8-256
†
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2
TRNTD2default:default2
1282default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
11442default:default8@Z8-689
…
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
TRNTREM2default:default2
22default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
11452default:default8@Z8-689
†
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2
TRNRD2default:default2
1282default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
13602default:default8@Z8-689
…
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
TRNRREM2default:default2
22default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
13612default:default8@Z8-689
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v1_10_pcie_7x2default:default2
1232default:default2
12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
622default:default8@Z8-256
¤
synthesizing module '%s'638*oasys24
 pcie_7x_v1_10_pcie_pipe_pipeline2default:default2ž
‡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v2default:default2
622default:default8@Z8-638
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
œ
synthesizing module '%s'638*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
622default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2
1242default:default2
12default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
622default:default8@Z8-256
œ
synthesizing module '%s'638*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
622default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2
1252default:default2
12default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
622default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys24
 pcie_7x_v1_10_pcie_pipe_pipeline2default:default2
1262default:default2
12default:default2ž
‡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v2default:default2
622default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_pcie_top2default:default2
1272default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v2default:default2
612default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2(
pcie_7x_v1_10_gt_top2default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
612default:default8@Z8-638
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_gt_rx_valid_filter_7x2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
612default:default8@Z8-638
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter EIOS_DET_IDL bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR0 bound to: 5'b00100 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR1 bound to: 5'b01000 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_DONE bound to: 5'b10000 
2default:default
N
%s*synth2?
+	Parameter EIOS_COM bound to: 8'b10111100 
2default:default
N
%s*synth2?
+	Parameter EIOS_IDL bound to: 8'b01111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_COM bound to: 8'b10111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_FTS bound to: 8'b00111100 
2default:default
P
%s*synth2A
-	Parameter USER_RXVLD_IDL bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter USER_RXVLD_EI bound to: 4'b0010 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
2default:default
‡
-case statement is not full and has no default155*oasys2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
1892default:default8@Z8-155
ç
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_gt_rx_valid_filter_7x2default:default2
1282default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
612default:default8@Z8-256
™
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_pipe_wrapper2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
1572default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter TXEQ_FS bound to: 6'b101000 
2default:default
K
%s*synth2<
(	Parameter TXEQ_LF bound to: 6'b001111 
2default:default
a
%s*synth2R
>	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
2default:default
²
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
3412default:default8@Z8-4472
²
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
3422default:default8@Z8-4472
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_pipe_reset2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
662default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
P
%s*synth2A
-	Parameter CFG_WAIT_MAX bound to: 6'b111111 
2default:default
\
%s*synth2M
9	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter FSM_IDLE bound to: 5'b00000 
2default:default
O
%s*synth2@
,	Parameter FSM_CFG_WAIT bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter FSM_CPLLRESET bound to: 5'b00010 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X16_START bound to: 5'b00011 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
2default:default
O
%s*synth2@
,	Parameter FSM_CPLLLOCK bound to: 5'b00101 
2default:default
J
%s*synth2;
'	Parameter FSM_DRP bound to: 5'b00110 
2default:default
N
%s*synth2?
+	Parameter FSM_GTRESET bound to: 5'b00111 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X20_START bound to: 5'b01010 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
2default:default
P
%s*synth2A
-	Parameter FSM_RESETDONE bound to: 5'b01101 
2default:default
N
%s*synth2?
+	Parameter FSM_CPLL_PD bound to: 5'b01110 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_START bound to: 5'b01111 
2default:default
R
%s*synth2C
/	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1172default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1182default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1192default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1202default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1212default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1222default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1232default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1242default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1252default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1262default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1282default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1292default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1302default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1312default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1322default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1332default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1342default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1352default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1362default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1372default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1452default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1462default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1472default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1482default:default8@Z8-4472
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_pipe_reset2default:default2
1292default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
662default:default8@Z8-256
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_qpll_reset2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
652default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
^
%s*synth2O
;	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1002default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1012default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1022default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1032default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1042default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1052default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1062default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1082default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1092default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1102default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1112default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1122default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1132default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1142default:default8@Z8-4472
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_qpll_reset2default:default2
1302default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
652default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_user2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter RXVALID_MAX bound to: 4'b1111 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
H
%s*synth29
%	Parameter FSM_IDLE bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter FSM_RESETOVRD bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter FSM_RESET_INIT bound to: 2'b10 
2default:default
I
%s*synth2:
&	Parameter FSM_RESET bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1282default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1292default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1302default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1312default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1322default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1332default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1342default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1352default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1362default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1372default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1382default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1392default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1402default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1412default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1422default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1442default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1452default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1462default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1472default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1482default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1492default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1502default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1512default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1522default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1532default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1542default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1552default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1562default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1572default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1582default:default8@Z8-4472
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_user2default:default2
1312default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
662default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_rate2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
662default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter FSM_PLL_PU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_DRP_START bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FSM_PLL_PD bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_DONE bound to: 28 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
2default:default
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1282default:default8@Z8-4472
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
‰
found unpartitioned %s node3665*oasys2
	construct2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
4362default:default8@Z8-4512
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_rate2default:default2
1322default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
662default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_sync2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
712default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
2default:default
Q
%s*synth2B
.	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_START bound to: 6'b000100 
2default:default
T
%s*synth2E
1	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
2default:default
R
%s*synth2C
/	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
2default:default
Ú
merging register '%s' into '%s'3619*oasys26
"rxsync_fsm_disable.rxsync_done_reg2default:default22
rxsync_fsm_disable.rxdlyen_reg2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
6122default:default8@Z8-4471
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_sync2default:default2
1332default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
712default:default8@Z8-256

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_pipe_drp2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v2default:default2
662default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter INDEX_MAX bound to: 5'b10101 
2default:default
Y
%s*synth2J
6	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
2default:default
U
%s*synth2F
2	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
2default:default
U
%s*synth2F
2	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
2default:default
Y
%s*synth2J
6	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
2default:default
\
%s*synth2M
9	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
2default:default
Y
%s*synth2J
6	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
2default:default
\
%s*synth2M
9	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
2default:default
T
%s*synth2E
1	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
2default:default
T
%s*synth2E
1	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
2default:default
W
%s*synth2H
4	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
2default:default
[
%s*synth2L
8	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
2default:default
Y
%s*synth2J
6	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
2default:default
\
%s*synth2M
9	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
2default:default
U
%s*synth2F
2	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
2default:default
U
%s*synth2F
2	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
2default:default
a
%s*synth2R
>	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
2default:default
]
%s*synth2N
:	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
2default:default
]
%s*synth2N
:	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
2default:default
a
%s*synth2R
>	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
2default:default
d
%s*synth2U
A	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
2default:default
a
%s*synth2R
>	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
2default:default
h
%s*synth2Y
E	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
2default:default
d
%s*synth2U
A	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
2default:default
\
%s*synth2M
9	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
2default:default
\
%s*synth2M
9	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
2default:default
_
%s*synth2P
<	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
2default:default
_
%s*synth2P
<	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
2default:default
c
%s*synth2T
@	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
2default:default
d
%s*synth2U
A	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
2default:default
]
%s*synth2N
:	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
2default:default
^
%s*synth2O
;	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
2default:default
^
%s*synth2O
;	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
2default:default
e
%s*synth2V
B	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
2default:default
e
%s*synth2V
B	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
2default:default
`
%s*synth2Q
=	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
2default:default
`
%s*synth2Q
=	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
2default:default
e
%s*synth2V
B	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
2default:default
d
%s*synth2U
A	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
2default:default
a
%s*synth2R
>	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
2default:default
_
%s*synth2P
<	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
2default:default
_
%s*synth2P
<	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
2default:default
g
%s*synth2X
D	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
2default:default
g
%s*synth2X
D	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
2default:default
e
%s*synth2V
B	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
2default:default
h
%s*synth2Y
E	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
2default:default
h
%s*synth2Y
E	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
2default:default
_
%s*synth2P
<	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_LOAD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_READ bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_RRDY bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_WRITE bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_WRDY bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_DONE bound to: 6 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_pipe_drp2default:default2
1342default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v2default:default2
662default:default8@Z8-256

synthesizing module '%s'638*oasys2)
pcie_7x_v1_10_pipe_eq2default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RXEQ_LF bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_00 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_01 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_02 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_03 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_04 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_05 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_06 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_07 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_08 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_09 bound to: 6'b001101 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_10 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
2default:default
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_rxeq_scan2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v2default:default2
652default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
h
%s*synth2Y
E	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
2default:default
J
%s*synth2;
'	Parameter FSM_IDLE bound to: 4'b0001 
2default:default
L
%s*synth2=
)	Parameter FSM_PRESET bound to: 4'b0010 
2default:default
N
%s*synth2?
+	Parameter FSM_CONVERGE bound to: 4'b0100 
2default:default
U
%s*synth2F
2	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
l
%s*synth2]
I	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_rxeq_scan2default:default2
1352default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v2default:default2
652default:default8@Z8-256
æ
default block is never used226*oasys2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
4002default:default8@Z8-226
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v1_10_pipe_eq2default:default2
1362default:default2
12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
662default:default8@Z8-256

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_qpll_drp2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v2default:default2
662default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b11 
2default:default
J
%s*synth2;
'	Parameter INDEX_MAX bound to: 3'b110 
2default:default
U
%s*synth2F
2	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
2default:default
R
%s*synth2C
/	Parameter ADDR_CRSCODE bound to: 8'b10001000 
2default:default
`
%s*synth2Q
=	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
2default:default
c
%s*synth2T
@	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
2default:default
X
%s*synth2I
5	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
2default:default
^
%s*synth2O
;	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
2default:default
i
%s*synth2Z
F	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
2default:default
l
%s*synth2]
I	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
2default:default
i
%s*synth2Z
F	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
i
%s*synth2Z
F	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
2default:default
a
%s*synth2R
>	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
_
%s*synth2P
<	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
2default:default
^
%s*synth2O
;	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
O
%s*synth2@
,	Parameter FSM_IDLE bound to: 9'b000000001 
2default:default
O
%s*synth2@
,	Parameter FSM_LOAD bound to: 9'b000000010 
2default:default
O
%s*synth2@
,	Parameter FSM_READ bound to: 9'b000000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RRDY bound to: 9'b000001000 
2default:default
P
%s*synth2A
-	Parameter FSM_WRITE bound to: 9'b000010000 
2default:default
O
%s*synth2@
,	Parameter FSM_WRDY bound to: 9'b000100000 
2default:default
O
%s*synth2@
,	Parameter FSM_DONE bound to: 9'b001000000 
2default:default
T
%s*synth2E
1	Parameter FSM_QPLLRESET bound to: 9'b010000000 
2default:default
S
%s*synth2D
0	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_qpll_drp2default:default2
1372default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v2default:default2
662default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_qpll_wrapper2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
O
%s*synth2@
,	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
2default:default
‡
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
2default:default
Í
synthesizing module '%s'638*oasys2 
GTXE2_COMMON2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
87692default:default8@Z8-638
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 3.0 - type: string 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
2default:default
d
%s*synth2U
A	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
2default:default
b
%s*synth2S
?	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
2default:default
S
%s*synth2D
0	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
2default:default
V
%s*synth2G
3	Parameter COMMON_CFG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
2default:default
J
%s*synth2;
'	Parameter QPLL_LPF bound to: 4'b1101 
2default:default
Y
%s*synth2J
6	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
2default:default
‡
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
2default:default
P
%s*synth2A
-	Parameter QPLL_CP bound to: 10'b0000011111 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
[
%s*synth2L
8	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2 
GTXE2_COMMON2default:default2
1382default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
87692default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_qpll_wrapper2default:default2
1392default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v2default:default2
662default:default8@Z8-256
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_gt_wrapper2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OUT_DIV bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK25_DIV bound to: 4 - type: integer 
2default:default
H
%s*synth29
%	Parameter CLKMUX_PD bound to: 1'b1 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
I
%s*synth2:
&	Parameter OOBCLK_SEL bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
2default:default
•
%s*synth2…
q	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
2default:default
 
%s*synth2
|	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
2default:default
 
%s*synth2
|	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2!
GTXE2_CHANNEL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
80962default:default8@Z8-638
a
%s*synth2R
>	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
2default:default
b
%s*synth2S
?	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
2default:default
V
%s*synth2G
3	Parameter RXBUF_EN bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RXSLIDE_MODE bound to: PMA - type: string 
2default:default
c
%s*synth2T
@	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
2default:default
b
%s*synth2S
?	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
2default:default
a
%s*synth2R
>	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 3.0 - type: string 
2default:default
W
%s*synth2H
4	Parameter TXBUF_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
2default:default
d
%s*synth2U
A	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
Y
%s*synth2J
6	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RX_CLKMUX_PD bound to: 1'b1 
2default:default
[
%s*synth2L
8	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter TERM_RCAL_OVRD bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter TX_CLKMUX_PD bound to: 1'b1 
2default:default
P
%s*synth2A
-	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter UCODEER_CLR bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
2default:default
W
%s*synth2H
4	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
2default:default
Y
%s*synth2J
6	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
2default:default
`
%s*synth2Q
=	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
2default:default
V
%s*synth2G
3	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
2default:default
W
%s*synth2H
4	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
2default:default
Y
%s*synth2J
6	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
2default:default
Z
%s*synth2K
7	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
2default:default
U
%s*synth2F
2	Parameter RX_OS_CFG bound to: 13'b0000010000000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
\
%s*synth2M
9	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
2default:default
X
%s*synth2I
5	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
2default:default
X
%s*synth2I
5	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
W
%s*synth2H
4	Parameter TXPH_CFG bound to: 16'b0000011110000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
2default:default
Q
%s*synth2B
.	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter PMA_RSV3 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter RX_CM_SEL bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
2default:default
d
%s*synth2U
A	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
c
%s*synth2T
@	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
2default:default
b
%s*synth2S
?	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
2default:default
_
%s*synth2P
<	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
2default:default
M
%s*synth2>
*	Parameter GEARBOX_MODE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter RX_CM_TRIM bound to: 3'b010 
2default:default
O
%s*synth2@
,	Parameter SATA_BURST_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter SATA_EIDLE_VAL bound to: 3'b100 
2default:default
S
%s*synth2D
0	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
2default:default
a
%s*synth2R
>	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV bound to: 99456 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PMA_RSV4 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TST_RSV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
2default:default
W
%s*synth2H
4	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
2default:default
U
%s*synth2F
2	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
2default:default
N
%s*synth2?
+	Parameter ES_PRESCALE bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXBUFRESET_TIME bound to: 5'b00001 
2default:default
V
%s*synth2G
3	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXISCANRESET_TIME bound to: 5'b00001 
2default:default
R
%s*synth2C
/	Parameter RXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPMARESET_TIME bound to: 5'b00011 
2default:default
P
%s*synth2A
-	Parameter TERM_RCAL_CFG bound to: 5'b10000 
2default:default
R
%s*synth2C
/	Parameter TXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter TXPMARESET_TIME bound to: 5'b00011 
2default:default
M
%s*synth2>
*	Parameter TX_DEEMPH0 bound to: 5'b10100 
2default:default
M
%s*synth2>
*	Parameter TX_DEEMPH1 bound to: 5'b01011 
2default:default
N
%s*synth2?
+	Parameter ES_CONTROL bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
2default:default
Q
%s*synth2B
.	Parameter RX_BUFFER_CFG bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter RX_DDI_SEL bound to: 6'b000000 
2default:default
W
%s*synth2H
4	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
2default:default
N
%s*synth2?
+	Parameter RXOOB_CFG bound to: 7'b0000110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
‘
%s*synth2
m	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
2default:default
œ
%s*synth2Œ
x	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
œ
%s*synth2Œ
x	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default

%s*synth2
y	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
2default:default
Y
%s*synth2J
6	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
2default:default
U
%s*synth2F
2	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
2default:default
U
%s*synth2F
2	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
2default:default
Q
%s*synth2B
.	Parameter RXDLY_LCFG bound to: 9'b000110000 
2default:default
Q
%s*synth2B
.	Parameter TXDLY_LCFG bound to: 9'b000110000 
2default:default
[
%s*synth2L
8	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
2default:default
[
%s*synth2L
8	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
2default:default
[
%s*synth2L
8	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
2default:default
S
%s*synth2D
0	Parameter ES_PMA_CFG bound to: 10'b0000000000 
2default:default
\
%s*synth2M
9	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RXOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MAX_COM bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MIN_COM bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TXOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2!
GTXE2_CHANNEL2default:default2
1402default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
80962default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_gt_wrapper2default:default2
1412default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v2default:default2
662default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_pipe_wrapper2default:default2
1422default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
1572default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2(
pcie_7x_v1_10_gt_top2default:default2
1432default:default2
12default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
612default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2!
pcie_7x_v1_102default:default2
1442default:default2
12default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
632default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2#
pcie_7x_v1_10_i2default:default2!
pcie_7x_v1_102default:default2
1682default:default2
1652default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
2842default:default8@Z8-350
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2*
xilinx_v7_pcie_wrapper2default:default2
1452default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
82default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized92default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 22 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized92default:default2
1452default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2*
FIFO2__parameterized102default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2*
FIFO2__parameterized102default:default2
1452default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized32default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized32default:default2
1452default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
ø
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2+
scemi_scemi_clkgen_mmcm2default:default2

MMCME2_ADV2default:default2
332default:default2
302default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
45052default:default8@Z8-350
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized62default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 4 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized62default:default2
1452default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2
IBUFDS_GTE22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-638
W
%s*synth2H
4	Parameter CLKCM_CFG bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22default:default2
1462default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized32default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
V
%s*synth2G
3	Parameter dataWidth bound to: 18 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized32default:default2
1462default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
È
synthesizing module '%s'638*oasys2
IBUFDS2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2default:default2
1472default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-256
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
70992default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
71222default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
71452default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
75192default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
75522default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
76212default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
78542default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
81972default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
82442default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
82672default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
82902default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
83132default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
83452default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
83692default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
83942default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
84182default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
84432default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
86222default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
86712default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
87022default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
87222default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
87492default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
88872default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
89552default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
89802default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
90032default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
90262default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
90942default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
93092default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
94042default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
97852default:default8@Z8-3536
˜
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
99222default:default8@Z8-3536
™
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
100052default:default8@Z8-3536
á
merging register '%s' into '%s'3619*oasys2@
,scemi_dut_softrst_req_inport_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
55932default:default8@Z8-4471
Ú
merging register '%s' into '%s'3619*oasys29
%scemi_fromhost_inport_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
59292default:default8@Z8-4471
Õ
merging register '%s' into '%s'3619*oasys24
 scemi_mem_inport_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
57642default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys2:
&scemi_shutdown_ctrl_in_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
60502default:default8@Z8-4471
¥
%done synthesizing module '%s' (%s#%s)256*oasys2
mkBridge2default:default2
1482default:default2
12default:default2{
e/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/mkBridge.v2default:default2
522default:default8@Z8-256
™
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2

DDR3_A[14]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[7]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[6]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[5]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[4]2default:default2
02default:defaultZ8-3917

%s*synth2
yFinished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1216.988 ; gain = 598.668
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
Ù
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2

auxout_clk2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
à
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2%
idelayctrl_refclk2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[959]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[958]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[957]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[956]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[951]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[950]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[949]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[948]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[943]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[942]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[941]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[940]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[935]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[934]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[933]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[932]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[927]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[926]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[925]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[924]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[919]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[918]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[917]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[916]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[911]2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
^
-Analyzing %s Unisim elements for replacement
17*netlist2
3302default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
­
Loading clock regions from %s
13*device2v
b/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
§
)Loading package pin functions from %s...
17*device2e
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
«
Loading package from %s
16*device2z
f/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml2default:defaultZ21-16
œ
Loading io standards from %s
15*device2f
R/opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
¨
+Loading device configuration modes from %s
14*device2d
P/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
Ð
™Could not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
SLEW2default:default2ô
Ýddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf	2default:default2
SLEW2default:default2
Vivado2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6762default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
®
Parsing XDC File [%s]
179*designutils2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:defaultZ20-179
ô
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
‚
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
Ê
Deriving generated clocks
2*timing2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:202default:default2
00:00:122default:default2
2063.7232default:default2
25.0082default:defaultZ17-268
·
Finished Parsing XDC File [%s]
178*designutils2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:defaultZ20-178
Û
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default8Z38-3
é
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default8Z38-3

ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2.
.Xil/mkBridge_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
®
!Unisim Transformation Summary:
%s111*project2ñ
Ü  A total of 168 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 96 instances
2default:defaultZ1-111
³
%s*synth2£
ŽFinished Loading Part and Timing Information : Time (s): cpu = 00:03:23 ; elapsed = 00:03:38 . Memory (MB): peak = 2075.727 ; gain = 1457.406
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
·
%s*synth2§
’Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:03:51 . Memory (MB): peak = 2075.727 ; gain = 1457.406
2default:default
Ÿ
%s*synth2
{Finished RTL Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:03:51 . Memory (MB): peak = 2075.727 ; gain = 1457.406
2default:default
ˆ
merging register '%s' into '%s'3619*oasys2:
&xadc_supplied_temperature.xadc_den_reg2default:default2B
.xadc_supplied_temperature.sample_timer_clr_reg2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2862default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2.
rcd_timer_gt_2.end_rcd_reg2default:default27
#rcd_timer_gt_2.rcd_timer_r_reg[0:0]2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
2832default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2.
rcd_timer_gt_2.end_rcd_reg2default:default27
#rcd_timer_gt_2.rcd_timer_r_reg[0:0]2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
2832default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2.
rcd_timer_gt_2.end_rcd_reg2default:default27
#rcd_timer_gt_2.rcd_timer_r_reg[0:0]2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
2832default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2.
rcd_timer_gt_2.end_rcd_reg2default:default27
#rcd_timer_gt_2.rcd_timer_r_reg[0:0]2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
2832default:default8@Z8-4471
‡
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
‡
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
‡
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
‡
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[1].phy_address_reg[27:14]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]2default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44712default:default2
1002default:defaultZ17-14
Š
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-3537
Š
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2·
 /opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-3537
ƒ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-3537
ƒ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
25622default:default8@Z8-3537
‡
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-3537
‡
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-3537
þ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-3537
þ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2«
”/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-3537
­
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
42322default:default8@Z8-3537
Î
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2}
g/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/vlog_dut/module_alu.v2default:default2
512default:default8@Z8-3537
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
ø
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2µ
ž/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¸
¡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
grant_pre_r2default:default20
mig_7series_v2_0_arb_row_col2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
1862default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
sending_pre2default:default20
mig_7series_v2_0_arb_row_col2default:default2´
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
1872default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2³
œ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
ü
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2¯
˜/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
RAM_reg2default:default2
52default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
RAM_reg2default:defaultZ8-3971
Ô
!inferring latch for variable '%s'327*oasys2$
current_gate_reg2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
1282default:default8@Z8-327
‘
¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
fifoMem_reg2default:default2
12default:defaultZ8-3969
£
$decloning instance '%s' (%s) to '%s'223*oasys2
_unnamed__12default:default2
SyncWire2default:default2'
scemi_wIsOutOfReset2default:defaultZ8-223
²
$decloning instance '%s' (%s) to '%s'223*oasys2%
clk_gen_pll_reset2default:default2!
ResetInverter2default:default2+
scemi_pcie_ep_sys_reset2default:defaultZ8-223
Û
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2G
3scemi_dut_dut_prb_control_control_in_nocResetUClock2default:defaultZ8-223
Ù
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2E
1scemi_dut_dut_prb_control_data_out_nocResetUClock2default:defaultZ8-223
Ó
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2?
+scemi_dut_softrst_req_inport_nocResetUClock2default:defaultZ8-223
Õ
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2A
-scemi_dut_softrst_resp_outport_nocResetUClock2default:defaultZ8-223
Ç
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default23
scemi_fifoRxData_sCrosseddReset2default:defaultZ8-223
Ì
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default28
$scemi_fromhost_inport_nocResetUClock2default:defaultZ8-223
Ç
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default23
scemi_mem_inport_nocResetUClock2default:defaultZ8-223
Í
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default29
%scemi_shutdown_ctrl_in_nocResetUClock2default:defaultZ8-223
Î
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2:
&scemi_shutdown_ctrl_out_nocResetUClock2default:defaultZ8-223
Ë
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default27
#scemi_tohost_outport_nocResetUClock2default:defaultZ8-223
Ç
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_sCrosseddReset2default:default2

SyncReset02default:default23
scemi_fifoRxData_dCrossedsReset2default:defaultZ8-223
º
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_rstgen_inv_rstn2default:default2

SyncReset02default:default2)
scemi_rstgen_inv_rstn2default:defaultZ8-223
È
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCombinedReset2default:default2
ResetEither2default:default23
scemi_fifoRxData_sCombinedReset2default:defaultZ8-223
È
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_sCombinedReset2default:default2
ResetEither2default:default23
scemi_fifoRxData_dCombinedReset2default:defaultZ8-223
¶
$decloning instance '%s' (%s) to '%s'223*oasys20
scemi_clk_port_rstgen_rstgen2default:default2

MakeReset02default:default2'
scemi_rstgen_rstgen2default:defaultZ8-223
Û
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2/
scemi_clk_port_param_dutyHi2default:defaultZ8-223
Ú
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2.
scemi_clk_port_param_phase2default:defaultZ8-223
ô
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2H
4scemi_dut_dut_prb_control_control_in_param_channelId2default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2F
2scemi_dut_dut_prb_control_data_out_param_channelId2default:defaultZ8-223
ó
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2G
3scemi_dut_dut_prb_control_dutclkctrl_param_clockNum2default:defaultZ8-223
ç
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2H
4scemi_dut_dut_prb_control_control_in_param_link_type2default:defaultZ8-223
å
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2F
2scemi_dut_dut_prb_control_data_out_param_link_type2default:defaultZ8-223
ç
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2H
4scemi_dut_dut_prb_control_dutclkctrl_param_link_type2default:defaultZ8-223
ß
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2@
,scemi_dut_softrst_req_inport_param_link_type2default:defaultZ8-223
á
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2B
.scemi_dut_softrst_resp_outport_param_link_type2default:defaultZ8-223
Ø
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default29
%scemi_fromhost_inport_param_link_type2default:defaultZ8-223
Ó
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default24
 scemi_mem_inport_param_link_type2default:defaultZ8-223
È
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2)
scemi_param_link_type2default:defaultZ8-223
Ù
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2:
&scemi_shutdown_ctrl_in_param_link_type2default:defaultZ8-223
Ú
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2;
'scemi_shutdown_ctrl_out_param_link_type2default:defaultZ8-223
×
$decloning instance '%s' (%s) to '%s'223*oasys22
scemi_clk_port_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default28
$scemi_tohost_outport_param_link_type2default:defaultZ8-223
Í
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_param_ratioDen2default:default2*
mkSceMiUInt64Parameter2default:default21
scemi_clk_port_param_ratioNum2default:defaultZ8-223
»
$decloning instance '%s' (%s) to '%s'223*oasys21
scemi_clk_port_rstgen_inv_clk2default:default2!
ClockInverter2default:default2(
scemi_rstgen_inv_clk2default:defaultZ8-223
Š
$decloning instance '%s' (%s) to '%s'223*oasys2W
Cscemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_deqReq_virtual_reg_12default:defaultZ8-223
Š
$decloning instance '%s' (%s) to '%s'223*oasys2W
Cscemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_enqReq_virtual_reg_12default:defaultZ8-223
Š
$decloning instance '%s' (%s) to '%s'223*oasys2W
Cscemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_deqReq_virtual_reg_22default:defaultZ8-223
Š
$decloning instance '%s' (%s) to '%s'223*oasys2W
Cscemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/csrf/toHostFifo_enqReq_virtual_reg_22default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/d2r_deqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/d2r_enqReq_virtual_reg_12default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Q
=scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_clearReq_virtual_reg_02default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2O
;scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_deqReq_virtual_reg_12default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2O
;scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_enqReq_virtual_reg_12default:defaultZ8-223
ý
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2T
@scemi_dut_dut_dutIfc_m_dut/m/dMem_memReqQ_clearReq_virtual_reg_02default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/dMem_memReqQ_deqReq_virtual_reg_12default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/dMem_memReqQ_enqReq_virtual_reg_12default:defaultZ8-223
þ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/dMem_memRespQ_clearReq_virtual_reg_02default:defaultZ8-223
ü
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2S
?scemi_dut_dut_dutIfc_m_dut/m/dMem_memRespQ_deqReq_virtual_reg_12default:defaultZ8-223
ü
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2S
?scemi_dut_dut_dutIfc_m_dut/m/dMem_memRespQ_enqReq_virtual_reg_12default:defaultZ8-223
ü
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2S
?scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_clearReq_virtual_reg_02default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Q
=scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_deqReq_virtual_reg_12default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Q
=scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_enqReq_virtual_reg_12default:defaultZ8-223
ý
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2T
@scemi_dut_dut_dutIfc_m_dut/m/ddr3RespFifo_clearReq_virtual_reg_02default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/ddr3RespFifo_deqReq_virtual_reg_12default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/ddr3RespFifo_enqReq_virtual_reg_12default:defaultZ8-223
ô
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2K
7scemi_dut_dut_dutIfc_m_dut/m/e2m_clearReq_virtual_reg_02default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/e2m_deqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/e2m_enqReq_virtual_reg_12default:defaultZ8-223
ô
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2K
7scemi_dut_dut_dutIfc_m_dut/m/f2d_clearReq_virtual_reg_02default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/f2d_deqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/f2d_enqReq_virtual_reg_12default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Q
=scemi_dut_dut_dutIfc_m_dut/m/iMem_hitQ_clearReq_virtual_reg_02default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2O
;scemi_dut_dut_dutIfc_m_dut/m/iMem_hitQ_deqReq_virtual_reg_12default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2O
;scemi_dut_dut_dutIfc_m_dut/m/iMem_hitQ_enqReq_virtual_reg_12default:defaultZ8-223
ý
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2T
@scemi_dut_dut_dutIfc_m_dut/m/iMem_memReqQ_clearReq_virtual_reg_02default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/iMem_memReqQ_deqReq_virtual_reg_12default:defaultZ8-223
û
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2R
>scemi_dut_dut_dutIfc_m_dut/m/iMem_memReqQ_enqReq_virtual_reg_12default:defaultZ8-223
þ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2U
Ascemi_dut_dut_dutIfc_m_dut/m/iMem_memRespQ_clearReq_virtual_reg_02default:defaultZ8-223
ü
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2S
?scemi_dut_dut_dutIfc_m_dut/m/iMem_memRespQ_deqReq_virtual_reg_12default:defaultZ8-223
ü
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2S
?scemi_dut_dut_dutIfc_m_dut/m/iMem_memRespQ_enqReq_virtual_reg_12default:defaultZ8-223
ô
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2K
7scemi_dut_dut_dutIfc_m_dut/m/m2w_clearReq_virtual_reg_02default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/m2w_deqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/m2w_enqReq_virtual_reg_12default:defaultZ8-223
ô
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2K
7scemi_dut_dut_dutIfc_m_dut/m/r2e_clearReq_virtual_reg_02default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/r2e_deqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/r2e_enqReq_virtual_reg_12default:defaultZ8-223
ñ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2H
4scemi_dut_dut_dutIfc_m_dut/m/sb_f_deqP_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/sb_f_empty_virtual_reg_22default:defaultZ8-223
ñ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2H
4scemi_dut_dut_dutIfc_m_dut/m/sb_f_enqP_virtual_reg_12default:defaultZ8-223
ñ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2H
4scemi_dut_dut_dutIfc_m_dut/m/sb_f_full_virtual_reg_22default:defaultZ8-223
„
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2[
Gscemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_0_clearReq_virtual_reg_02default:defaultZ8-223
‚
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Y
Escemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_0_deqReq_virtual_reg_12default:defaultZ8-223
‚
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Y
Escemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_0_enqReq_virtual_reg_12default:defaultZ8-223
„
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2[
Gscemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_1_clearReq_virtual_reg_02default:defaultZ8-223
‚
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Y
Escemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_1_deqReq_virtual_reg_12default:defaultZ8-223
‚
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Y
Escemi_dut_dut_dutIfc_m_dut/m/wideMems_reqFifos_1_enqReq_virtual_reg_12default:defaultZ8-223
ƒ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Z
Fscemi_dut_dut_dutIfc_m_dut/m/wideMems_reqSource_clearReq_virtual_reg_02default:defaultZ8-223

$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2X
Dscemi_dut_dut_dutIfc_m_dut/m/wideMems_reqSource_deqReq_virtual_reg_12default:defaultZ8-223

$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2X
Dscemi_dut_dut_dutIfc_m_dut/m/wideMems_reqSource_enqReq_virtual_reg_12default:defaultZ8-223
…
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2\
Hscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_0_clearReq_virtual_reg_02default:defaultZ8-223
ƒ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Z
Fscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_0_deqReq_virtual_reg_12default:defaultZ8-223
ƒ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Z
Fscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_0_enqReq_virtual_reg_12default:defaultZ8-223
…
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2\
Hscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_1_clearReq_virtual_reg_02default:defaultZ8-223
ƒ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Z
Fscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_1_deqReq_virtual_reg_12default:defaultZ8-223
ƒ
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_02default:default2
	RevertReg2default:default2Z
Fscemi_dut_dut_dutIfc_m_dut/m/wideMems_respFifos_1_enqReq_virtual_reg_12default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/d2r_deqReq_virtual_reg_22default:defaultZ8-223
ò
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2I
5scemi_dut_dut_dutIfc_m_dut/m/d2r_enqReq_virtual_reg_22default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2Q
=scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_clearReq_virtual_reg_12default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys2K
7scemi_dut_dut_dutIfc_m_dut/m/d2r_clearReq_virtual_reg_12default:default2
	RevertReg2default:default2O
;scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_deqReq_virtual_reg_22default:defaultZ8-223
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-2232default:default2
1002default:defaultZ17-14
<
%s*synth2-

Report RTL Partitions: 
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
z
%s*synth2k
W|      |RTL Partition                                        |Replication |Instances |
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
z
%s*synth2k
W|1     |mig_7series_v2_0_ddr_byte_lane__parameterized3__GC0  |           1|       495|
2default:default
z
%s*synth2k
W|2     |mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1575|
2default:default
z
%s*synth2k
W|3     |mig_7series_v2_0_ddr_mc_phy__GC0                     |           1|      8254|
2default:default
z
%s*synth2k
W|4     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             |           1|       543|
2default:default
z
%s*synth2k
W|5     |mig_7series_v2_0_ddr_phy_top__GC0                    |           1|     26711|
2default:default
z
%s*synth2k
W|6     |mig_7series_v2_0_mc                                  |           1|      4170|
2default:default
z
%s*synth2k
W|7     |mig_7series_v2_0_memc_ui_top_std__GC0                |           1|      1910|
2default:default
z
%s*synth2k
W|8     |ddr3_v2_0_mig__GC0                                   |           1|       305|
2default:default
z
%s*synth2k
W|9     |mkPCIEtoBNoCSceMi_4__GB0                             |           1|     39317|
2default:default
z
%s*synth2k
W|10    |mkPCIEtoBNoCSceMi_4__GB1                             |           1|     14789|
2default:default
z
%s*synth2k
W|11    |mkPCIEtoBNoCSceMi_4__GB2                             |           1|     11550|
2default:default
z
%s*synth2k
W|12    |muxpart__15                                          |           1|     51633|
2default:default
z
%s*synth2k
W|13    |mkProc__GB1                                          |           1|         3|
2default:default
z
%s*synth2k
W|14    |mkProc__GB2                                          |           1|      2048|
2default:default
z
%s*synth2k
W|15    |reg__2431                                            |           1|       512|
2default:default
z
%s*synth2k
W|16    |reg__2432                                            |           1|       512|
2default:default
z
%s*synth2k
W|17    |case__2120__GD                                       |           1|        64|
2default:default
z
%s*synth2k
W|18    |mkProc__GB6                                          |           1|      1680|
2default:default
z
%s*synth2k
W|19    |mkProc__GB7                                          |           1|        44|
2default:default
z
%s*synth2k
W|20    |mkProc__GB8                                          |           1|      8029|
2default:default
z
%s*synth2k
W|21    |mkProc__GB9                                          |           1|      7944|
2default:default
z
%s*synth2k
W|22    |mkProc__GB10                                         |           1|      1291|
2default:default
z
%s*synth2k
W|23    |reg__2438                                            |           1|       512|
2default:default
z
%s*synth2k
W|24    |reg__2524                                            |           1|       512|
2default:default
z
%s*synth2k
W|25    |mkProc__GB13                                         |           1|      1024|
2default:default
z
%s*synth2k
W|26    |reg__2434                                            |           1|       512|
2default:default
z
%s*synth2k
W|27    |reg__2433                                            |           1|       512|
2default:default
z
%s*synth2k
W|28    |reg__2435                                            |           1|       512|
2default:default
z
%s*synth2k
W|29    |reg__2436                                            |           1|       512|
2default:default
z
%s*synth2k
W|30    |reg__2437                                            |           1|       512|
2default:default
z
%s*synth2k
W|31    |case__2304__GD                                       |           1|      4616|
2default:default
z
%s*synth2k
W|32    |case__2240__GD                                       |           1|        64|
2default:default
z
%s*synth2k
W|33    |mkProc__GB21                                         |           1|       518|
2default:default
z
%s*synth2k
W|34    |mkProc__GB22                                         |           1|       864|
2default:default
z
%s*synth2k
W|35    |mkProc__GB23                                         |           1|      1144|
2default:default
z
%s*synth2k
W|36    |mkProc__GB24                                         |           1|      4899|
2default:default
z
%s*synth2k
W|37    |mkProc__GB25                                         |           1|      1648|
2default:default
z
%s*synth2k
W|38    |mkProc__GB26                                         |           1|       536|
2default:default
z
%s*synth2k
W|39    |mkProc__GB27                                         |           1|      1153|
2default:default
z
%s*synth2k
W|40    |mkProc__GB28                                         |           1|        79|
2default:default
z
%s*synth2k
W|41    |mkProc__GB29                                         |           1|     23601|
2default:default
z
%s*synth2k
W|42    |mkBridge__GCB0                                       |           1|     39670|
2default:default
z
%s*synth2k
W|43    |mkBridge__GCB1                                       |           1|     19169|
2default:default
z
%s*synth2k
W|44    |mkBridge__GCB2                                       |           1|        31|
2default:default
z
%s*synth2k
W|45    |mkBridge__GCB3                                       |           1|      9899|
2default:default
z
%s*synth2k
W|46    |mkBridge__GCB4                                       |           1|      6382|
2default:default
z
%s*synth2k
W|47    |mkBridge__GCB5                                       |           1|      9654|
2default:default
z
%s*synth2k
W|48    |mkBridge__GCB6                                       |           1|      1592|
2default:default
z
%s*synth2k
W|49    |mkBridge__GCB7                                       |           1|       108|
2default:default
z
%s*synth2k
W|50    |mkBridge__GCB8                                       |           1|      1336|
2default:default
z
%s*synth2k
W|51    |mkBridge__GCB9                                       |           1|         2|
2default:default
z
%s*synth2k
W|52    |mkBridge__GCB10                                      |           1|        82|
2default:default
z
%s*synth2k
W|53    |mkBridge__GCB11                                      |           1|      1331|
2default:default
z
%s*synth2k
W|54    |mkBridge__GCB12                                      |           1|      4265|
2default:default
z
%s*synth2k
W|55    |case__2766__GD                                       |           1|        64|
2default:default
z
%s*synth2k
W|56    |reg__3195                                            |           1|         8|
2default:default
z
%s*synth2k
W|57    |logic__5368__GD                                      |           1|        32|
2default:default
z
%s*synth2k
W|58    |logic__5369__GD                                      |           1|        32|
2default:default
z
%s*synth2k
W|59    |logic__4949__GD                                      |           1|        64|
2default:default
z
%s*synth2k
W|60    |mkBridge__GCB20                                      |           1|         9|
2default:default
z
%s*synth2k
W|61    |logic__4954__GD                                      |           1|        65|
2default:default
z
%s*synth2k
W|62    |case__2705__GD                                       |           1|        32|
2default:default
z
%s*synth2k
W|63    |mkBridge__GCB34                                      |           1|      1285|
2default:default
z
%s*synth2k
W|64    |mkBridge__GCB35                                      |           1|      1220|
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 15    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 13    
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 11    
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 13    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 65    
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 18    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 70    
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 58    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 43    
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 87    
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 7     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 53    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 5     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 20    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              605 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              602 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              601 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	              561 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              560 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	              538 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              537 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              513 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 30    
2default:default
Q
%s*synth2B
.	              320 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              288 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	              237 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              236 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              216 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              162 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              160 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	              141 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              140 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	              105 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               91 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               90 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               65 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 159   
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 81    
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 69    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 88    
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 28    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 137   
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 17    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 267   
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 105   
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 201   
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 199   
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 356   
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3428  
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x6  Multipliers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 2     
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	              592 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               64 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               36 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    144 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    105 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     98 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   5 Input     74 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  37 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 565   
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     21 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 34    
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 59    
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.	   4 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 68    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2319  
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  13 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	  22 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  29 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	  13 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  16 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  30 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 335   
2default:default
Q
%s*synth2B
.	  14 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  37 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  34 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 26    
2default:default
Q
%s*synth2B
.	  34 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 248   
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  29 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 312   
2default:default
Q
%s*synth2B
.	  34 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  29 Input      3 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 217   
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  14 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  22 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 134   
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	  29 Input      1 Bit        Muxes := 50    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 48    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 152   
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 152   
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	  22 Input      1 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 215   
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 212   
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2280  
2default:default
Q
%s*synth2B
.	  18 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  64 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 70    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
4
%s*synth2%
Module mkBridge 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              538 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	              162 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              160 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 26    
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 23    
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 103   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     74 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 28    
2default:default
4
%s*synth2%
Module SyncWire 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_round_robin_arb 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_rank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 21    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_rank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_rank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module mig_7series_v2_0_bank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_arb_row_col 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_arb_select 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     21 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
D
%s*synth25
!Module mig_7series_v2_0_arb_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_bank_compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_state 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_queue 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module mig_7series_v2_0_bank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module mig_7series_v2_0_col_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module mig_7series_v2_0_mc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
[
%s*synth2L
8Module mig_7series_v2_0_ddr_phy_4lanes__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 43    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 48    
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_if_post_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_byte_group_io 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_byte_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
`
%s*synth2Q
=Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_ddr_phy_4lanes 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 62    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 62    
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
[
%s*synth2L
8Module mig_7series_v2_0_ddr_phy_4lanes__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 62    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 62    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ddr_mc_phy 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 6     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_of_pre_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_mc_phy_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_prbs_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_phy_init 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 6     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 90    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   4 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 74    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 24    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_wrcal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 180   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_wrlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 19    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 35    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 41    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 41    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  29 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	  30 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  29 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  29 Input      3 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  29 Input      1 Bit        Muxes := 50    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 116   
2default:default
V
%s*synth2G
3Module mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_ddr_phy_oclkdelay_cal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 26    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 125   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  22 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  22 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  22 Input      1 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 42    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_ddr_phy_dqs_found_cal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 32    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_rdlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              320 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 37    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 98    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 392   
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x6  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 48    
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  34 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  34 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  34 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 362   
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_phy_prbs_rdlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 92    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  13 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 32    
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_phy_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 25    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_calib_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 34    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 33    
2default:default
H
%s*synth29
%Module mig_7series_v2_0_ddr_phy_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_mem_intfc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_wr_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              288 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_rd_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_memc_ui_top_std 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_iodelay_ctrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module mig_7series_v2_0_clk_ibuf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module mig_7series_v2_0_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_infrastructure 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module ddr3_v2_0_mig 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module ddr3_v2_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module ddr3_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module mkTLPArbiter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module FIFO2__parameterized4__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkTLPDispatcher 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
A
%s*synth22
Module FIFO2__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module SizedFIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 7     
2default:default
4
%s*synth2%
Module BRAM2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 1     
2default:default
1
%s*synth2"
Module BRAM2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 1     
2default:default
A
%s*synth22
Module FIFO2__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized3__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
?
%s*synth20
Module mkPCIEtoBNoCSceMi_4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              216 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              105 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 66    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 57    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    144 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    105 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     98 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  37 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 123   
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2221  
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  37 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 790   
2default:default
B
%s*synth23
Module mkSceMiUInt32Parameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module mkSceMiLinkTypeParameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module mkSceMiUInt64Parameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module RevertReg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module module_alu 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
8
%s*synth2)
Module module_aluBr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 1     
2default:default
=
%s*synth2.
Module module_brAddrCalc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module module_exec 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
9
%s*synth2*
Module module_decode 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
9
%s*synth2*
Module RevertReg__38 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__39 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__40 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__41 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__42 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__43 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__31 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__33 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__34 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__35 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__36 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__37 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module mkBypassRFile 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 31    
2default:default
9
%s*synth2*
Module RevertReg__44 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__45 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__46 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__47 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__48 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__49 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__50 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__51 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__52 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__53 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__54 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__55 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__56 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__57 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__58 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__59 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__60 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__61 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__62 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module RevertReg__63 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module RevertReg__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module mkCsrFile 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
2
%s*synth2#
Module mkProc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 34    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              602 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              601 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              561 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              560 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	              513 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 26    
2default:default
Q
%s*synth2B
.	              237 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              236 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              141 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              140 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               91 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               90 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               65 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 69    
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 80    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 158   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 395   
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  64 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 121   
2default:default
8
%s*synth2)
Module mkDutWrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_clock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_rx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_rx_null_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_axi_basic_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_tx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
P
%s*synth2A
-Module pcie_7x_v1_10_axi_basic_tx_thrtl_ctl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_axi_basic_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_axi_basic_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module pcie_7x_v1_10_pcie_brams_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module BRAM_TDP_MACRO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pcie_bram_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pcie_brams_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module pcie_7x_v1_10_pcie_bram_top_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module pcie_7x_v1_10_pcie_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module pcie_7x_v1_10_pcie_pipe_misc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
H
%s*synth29
%Module pcie_7x_v1_10_pcie_pipe_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
L
%s*synth2=
)Module pcie_7x_v1_10_pcie_pipe_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module pcie_7x_v1_10_pcie_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  18 Input      1 Bit        Muxes := 7     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_qpll_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_rate__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_qpll_drp__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_qpll_wrapper__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_rate__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
B
%s*synth23
Module pcie_7x_v1_10_qpll_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_qpll_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_user 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_rate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module pcie_7x_v1_10_pipe_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_rxeq_scan 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module pcie_7x_v1_10_pipe_eq 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_gt_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 8     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_gt_rx_valid_filter_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
@
%s*synth21
Module pcie_7x_v1_10_gt_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
9
%s*synth2*
Module pcie_7x_v1_10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
B
%s*synth23
Module xilinx_v7_pcie_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module SyncResetA__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module ResetInverter__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module ResetInverter__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncReset0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module SyncResetA__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module MakeReset0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module SyncReset0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized3__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
<
%s*synth2-
Module SyncHandshake__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module SyncHandshake__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
A
%s*synth22
Module FIFO2__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module ProbeHook 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module SyncHandshake__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
7
%s*synth2(
Module SyncFIFO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
=
%s*synth2.
Module SyncHandshake__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
A
%s*synth22
Module FIFO2__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              592 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
=
%s*synth2.
Module SyncHandshake__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module SyncFIFO1__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
3
%s*synth2$
Module Counter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
A
%s*synth22
Module FIFO2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
9
%s*synth2*
Module SyncResetA__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module SyncFIFO1__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
:
%s*synth2+
Module ResetEither__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncResetA__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
2
%s*synth2#
Module FIFOL1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               64 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              537 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
7
%s*synth2(
Module SyncWire__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ResetEither__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ResetEither__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncReset0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module MakeClock__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
<
%s*synth2-
Module ResetInverter__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module SyncResetA__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
5
%s*synth2&
Module MakeClock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               36 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
8
%s*synth2)
Module SyncPulse__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module SyncPulse__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module SyncPulse__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module SyncPulse__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module SyncPulse__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
B
%s*synth23
Module FIFO2__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
:
%s*synth2+
Module ResetEither__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module ClockInverter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncResetA__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module MakeResetA__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module SyncResetA__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
6
%s*synth2'
Module MakeResetA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module ResetEither 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module SyncReset0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module MakeReset0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module MakeResetA__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncPulse__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
9
%s*synth2*
Module SyncPulse__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
7
%s*synth2(
Module SyncWire__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module SyncHandshake__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
9
%s*synth2*
Module SyncPulse__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
I
%s*synth2:
&Module SyncResetA__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
4
%s*synth2%
Module SyncFIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
9
%s*synth2*
Module SyncPulse__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncHandshake 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
9
%s*synth2*
Module SyncPulse__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
9
%s*synth2*
Module SyncPulse__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
9
%s*synth2*
Module SyncPulse__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module SyncPulse 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module MakeResetA__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
A
%s*synth22
Module FIFO2__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module SyncBit05__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncBit05__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncBit05__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
5
%s*synth2&
Module SyncBit05 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module ResetInverter__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module ResetInverter__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module SyncResetA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module ResetInverter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
Module FIFO2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              605 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module SyncFIFO1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              601 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
7
%s*synth2(
Module SyncWire__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module SyncFIFO1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              601 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
~
%s*synth2o
[Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
2default:default
ž
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
rst_reg2default:default2!
MakeReset0__12default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__12default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__12default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__12default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__12default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__22default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__22default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[31] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[30] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[29] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[28] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[27] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[26] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[25] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[24] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[23] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[22] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[21] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[20] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[19] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[18] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[17] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[16] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[15] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[14] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[13] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[12] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[11] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\q_state_reg[10] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[9] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[8] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[7] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[6] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[5] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[4] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[3] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[2] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[1] 2default:default2
Counter2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\q_state_reg[0] 2default:default2
Counter2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__52default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__52default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__52default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__52default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__62default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__62default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__62default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__62default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2!
SyncPulse__132default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2!
SyncPulse__132default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2!
SyncPulse__132default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2!
SyncPulse__132default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2!
SyncPulse__142default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2!
SyncPulse__142default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2!
SyncPulse__142default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2!
SyncPulse__142default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__12default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__12default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__22default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__32default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__32default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2
	SyncBit052default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2
	SyncBit052default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[2] 2default:default2.
SyncResetA__parameterized12default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[1] 2default:default2.
SyncResetA__parameterized12default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[0] 2default:default2.
SyncResetA__parameterized12default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\arb_row_col0/sent_col_lcl_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys27
#\arb_select0/col_mux.col_rmw_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2c
O\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] 2default:default2'
mig_7series_v2_0_mc2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[31] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[30] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[29] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[28] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[27] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[26] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[25] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[24] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[23] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[22] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[21] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[20] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
½
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[19] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
›
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
152default:default2
142default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
152default:default2
142default:default2®
—/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/ddr3_v2_0/ddr3_v2_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
™
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2

DDR3_A[14]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[7]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[6]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[5]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[4]2default:default2
02default:defaultZ8-3917
«
%s*synth2›
†Finished Cross Boundary Optimization : Time (s): cpu = 00:06:34 ; elapsed = 00:06:30 . Memory (MB): peak = 2075.727 ; gain = 1457.406
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
º
%s*synth2ª
•+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+
2default:default
»
%s*synth2«
–|Module Name | RTL Object  | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name  | 
2default:default
º
%s*synth2ª
•+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+
2default:default
»
%s*synth2«
–|BRAM2       | RAM_reg     | 32 X 98(WRITE_FIRST)   | W | R | 32 X 98(WRITE_FIRST)   | W | R | Port A and B | 0      | 3      | BRAM2/extram       | 
2default:default
»
%s*synth2«
–|SyncFIFO    | fifoMem_reg | 2 X 537(WRITE_FIRST)   | W |   | 2 X 537(WRITE_FIRST)   |   | R | Port A and B | 1      | 7      | SyncFIFO/extram__4 | 
2default:default
»
%s*synth2«
–+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------+

2default:default
Ë
%s*synth2»
¦Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
2default:default
œ
%s*synth2Œ
÷+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+
2default:default

%s*synth2
ø|Module Name                                          | RTL Object                                                                            | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                       | 
2default:default
œ
%s*synth2Œ
÷+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_byte_lane__parameterized3__GC0  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied            | 16 X 80              | RAM32M x 14    | ram__51                                 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | ram__53                                 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | ram__55                                 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__57 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__59 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__61 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__63 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__65 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__67 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__69 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__71 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__73 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__75 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__77 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__79 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__81 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__83 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied            | 4 X 80               | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__85 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied            | 16 X 80              | RAM32M x 14    | mig_7series_v2_0_ddr_phy_4lanes/ram__87 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_0/mem_reg                                                   | Implied            | 8 X 32               | RAM32M x 6     | ram__89                                 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_1/mem_reg                                                   | Implied            | 8 X 6                | RAM32M x 1     | ram__91                                 | 
2default:default

%s*synth2
ø|mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             | genblk24.phy_ctl_pre_fifo_2/mem_reg                                                   | Implied            | 8 X 6                | RAM32M x 1     | ram__93                                 | 
2default:default

%s*synth2
ø|SizedFIFO                                            | arr_reg                                                                               | User Attribute     | 32 X 5               | RAM32M x 1     | SizedFIFO/ram__95                       | 
2default:default

%s*synth2
ø|SyncFIFO                                             | fifoMem_reg                                                                           | Implied            | 8 X 74               | RAM32M x 13    | SyncFIFO/ram__96                        | 
2default:default

%s*synth2
ø|mkBridge__GCB7                                       | scemi_fromhost_res_fifo/fifoMem_reg                                                   | Implied            | 2 X 32               | RAM32M x 6     | ram__97                                 | 
2default:default

%s*synth2
ø|mkBridge__GCB11                                      | scemi_tohost_res_fifo/fifoMem_reg                                                     | Implied            | 2 X 18               | RAM32M x 3     | ram__98                                 | 
2default:default

%s*synth2
ø|mkBridge__GCB11                                      | scemi_dut_softrst_resp_res_fifo/fifoMem_reg                                           | Implied            | 2 X 1                | RAM16X1D x 1   | ram__99                                 | 
2default:default

%s*synth2
ø+-----------------------------------------------------+---------------------------------------------------------------------------------------+--------------------+----------------------+----------------+-----------------------------------------+

2default:default
¹
%s*synth2©
”Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
é
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2€
lddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_lanes_r1_reg[7] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] 2default:defaultZ8-3333
À
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2X
Dddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2w
cddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][0] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_reg2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hddr_phy_top0i_4/u_ddr_calib_top/ddr_phy_tempmon_0/\tempmon_state_reg[2] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
Addr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][0] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][1] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][0] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][2] 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] 2default:defaultZ8-3333
Å
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2]
Iddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] 2default:defaultZ8-3333
Â
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Z
Fddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] 2default:defaultZ8-3333
Â
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Z
Fddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[1] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2k
Wddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_incdec_reg2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2t
`ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg2default:defaultZ8-3333
­
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2E
1ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2L
8ddr_phy_top0i_4/u_ddr_calib_top/\calib_zero_ctrl_reg[2] 2default:defaultZ8-3333
ë
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‚
nddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_r_reg[1] 2default:defaultZ8-3333
Ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2h
Tddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg2default:defaultZ8-3333
Ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2h
Tddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg2default:defaultZ8-3333
ç
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2
k\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[0] 2default:defaultZ8-3333
ç
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2
k\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_0_reg[0] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_0_reg[1] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2F
2scemi_bridgei_7/\pbb_dma_intr_tlp_values_8_reg[3] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2scemi_bridgei_7/\pbb_dma_intr_tlp_values_9_reg[6] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_9_reg[7] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[0] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[1] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[2] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[3] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[4] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[5] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[6] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_14_reg[7] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[0] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[1] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[2] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[3] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[4] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[5] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[6] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_7/\pbb_dma_dma_read_req_tlp_values_15_reg[7] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
Ascemi_bridgei_7/pbb_arbiter/\tlp_out_cfg_fifo/data1_reg_reg[143] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
Ascemi_bridgei_7/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[143] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
Ascemi_bridgei_7/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[150] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_7/\pbb_dma_wr_buffer_queue_rCache_reg[94] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_7/\pbb_dma_rd_buffer_queue_rCache_reg[94] 2default:defaultZ8-3333
±
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2I
5scemi_bridgei_9/\pbb_dma_msg_parse_header_pos_reg[1] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_9/pbb_csr_clock_status/\data1_reg_reg[31] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9u_memc_ui_top_stdi_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg 2default:defaultZ8-3333
À
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2X
Du_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_2/my_full_reg[3] 2default:defaultZ8-3333
À
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2X
Du_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_1/my_full_reg[3] 2default:defaultZ8-3333
À
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2X
Du_ddr_mc_phy_wrapperi_3/\genblk24.phy_ctl_pre_fifo_0/my_full_reg[3] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[76] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[77] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[78] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[79] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[80] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[81] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[82] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[83] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[84] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[85] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[86] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[87] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[88] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[89] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[90] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[91] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[92] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[93] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[94] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[95] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[96] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[97] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[98] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
12default:default25
!mi_38/\d2r_enqReq_ehrReg_reg[99] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[172] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[173] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[174] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[175] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[176] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[177] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[178] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[179] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[180] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[181] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[182] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\r2e_enqReq_ehrReg_reg[183] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\d2r_enqReq_ehrReg_reg[100] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default26
"mi_38/\d2r_enqReq_ehrReg_reg[101] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"mi_38/\d2r_enqReq_ehrReg_reg[102] 2default:defaultZ8-3333
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
 
%s*synth2
|Finished Area Optimization : Time (s): cpu = 00:25:27 ; elapsed = 00:25:51 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
“
$%s for constraint at line %s of %s.
3321*oasys2&
Empty through list2default:default2
1862default:default2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1862default:default8@Z8-3321
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
¯
%s*synth2Ÿ
ŠFinished Applying XDC Timing Constraints : Time (s): cpu = 00:25:50 ; elapsed = 00:26:20 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
¢
%s*synth2’
~Finished Timing Optimization : Time (s): cpu = 00:27:24 ; elapsed = 00:28:03 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Æ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys23
\scemi_uclkgen/CLK_VAL_OUT_reg 2default:default23
\scemi_uclkgen/current_clk_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1392default:default2
1002default:defaultZ17-14
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_708062default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_704022default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_699982default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_695392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_691352default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_687312default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_683272default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_678652default:default2
output2default:default2
O2default:defaultZ8-620
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_0 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_1 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_2 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_0 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_1 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_2 2default:defaultZ8-4480
¡
%s*synth2‘
}Finished Technology Mapping : Time (s): cpu = 00:34:49 ; elapsed = 00:36:11 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2£
Ž\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]2default:default2
772default:default2
332default:default2
22default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2£
Ž\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]2default:default2
882default:default2
442default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2£
Ž\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]2default:default2
712default:default2
292default:default2
22default:defaultZ8-4618
…
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2¥
\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r 2default:default2
612default:default2
312default:default2
12default:defaultZ8-4618
Â
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2a
M\ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 2default:default2
9952default:default2
482default:default2
202default:defaultZ8-4618
ó
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2‘
}\n_0_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg 2default:default2
7602default:default2
482default:default2
162default:defaultZ8-4618

@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2
mkBridge2default:default2
202default:defaultZ8-4617
º
4design has %s instantiated BUFGs while the %s is %s
3703*oasys2
202default:default2;
'limit set by the -bufg synthesis option2default:default2
122default:defaultZ8-4560
›
%s*synth2‹
wFinished IO Insertion : Time (s): cpu = 00:35:19 ; elapsed = 00:36:42 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¬
%s*synth2œ
‡Finished Renaming Generated Instances : Time (s): cpu = 00:35:21 ; elapsed = 00:36:45 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
©
%s*synth2™
„Finished Rebuilding User Hierarchy : Time (s): cpu = 00:36:02 ; elapsed = 00:37:26 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ã
%s*synth2Ó
¾+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ä
%s*synth2Ô
¿|Module Name | RTL Name                                                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ã
%s*synth2Ó
¾+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿|mkBridge    | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
ä
%s*synth2Ô
¿+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
E
%s*synth26
"+------+-----------------+------+
2default:default
E
%s*synth26
"|      |Cell             |Count |
2default:default
E
%s*synth26
"+------+-----------------+------+
2default:default
E
%s*synth26
"|1     |BUFG             |    42|
2default:default
E
%s*synth26
"|2     |BUFGCTRL         |     1|
2default:default
E
%s*synth26
"|3     |BUFH             |     2|
2default:default
E
%s*synth26
"|4     |BUFIO            |     3|
2default:default
E
%s*synth26
"|5     |CARRY4           |   557|
2default:default
E
%s*synth26
"|6     |GTXE2_CHANNEL    |     8|
2default:default
E
%s*synth26
"|7     |GTXE2_COMMON     |     2|
2default:default
E
%s*synth26
"|8     |IBUFDS_GTE2      |     1|
2default:default
E
%s*synth26
"|9     |IDELAYCTRL       |     1|
2default:default
E
%s*synth26
"|10    |IDELAYE2         |    64|
2default:default
E
%s*synth26
"|11    |INV              |    17|
2default:default
E
%s*synth26
"|12    |IN_FIFO          |     8|
2default:default
E
%s*synth26
"|13    |ISERDESE2        |    64|
2default:default
E
%s*synth26
"|14    |LUT1             |  1823|
2default:default
E
%s*synth26
"|15    |LUT2             |  4207|
2default:default
E
%s*synth26
"|16    |LUT3             |  8021|
2default:default
E
%s*synth26
"|17    |LUT4             |  6505|
2default:default
E
%s*synth26
"|18    |LUT5             | 15885|
2default:default
E
%s*synth26
"|19    |LUT6             | 23547|
2default:default
E
%s*synth26
"|20    |MMCME2_ADV       |     5|
2default:default
E
%s*synth26
"|21    |MUXF7            |  4085|
2default:default
E
%s*synth26
"|22    |MUXF8            |   985|
2default:default
E
%s*synth26
"|23    |ODDR             |    17|
2default:default
E
%s*synth26
"|24    |OSERDESE2        |    23|
2default:default
E
%s*synth26
"|25    |OSERDESE2_1      |     8|
2default:default
E
%s*synth26
"|26    |OSERDESE2_2      |    72|
2default:default
E
%s*synth26
"|27    |OUT_FIFO         |    11|
2default:default
E
%s*synth26
"|28    |PCIE_2_1         |     1|
2default:default
E
%s*synth26
"|29    |PHASER_IN_PHY    |     8|
2default:default
E
%s*synth26
"|30    |PHASER_OUT_PHY   |     3|
2default:default
E
%s*synth26
"|31    |PHASER_OUT_PHY_1 |     8|
2default:default
E
%s*synth26
"|32    |PHASER_REF       |     3|
2default:default
E
%s*synth26
"|33    |PHY_CONTROL      |     3|
2default:default
E
%s*synth26
"|34    |PLLE2_ADV        |     1|
2default:default
E
%s*synth26
"|35    |RAM16X1D         |     1|
2default:default
E
%s*synth26
"|36    |RAM32M           |   335|
2default:default
E
%s*synth26
"|37    |RAMB18E1         |     1|
2default:default
E
%s*synth26
"|38    |RAMB36E1         |     6|
2default:default
E
%s*synth26
"|39    |RAMB36E1_1       |     8|
2default:default
E
%s*synth26
"|40    |RAMB36E1_2       |     7|
2default:default
E
%s*synth26
"|41    |SRL16E           |    17|
2default:default
E
%s*synth26
"|42    |SRLC32E          |     1|
2default:default
E
%s*synth26
"|43    |XADC             |     1|
2default:default
E
%s*synth26
"|44    |FDCE             |  2454|
2default:default
E
%s*synth26
"|45    |FDPE             |   136|
2default:default
E
%s*synth26
"|46    |FDRE             | 45591|
2default:default
E
%s*synth26
"|47    |FDSE             |  1615|
2default:default
E
%s*synth26
"|48    |IBUF             |    19|
2default:default
E
%s*synth26
"|49    |IBUFDS           |     1|
2default:default
E
%s*synth26
"|50    |IOBUFDS_DCIEN    |     8|
2default:default
E
%s*synth26
"|51    |IOBUF_DCIEN      |    64|
2default:default
E
%s*synth26
"|52    |OBUF             |    49|
2default:default
E
%s*synth26
"|53    |OBUFDS           |     1|
2default:default
E
%s*synth26
"|54    |OBUFT            |     8|
2default:default
E
%s*synth26
"+------+-----------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
³
%s*synth2£
Ž+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
2default:default
³
%s*synth2£
Ž|      |Instance                                                              |Module                                               |Cells  |
2default:default
³
%s*synth2£
Ž+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
2default:default
³
%s*synth2£
Ž|1     |top                                                                   |                                                     | 116314|
2default:default
³
%s*synth2£
Ž|2     |  connectDDR3_jointReset                                              |SyncResetA                                           |      3|
2default:default
³
%s*synth2£
Ž|3     |  connectDDR3_reqFIFO                                                 |SyncFIFO1                                            |    598|
2default:default
³
%s*synth2£
Ž|4     |  connectDDR3_respFIFO                                                |SyncFIFO1__parameterized0                            |    524|
2default:default
³
%s*synth2£
Ž|5     |  connectDDR3_uRst_dclk                                               |SyncResetA_0                                         |      2|
2default:default
³
%s*synth2£
Ž|6     |  ddr3_ctrl                                                           |ddr3_wrapper                                         |  13255|
2default:default
³
%s*synth2£
Ž|7     |    u_ddr3_v2_0                                                       |ddr3_v2_0                                            |  13255|
2default:default
³
%s*synth2£
Ž|8     |      u_ddr3_v2_0_mig                                                 |ddr3_v2_0_mig                                        |  13255|
2default:default
³
%s*synth2£
Ž|9     |        \temp_mon_enabled.u_tempmon                                   |mig_7series_v2_0_tempmon                             |    214|
2default:default
³
%s*synth2£
Ž|10    |        u_ddr3_clk_ibuf                                               |mig_7series_v2_0_clk_ibuf                            |      1|
2default:default
³
%s*synth2£
Ž|11    |        u_ddr3_infrastructure                                         |mig_7series_v2_0_infrastructure                      |     56|
2default:default
³
%s*synth2£
Ž|12    |        u_iodelay_ctrl                                                |mig_7series_v2_0_iodelay_ctrl                        |     16|
2default:default
³
%s*synth2£
Ž|13    |        u_memc_ui_top_std                                             |mig_7series_v2_0_memc_ui_top_std                     |  12968|
2default:default
³
%s*synth2£
Ž|14    |          mem_intfc0                                                  |mig_7series_v2_0_mem_intfc                           |  11466|
2default:default
³
%s*synth2£
Ž|15    |            ddr_phy_top0                                              |mig_7series_v2_0_ddr_phy_top                         |  10268|
2default:default
³
%s*synth2£
Ž|16    |              u_ddr_calib_top                                         |mig_7series_v2_0_ddr_calib_top                       |   6698|
2default:default
³
%s*synth2£
Ž|17    |                u_ddr_phy_rdlvl                                       |mig_7series_v2_0_ddr_phy_rdlvl                       |   1811|
2default:default
³
%s*synth2£
Ž|18    |                \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl          |mig_7series_v2_0_ddr_phy_prbs_rdlvl                  |    421|
2default:default
³
%s*synth2£
Ž|19    |                ddr_phy_tempmon_0                                     |mig_7series_v2_0_ddr_phy_tempmon                     |    104|
2default:default
³
%s*synth2£
Ž|20    |                \dqsfind_calib_right.u_ddr_phy_dqs_found_cal          |mig_7series_v2_0_ddr_phy_dqs_found_cal               |    466|
2default:default
³
%s*synth2£
Ž|21    |                \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay            |mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay           |     85|
2default:default
³
%s*synth2£
Ž|22    |                \mb_wrlvl_inst.u_ddr_phy_wrlvl                        |mig_7series_v2_0_ddr_phy_wrlvl                       |   1180|
2default:default
³
%s*synth2£
Ž|23    |                \oclk_calib.u_ddr_phy_oclkdelay_cal                   |mig_7series_v2_0_ddr_phy_oclkdelay_cal               |    637|
2default:default
³
%s*synth2£
Ž|24    |                u_ddr_phy_init                                        |mig_7series_v2_0_ddr_phy_init                        |   1403|
2default:default
³
%s*synth2£
Ž|25    |                u_ddr_phy_wrcal                                       |mig_7series_v2_0_ddr_phy_wrcal                       |    369|
2default:default
³
%s*synth2£
Ž|26    |                u_ddr_prbs_gen                                        |mig_7series_v2_0_ddr_prbs_gen                        |     64|
2default:default
³
%s*synth2£
Ž|27    |              u_ddr_mc_phy_wrapper                                    |mig_7series_v2_0_ddr_mc_phy_wrapper                  |   3568|
2default:default
³
%s*synth2£
Ž|28    |                \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v2_0_ddr_of_pre_fifo                     |      7|
2default:default
³
%s*synth2£
Ž|29    |                \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v2_0_ddr_of_pre_fifo__parameterized0     |      7|
2default:default
³
%s*synth2£
Ž|30    |                \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v2_0_ddr_of_pre_fifo__parameterized0_143 |      7|
2default:default
³
%s*synth2£
Ž|31    |                u_ddr_mc_phy                                          |mig_7series_v2_0_ddr_mc_phy                          |   3443|
2default:default
³
%s*synth2£
Ž|32    |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes                      |   1289|
2default:default
³
%s*synth2£
Ž|33    |                    \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v2_0_ddr_byte_lane                       |    306|
2default:default
³
%s*synth2£
Ž|34    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io                   |     32|
2default:default
³
%s*synth2£
Ž|35    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_159                |     96|
2default:default
³
%s*synth2£
Ž|36    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_160 |    111|
2default:default
³
%s*synth2£
Ž|37    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized0       |    310|
2default:default
³
%s*synth2£
Ž|38    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized0   |     30|
2default:default
³
%s*synth2£
Ž|39    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_157                |     93|
2default:default
³
%s*synth2£
Ž|40    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_158 |    119|
2default:default
³
%s*synth2£
Ž|41    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized1       |    315|
2default:default
³
%s*synth2£
Ž|42    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized1   |     30|
2default:default
³
%s*synth2£
Ž|43    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_155                |     94|
2default:default
³
%s*synth2£
Ž|44    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_156 |    118|
2default:default
³
%s*synth2£
Ž|45    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized2       |    331|
2default:default
³
%s*synth2£
Ž|46    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized2   |     30|
2default:default
³
%s*synth2£
Ž|47    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_153                |     95|
2default:default
³
%s*synth2£
Ž|48    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_154 |    118|
2default:default
³
%s*synth2£
Ž|49    |                  \ddr_phy_4lanes_1.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes__parameterized0      |    395|
2default:default
³
%s*synth2£
Ž|50    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized3       |    112|
2default:default
³
%s*synth2£
Ž|51    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized3   |      6|
2default:default
³
%s*synth2£
Ž|52    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_152 |    102|
2default:default
³
%s*synth2£
Ž|53    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized4       |    111|
2default:default
³
%s*synth2£
Ž|54    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized4   |      6|
2default:default
³
%s*synth2£
Ž|55    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_151 |    101|
2default:default
³
%s*synth2£
Ž|56    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized5       |    139|
2default:default
³
%s*synth2£
Ž|57    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized5   |     11|
2default:default
³
%s*synth2£
Ž|58    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_150 |    117|
2default:default
³
%s*synth2£
Ž|59    |                  \ddr_phy_4lanes_2.u_ddr_phy_4lanes                  |mig_7series_v2_0_ddr_phy_4lanes__parameterized1      |   1553|
2default:default
³
%s*synth2£
Ž|60    |                    \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v2_0_ddr_byte_lane__parameterized6       |    393|
2default:default
³
%s*synth2£
Ž|61    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized6   |     32|
2default:default
³
%s*synth2£
Ž|62    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_148                |    183|
2default:default
³
%s*synth2£
Ž|63    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_149 |    111|
2default:default
³
%s*synth2£
Ž|64    |                    \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v2_0_ddr_byte_lane__parameterized7       |    491|
2default:default
³
%s*synth2£
Ž|65    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized7   |     30|
2default:default
³
%s*synth2£
Ž|66    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_146                |    269|
2default:default
³
%s*synth2£
Ž|67    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_147 |    119|
2default:default
³
%s*synth2£
Ž|68    |                    \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v2_0_ddr_byte_lane__parameterized8       |    315|
2default:default
³
%s*synth2£
Ž|69    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized8   |     30|
2default:default
³
%s*synth2£
Ž|70    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo_144                |     93|
2default:default
³
%s*synth2£
Ž|71    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1_145 |    119|
2default:default
³
%s*synth2£
Ž|72    |                    \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v2_0_ddr_byte_lane__parameterized9       |    327|
2default:default
³
%s*synth2£
Ž|73    |                      ddr_byte_group_io                               |mig_7series_v2_0_ddr_byte_group_io__parameterized9   |     30|
2default:default
³
%s*synth2£
Ž|74    |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v2_0_ddr_if_post_fifo                    |     95|
2default:default
³
%s*synth2£
Ž|75    |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v2_0_ddr_of_pre_fifo__parameterized1     |    119|
2default:default
³
%s*synth2£
Ž|76    |            mc0                                                       |mig_7series_v2_0_mc                                  |   1198|
2default:default
³
%s*synth2£
Ž|77    |              bank_mach0                                              |mig_7series_v2_0_bank_mach                           |    927|
2default:default
³
%s*synth2£
Ž|78    |                arb_mux0                                              |mig_7series_v2_0_arb_mux                             |    189|
2default:default
³
%s*synth2£
Ž|79    |                  arb_row_col0                                        |mig_7series_v2_0_arb_row_col                         |    181|
2default:default
³
%s*synth2£
Ž|80    |                    col_arb0                                          |mig_7series_v2_0_round_robin_arb__parameterized1     |     88|
2default:default
³
%s*synth2£
Ž|81    |                    row_arb0                                          |mig_7series_v2_0_round_robin_arb__parameterized1_142 |     75|
2default:default
³
%s*synth2£
Ž|82    |                  arb_select0                                         |mig_7series_v2_0_arb_select                          |      8|
2default:default
³
%s*synth2£
Ž|83    |                \bank_cntrl[0].bank0                                  |mig_7series_v2_0_bank_cntrl                          |    173|
2default:default
³
%s*synth2£
Ž|84    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_141                    |     57|
2default:default
³
%s*synth2£
Ž|85    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue                          |     67|
2default:default
³
%s*synth2£
Ž|86    |                  bank_state0                                         |mig_7series_v2_0_bank_state                          |     49|
2default:default
³
%s*synth2£
Ž|87    |                \bank_cntrl[1].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized0          |    168|
2default:default
³
%s*synth2£
Ž|88    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_140                    |     57|
2default:default
³
%s*synth2£
Ž|89    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized0          |     62|
2default:default
³
%s*synth2£
Ž|90    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized0          |     49|
2default:default
³
%s*synth2£
Ž|91    |                \bank_cntrl[2].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized1          |    168|
2default:default
³
%s*synth2£
Ž|92    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare_139                    |     54|
2default:default
³
%s*synth2£
Ž|93    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized1          |     60|
2default:default
³
%s*synth2£
Ž|94    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized1          |     54|
2default:default
³
%s*synth2£
Ž|95    |                \bank_cntrl[3].bank0                                  |mig_7series_v2_0_bank_cntrl__parameterized2          |    166|
2default:default
³
%s*synth2£
Ž|96    |                  bank_compare0                                       |mig_7series_v2_0_bank_compare                        |     62|
2default:default
³
%s*synth2£
Ž|97    |                  bank_queue0                                         |mig_7series_v2_0_bank_queue__parameterized2          |     58|
2default:default
³
%s*synth2£
Ž|98    |                  bank_state0                                         |mig_7series_v2_0_bank_state__parameterized2          |     46|
2default:default
³
%s*synth2£
Ž|99    |                bank_common0                                          |mig_7series_v2_0_bank_common                         |     63|
2default:default
³
%s*synth2£
Ž|100   |              col_mach0                                               |mig_7series_v2_0_col_mach                            |     52|
2default:default
³
%s*synth2£
Ž|101   |              rank_mach0                                              |mig_7series_v2_0_rank_mach                           |    148|
2default:default
³
%s*synth2£
Ž|102   |                \rank_cntrl[0].rank_cntrl0                            |mig_7series_v2_0_rank_cntrl                          |     35|
2default:default
³
%s*synth2£
Ž|103   |                rank_common0                                          |mig_7series_v2_0_rank_common                         |    113|
2default:default
³
%s*synth2£
Ž|104   |                  \maintenance_request.maint_arb0                     |mig_7series_v2_0_round_robin_arb                     |      8|
2default:default
³
%s*synth2£
Ž|105   |          u_ui_top                                                    |mig_7series_v2_0_ui_top                              |   1501|
2default:default
³
%s*synth2£
Ž|106   |            ui_cmd0                                                   |mig_7series_v2_0_ui_cmd                              |    110|
2default:default
³
%s*synth2£
Ž|107   |            ui_rd_data0                                               |mig_7series_v2_0_ui_rd_data                          |    379|
2default:default
³
%s*synth2£
Ž|108   |            ui_wr_data0                                               |mig_7series_v2_0_ui_wr_data                          |   1012|
2default:default
³
%s*synth2£
Ž|109   |  ddr3_ctrl_fRequest                                                  |FIFO2                                                |   2331|
2default:default
³
%s*synth2£
Ž|110   |  ddr3_ctrl_fResponse                                                 |FIFO2__parameterized0                                |   1543|
2default:default
³
%s*synth2£
Ž|111   |  ddr3_ctrl_user_reset_n                                              |SyncResetA_1                                         |      4|
2default:default
³
%s*synth2£
Ž|112   |  ddr3ref_rst_n                                                       |SyncResetA__parameterized0                           |      3|
2default:default
³
%s*synth2£
Ž|113   |  rst_n                                                               |SyncResetA__parameterized0_2                         |      2|
2default:default
³
%s*synth2£
Ž|114   |  scemi_1_outFifo                                                     |FIFO2__parameterized1                                |    604|
2default:default
³
%s*synth2£
Ž|115   |  scemi_bridge                                                        |mkPCIEtoBNoCSceMi_4                                  |  19662|
2default:default
³
%s*synth2£
Ž|116   |    pbb_arbiter                                                       |mkTLPArbiter                                         |   1803|
2default:default
³
%s*synth2£
Ž|117   |      tlp_out_cfg_fifo                                                |FIFO2__parameterized2_136                            |    637|
2default:default
³
%s*synth2£
Ž|118   |      tlp_out_dma_fifo                                                |FIFO2__parameterized2_137                            |    704|
2default:default
³
%s*synth2£
Ž|119   |      tlp_out_fifo                                                    |FIFO2__parameterized2_138                            |    458|
2default:default
³
%s*synth2£
Ž|120   |    pbb_csr_clock_control                                             |FIFO2__parameterized3_129                            |     67|
2default:default
³
%s*synth2£
Ž|121   |    pbb_csr_clock_status                                              |FIFO2__parameterized3_130                            |     90|
2default:default
³
%s*synth2£
Ž|122   |    pbb_csr_intr_info                                                 |FIFO2__parameterized4                                |    337|
2default:default
³
%s*synth2£
Ž|123   |    pbb_csr_rd_addr_queue                                             |FIFO2__parameterized5                                |    867|
2default:default
³
%s*synth2£
Ž|124   |    pbb_dispatcher                                                    |mkTLPDispatcher                                      |   4267|
2default:default
³
%s*synth2£
Ž|125   |      tlp_in_cfg_fifo                                                 |FIFO2__parameterized2                                |   1924|
2default:default
³
%s*synth2£
Ž|126   |      tlp_in_dma_fifo                                                 |FIFO2__parameterized2_134                            |   1751|
2default:default
³
%s*synth2£
Ž|127   |      tlp_in_fifo                                                     |FIFO2__parameterized2_135                            |    590|
2default:default
³
%s*synth2£
Ž|128   |    pbb_dma_dont_wait_out                                             |FIFO2__parameterized6_131                            |     11|
2default:default
³
%s*synth2£
Ž|129   |    pbb_dma_intr_info                                                 |FIFO2__parameterized4_132                            |    295|
2default:default
³
%s*synth2£
Ž|130   |    pbb_dma_last_tag_queue                                            |SizedFIFO                                            |    198|
2default:default
³
%s*synth2£
Ž|131   |    pbb_dma_msg_len_out                                               |FIFO2__parameterized7                                |   1744|
2default:default
³
%s*synth2£
Ž|132   |    pbb_dma_rd_buffer_queue_memory                                    |BRAM2                                                |    179|
2default:default
³
%s*synth2£
Ž|133   |    pbb_dma_wr_buffer_queue_memory                                    |BRAM2_133                                            |    155|
2default:default
³
%s*synth2£
Ž|134   |  scemi_clk_port_clkgen                                               |MakeClock                                            |      9|
2default:default
³
%s*synth2£
Ž|135   |  scemi_clk_port_rstgen_inv_rstgen                                    |MakeResetA                                           |      3|
2default:default
³
%s*synth2£
Ž|136   |    rstSync                                                           |SyncResetA_128                                       |      3|
2default:default
³
%s*synth2£
Ž|137   |  scemi_clk_port_rstgen_rstgen                                        |MakeReset0                                           |      3|
2default:default
³
%s*synth2£
Ž|138   |  scemi_dut_dut_dutIfc_didreset                                       |FIFO2__parameterized6                                |      4|
2default:default
³
%s*synth2£
Ž|139   |  scemi_dut_dut_dutIfc_m_dut                                          |mkDutWrapper                                         |  57525|
2default:default
³
%s*synth2£
Ž|140   |    m                                                                 |mkProc                                               |  57525|
2default:default
³
%s*synth2£
Ž|141   |      csrf                                                            |mkCsrFile                                            |  10641|
2default:default
³
%s*synth2£
Ž|142   |      rf                                                              |mkBypassRFile                                        |   1324|
2default:default
³
%s*synth2£
Ž|143   |  scemi_dut_dut_dutIfc_myrst                                          |MakeResetA__parameterized0                           |     11|
2default:default
³
%s*synth2£
Ž|144   |    rstSync                                                           |SyncResetA__parameterized2                           |      9|
2default:default
³
%s*synth2£
Ž|145   |  scemi_dut_dut_prb_control_ackFifo                                   |FIFO2__parameterized3                                |    125|
2default:default
³
%s*synth2£
Ž|146   |  scemi_dut_dut_prb_control_control_in_buffer_empty_sp                |SyncHandshake                                        |     12|
2default:default
³
%s*synth2£
Ž|147   |  scemi_dut_dut_prb_control_control_in_buffer_full_sp                 |SyncHandshake_3                                      |     10|
2default:default
³
%s*synth2£
Ž|148   |  scemi_dut_dut_prb_control_control_in_ending_reset                   |SyncPulse                                            |      6|
2default:default
³
%s*synth2£
Ž|149   |  scemi_dut_dut_prb_control_control_in_next_sp                        |SyncHandshake_4                                      |     12|
2default:default
³
%s*synth2£
Ž|150   |  scemi_dut_dut_prb_control_control_in_starting_reset                 |SyncPulse_5                                          |      5|
2default:default
³
%s*synth2£
Ž|151   |  scemi_dut_dut_prb_control_control_in_wait_sp                        |SyncHandshake_6                                      |      9|
2default:default
³
%s*synth2£
Ž|152   |  scemi_dut_dut_prb_control_data_out_finished                         |SyncHandshake_7                                      |      7|
2default:default
³
%s*synth2£
Ž|153   |  scemi_dut_dut_prb_control_data_out_next                             |SyncHandshake_8                                      |     82|
2default:default
³
%s*synth2£
Ž|154   |  scemi_dut_dut_prb_control_enff                                      |FIFO2__parameterized8                                |     90|
2default:default
³
%s*synth2£
Ž|155   |  scemi_dut_softrst_req_inport_buffer_empty_sp                        |SyncHandshake_9                                      |      8|
2default:default
³
%s*synth2£
Ž|156   |  scemi_dut_softrst_req_inport_buffer_full_sp                         |SyncHandshake_10                                     |     11|
2default:default
³
%s*synth2£
Ž|157   |  scemi_dut_softrst_req_inport_ending_reset                           |SyncPulse_11                                         |      6|
2default:default
³
%s*synth2£
Ž|158   |  scemi_dut_softrst_req_inport_next_sp                                |SyncHandshake_12                                     |     12|
2default:default
³
%s*synth2£
Ž|159   |  scemi_dut_softrst_req_inport_starting_reset                         |SyncPulse_13                                         |      5|
2default:default
³
%s*synth2£
Ž|160   |  scemi_dut_softrst_req_inport_wait_sp                                |SyncHandshake_14                                     |     12|
2default:default
³
%s*synth2£
Ž|161   |  scemi_dut_softrst_req_res_fifo                                      |SyncFIFO                                             |     32|
2default:default
³
%s*synth2£
Ž|162   |  scemi_dut_softrst_resp_outport_finished                             |SyncHandshake_15                                     |     11|
2default:default
³
%s*synth2£
Ž|163   |  scemi_dut_softrst_resp_outport_next                                 |SyncHandshake_16                                     |      9|
2default:default
³
%s*synth2£
Ž|164   |  scemi_dut_softrst_resp_res_fifo                                     |SyncFIFO_17                                          |     37|
2default:default
³
%s*synth2£
Ž|165   |  scemi_epReset125                                                    |SyncResetA__parameterized3                           |     13|
2default:default
³
%s*synth2£
Ž|166   |  scemi_epReset250                                                    |SyncResetA__parameterized3_18                        |      6|
2default:default
³
%s*synth2£
Ž|167   |  scemi_fToBridgeBeat                                                 |FIFOL1                                               |     55|
2default:default
³
%s*synth2£
Ž|168   |  scemi_fromhost_inport_buffer_empty_sp                               |SyncHandshake_19                                     |      8|
2default:default
³
%s*synth2£
Ž|169   |  scemi_fromhost_inport_buffer_full_sp                                |SyncHandshake_20                                     |     11|
2default:default
³
%s*synth2£
Ž|170   |  scemi_fromhost_inport_ending_reset                                  |SyncPulse_21                                         |      6|
2default:default
³
%s*synth2£
Ž|171   |  scemi_fromhost_inport_next_sp                                       |SyncHandshake_22                                     |     14|
2default:default
³
%s*synth2£
Ž|172   |  scemi_fromhost_inport_starting_reset                                |SyncPulse_23                                         |      5|
2default:default
³
%s*synth2£
Ž|173   |  scemi_fromhost_inport_wait_sp                                       |SyncHandshake_24                                     |     10|
2default:default
³
%s*synth2£
Ž|174   |  scemi_fromhost_res_fifo                                             |SyncFIFO__parameterized0                             |    105|
2default:default
³
%s*synth2£
Ž|175   |  scemi_inFifo                                                        |FIFO2__parameterized1_25                             |    669|
2default:default
³
%s*synth2£
Ž|176   |  scemi_init_state_msgFIFO                                            |SyncFIFO__parameterized1                             |    154|
2default:default
³
%s*synth2£
Ž|177   |  scemi_mem_inport_buffer_empty_sp                                    |SyncHandshake_26                                     |     20|
2default:default
³
%s*synth2£
Ž|178   |  scemi_mem_inport_buffer_full_sp                                     |SyncHandshake_27                                     |     10|
2default:default
³
%s*synth2£
Ž|179   |  scemi_mem_inport_ending_reset                                       |SyncPulse_28                                         |      6|
2default:default
³
%s*synth2£
Ž|180   |  scemi_mem_inport_next_sp                                            |SyncHandshake_29                                     |     18|
2default:default
³
%s*synth2£
Ž|181   |  scemi_mem_inport_starting_reset                                     |SyncPulse_30                                         |      5|
2default:default
³
%s*synth2£
Ž|182   |  scemi_mem_inport_wait_sp                                            |SyncHandshake_31                                     |     10|
2default:default
³
%s*synth2£
Ž|183   |  scemi_mem_res_fifo                                                  |SyncFIFO__parameterized2                             |    582|
2default:default
³
%s*synth2£
Ž|184   |  scemi_network_status                                                |MakeResetA__parameterized1                           |      9|
2default:default
³
%s*synth2£
Ž|185   |    rstSync                                                           |SyncResetA__parameterized4                           |      8|
2default:default
³
%s*synth2£
Ž|186   |  scemi_pcie_ep                                                       |xilinx_v7_pcie_wrapper                               |  10392|
2default:default
³
%s*synth2£
Ž|187   |    \ext_clk.pipe_clock_i                                             |pcie_7x_v1_10_pipe_clock                             |     29|
2default:default
³
%s*synth2£
Ž|188   |    pcie_7x_v1_10_i                                                   |pcie_7x_v1_10                                        |  10363|
2default:default
³
%s*synth2£
Ž|189   |      gt_top_i                                                        |pcie_7x_v1_10_gt_top                                 |   9386|
2default:default
³
%s*synth2£
Ž|190   |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x                  |     56|
2default:default
³
%s*synth2£
Ž|191   |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_70               |     53|
2default:default
³
%s*synth2£
Ž|192   |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_71               |     55|
2default:default
³
%s*synth2£
Ž|193   |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_72               |     53|
2default:default
³
%s*synth2£
Ž|194   |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_73               |     52|
2default:default
³
%s*synth2£
Ž|195   |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_74               |     53|
2default:default
³
%s*synth2£
Ž|196   |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_75               |     53|
2default:default
³
%s*synth2£
Ž|197   |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst             |pcie_7x_v1_10_gt_rx_valid_filter_7x_76               |     53|
2default:default
³
%s*synth2£
Ž|198   |        pipe_wrapper_i                                                |pcie_7x_v1_10_pipe_wrapper                           |   8947|
2default:default
³
%s*synth2£
Ž|199   |          \pipe_lane[0].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper                             |      4|
2default:default
³
%s*synth2£
Ž|200   |          \pipe_lane[0].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp                               |    152|
2default:default
³
%s*synth2£
Ž|201   |          \pipe_lane[0].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq                                |    544|
2default:default
³
%s*synth2£
Ž|202   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_127                          |    202|
2default:default
³
%s*synth2£
Ž|203   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i              |pcie_7x_v1_10_qpll_drp                               |    142|
2default:default
³
%s*synth2£
Ž|204   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i          |pcie_7x_v1_10_qpll_wrapper                           |      1|
2default:default
³
%s*synth2£
Ž|205   |          \pipe_lane[0].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate                              |    155|
2default:default
³
%s*synth2£
Ž|206   |          \pipe_lane[0].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync                              |     63|
2default:default
³
%s*synth2£
Ž|207   |          \pipe_lane[0].pipe_user_i                                   |pcie_7x_v1_10_pipe_user                              |    120|
2default:default
³
%s*synth2£
Ž|208   |          \pipe_lane[1].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_77                          |      4|
2default:default
³
%s*synth2£
Ž|209   |          \pipe_lane[1].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_78                            |    152|
2default:default
³
%s*synth2£
Ž|210   |          \pipe_lane[1].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_79                             |    544|
2default:default
³
%s*synth2£
Ž|211   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_126                          |    202|
2default:default
³
%s*synth2£
Ž|212   |          \pipe_lane[1].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_80                           |    155|
2default:default
³
%s*synth2£
Ž|213   |          \pipe_lane[1].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_81                           |     58|
2default:default
³
%s*synth2£
Ž|214   |          \pipe_lane[1].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_82                           |    122|
2default:default
³
%s*synth2£
Ž|215   |          \pipe_lane[2].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_83                          |      4|
2default:default
³
%s*synth2£
Ž|216   |          \pipe_lane[2].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_84                            |    152|
2default:default
³
%s*synth2£
Ž|217   |          \pipe_lane[2].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_85                             |    544|
2default:default
³
%s*synth2£
Ž|218   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_125                          |    202|
2default:default
³
%s*synth2£
Ž|219   |          \pipe_lane[2].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_86                           |    155|
2default:default
³
%s*synth2£
Ž|220   |          \pipe_lane[2].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_87                           |     58|
2default:default
³
%s*synth2£
Ž|221   |          \pipe_lane[2].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_88                           |    122|
2default:default
³
%s*synth2£
Ž|222   |          \pipe_lane[3].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_89                          |      4|
2default:default
³
%s*synth2£
Ž|223   |          \pipe_lane[3].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_90                            |    152|
2default:default
³
%s*synth2£
Ž|224   |          \pipe_lane[3].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_91                             |    544|
2default:default
³
%s*synth2£
Ž|225   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_124                          |    202|
2default:default
³
%s*synth2£
Ž|226   |          \pipe_lane[3].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_92                           |    155|
2default:default
³
%s*synth2£
Ž|227   |          \pipe_lane[3].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_93                           |     58|
2default:default
³
%s*synth2£
Ž|228   |          \pipe_lane[3].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_94                           |    126|
2default:default
³
%s*synth2£
Ž|229   |          \pipe_lane[4].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_95                          |      4|
2default:default
³
%s*synth2£
Ž|230   |          \pipe_lane[4].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_96                            |    152|
2default:default
³
%s*synth2£
Ž|231   |          \pipe_lane[4].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_97                             |    544|
2default:default
³
%s*synth2£
Ž|232   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_123                          |    202|
2default:default
³
%s*synth2£
Ž|233   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i              |pcie_7x_v1_10_qpll_drp_98                            |    144|
2default:default
³
%s*synth2£
Ž|234   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i          |pcie_7x_v1_10_qpll_wrapper_99                        |      1|
2default:default
³
%s*synth2£
Ž|235   |          \pipe_lane[4].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_100                          |    155|
2default:default
³
%s*synth2£
Ž|236   |          \pipe_lane[4].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_101                          |     58|
2default:default
³
%s*synth2£
Ž|237   |          \pipe_lane[4].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_102                          |    121|
2default:default
³
%s*synth2£
Ž|238   |          \pipe_lane[5].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_103                         |      8|
2default:default
³
%s*synth2£
Ž|239   |          \pipe_lane[5].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_104                           |    152|
2default:default
³
%s*synth2£
Ž|240   |          \pipe_lane[5].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_105                            |    544|
2default:default
³
%s*synth2£
Ž|241   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_122                          |    202|
2default:default
³
%s*synth2£
Ž|242   |          \pipe_lane[5].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_106                          |    155|
2default:default
³
%s*synth2£
Ž|243   |          \pipe_lane[5].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_107                          |     58|
2default:default
³
%s*synth2£
Ž|244   |          \pipe_lane[5].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_108                          |    121|
2default:default
³
%s*synth2£
Ž|245   |          \pipe_lane[6].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_109                         |      8|
2default:default
³
%s*synth2£
Ž|246   |          \pipe_lane[6].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_110                           |    152|
2default:default
³
%s*synth2£
Ž|247   |          \pipe_lane[6].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_111                            |    544|
2default:default
³
%s*synth2£
Ž|248   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan_121                          |    202|
2default:default
³
%s*synth2£
Ž|249   |          \pipe_lane[6].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_112                          |    155|
2default:default
³
%s*synth2£
Ž|250   |          \pipe_lane[6].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_113                          |     58|
2default:default
³
%s*synth2£
Ž|251   |          \pipe_lane[6].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_114                          |    125|
2default:default
³
%s*synth2£
Ž|252   |          \pipe_lane[7].gt_wrapper_i                                  |pcie_7x_v1_10_gt_wrapper_115                         |      4|
2default:default
³
%s*synth2£
Ž|253   |          \pipe_lane[7].pipe_drp.pipe_drp_i                           |pcie_7x_v1_10_pipe_drp_116                           |    153|
2default:default
³
%s*synth2£
Ž|254   |          \pipe_lane[7].pipe_eq.pipe_eq_i                             |pcie_7x_v1_10_pipe_eq_117                            |    544|
2default:default
³
%s*synth2£
Ž|255   |            rxeq_scan_i                                               |pcie_7x_v1_10_rxeq_scan                              |    202|
2default:default
³
%s*synth2£
Ž|256   |          \pipe_lane[7].pipe_rate.pipe_rate_i                         |pcie_7x_v1_10_pipe_rate_118                          |    155|
2default:default
³
%s*synth2£
Ž|257   |          \pipe_lane[7].pipe_sync_i                                   |pcie_7x_v1_10_pipe_sync_119                          |     61|
2default:default
³
%s*synth2£
Ž|258   |          \pipe_lane[7].pipe_user_i                                   |pcie_7x_v1_10_pipe_user_120                          |    122|
2default:default
³
%s*synth2£
Ž|259   |          \pipe_reset.pipe_reset_i                                    |pcie_7x_v1_10_pipe_reset                             |    259|
2default:default
³
%s*synth2£
Ž|260   |          \qpll_reset.qpll_reset_i                                    |pcie_7x_v1_10_qpll_reset                             |     98|
2default:default
³
%s*synth2£
Ž|261   |      pcie_top_i                                                      |pcie_7x_v1_10_pcie_top                               |    968|
2default:default
³
%s*synth2£
Ž|262   |        axi_basic_top                                                 |pcie_7x_v1_10_axi_basic_top                          |    507|
2default:default
³
%s*synth2£
Ž|263   |          rx_inst                                                     |pcie_7x_v1_10_axi_basic_rx                           |    389|
2default:default
³
%s*synth2£
Ž|264   |            rx_null_gen_inst                                          |pcie_7x_v1_10_axi_basic_rx_null_gen                  |     59|
2default:default
³
%s*synth2£
Ž|265   |            rx_pipeline_inst                                          |pcie_7x_v1_10_axi_basic_rx_pipeline                  |    330|
2default:default
³
%s*synth2£
Ž|266   |          tx_inst                                                     |pcie_7x_v1_10_axi_basic_tx                           |    118|
2default:default
³
%s*synth2£
Ž|267   |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                       |pcie_7x_v1_10_axi_basic_tx_thrtl_ctl                 |     42|
2default:default
³
%s*synth2£
Ž|268   |            tx_pipeline_inst                                          |pcie_7x_v1_10_axi_basic_tx_pipeline                  |     76|
2default:default
³
%s*synth2£
Ž|269   |        pcie_7x_i                                                     |pcie_7x_v1_10_pcie_7x                                |     39|
2default:default
³
%s*synth2£
Ž|270   |          pcie_bram_top                                               |pcie_7x_v1_10_pcie_bram_top_7x                       |      8|
2default:default
³
%s*synth2£
Ž|271   |            pcie_brams_rx                                             |pcie_7x_v1_10_pcie_brams_7x                          |      4|
2default:default
³
%s*synth2£
Ž|272   |              \brams[0].ram                                           |pcie_7x_v1_10_pcie_bram_7x_62                        |      1|
2default:default
³
%s*synth2£
Ž|273   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_69                                    |      1|
2default:default
³
%s*synth2£
Ž|274   |              \brams[1].ram                                           |pcie_7x_v1_10_pcie_bram_7x_63                        |      1|
2default:default
³
%s*synth2£
Ž|275   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_68                                    |      1|
2default:default
³
%s*synth2£
Ž|276   |              \brams[2].ram                                           |pcie_7x_v1_10_pcie_bram_7x_64                        |      1|
2default:default
³
%s*synth2£
Ž|277   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_67                                    |      1|
2default:default
³
%s*synth2£
Ž|278   |              \brams[3].ram                                           |pcie_7x_v1_10_pcie_bram_7x_65                        |      1|
2default:default
³
%s*synth2£
Ž|279   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_66                                    |      1|
2default:default
³
%s*synth2£
Ž|280   |            pcie_brams_tx                                             |pcie_7x_v1_10_pcie_brams_7x_55                       |      4|
2default:default
³
%s*synth2£
Ž|281   |              \brams[0].ram                                           |pcie_7x_v1_10_pcie_bram_7x                           |      1|
2default:default
³
%s*synth2£
Ž|282   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_61                                    |      1|
2default:default
³
%s*synth2£
Ž|283   |              \brams[1].ram                                           |pcie_7x_v1_10_pcie_bram_7x_56                        |      1|
2default:default
³
%s*synth2£
Ž|284   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_60                                    |      1|
2default:default
³
%s*synth2£
Ž|285   |              \brams[2].ram                                           |pcie_7x_v1_10_pcie_bram_7x_57                        |      1|
2default:default
³
%s*synth2£
Ž|286   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO_59                                    |      1|
2default:default
³
%s*synth2£
Ž|287   |              \brams[3].ram                                           |pcie_7x_v1_10_pcie_bram_7x_58                        |      1|
2default:default
³
%s*synth2£
Ž|288   |                \use_tdp.ramb36                                       |BRAM_TDP_MACRO                                       |      1|
2default:default
³
%s*synth2£
Ž|289   |        pcie_pipe_pipeline_i                                          |pcie_7x_v1_10_pcie_pipe_pipeline                     |    405|
2default:default
³
%s*synth2£
Ž|290   |          \pipe_2_lane.pipe_lane_1_i                                  |pcie_7x_v1_10_pcie_pipe_lane                         |     48|
2default:default
³
%s*synth2£
Ž|291   |          \pipe_4_lane.pipe_lane_2_i                                  |pcie_7x_v1_10_pcie_pipe_lane_48                      |     48|
2default:default
³
%s*synth2£
Ž|292   |          \pipe_4_lane.pipe_lane_3_i                                  |pcie_7x_v1_10_pcie_pipe_lane_49                      |     48|
2default:default
³
%s*synth2£
Ž|293   |          \pipe_8_lane.pipe_lane_4_i                                  |pcie_7x_v1_10_pcie_pipe_lane_50                      |     48|
2default:default
³
%s*synth2£
Ž|294   |          \pipe_8_lane.pipe_lane_5_i                                  |pcie_7x_v1_10_pcie_pipe_lane_51                      |     48|
2default:default
³
%s*synth2£
Ž|295   |          \pipe_8_lane.pipe_lane_6_i                                  |pcie_7x_v1_10_pcie_pipe_lane_52                      |     48|
2default:default
³
%s*synth2£
Ž|296   |          \pipe_8_lane.pipe_lane_7_i                                  |pcie_7x_v1_10_pcie_pipe_lane_53                      |     48|
2default:default
³
%s*synth2£
Ž|297   |          pipe_lane_0_i                                               |pcie_7x_v1_10_pcie_pipe_lane_54                      |     48|
2default:default
³
%s*synth2£
Ž|298   |          pipe_misc_i                                                 |pcie_7x_v1_10_pcie_pipe_misc                         |     21|
2default:default
³
%s*synth2£
Ž|299   |  scemi_reqFifo                                                       |SyncFIFO1_32                                         |    553|
2default:default
³
%s*synth2£
Ž|300   |  scemi_respFifo                                                      |SyncFIFO1__parameterized0_33                         |   1036|
2default:default
³
%s*synth2£
Ž|301   |  scemi_rstgen_inv_rstgen                                             |MakeResetA_34                                        |      7|
2default:default
³
%s*synth2£
Ž|302   |    rstSync                                                           |SyncResetA_47                                        |      6|
2default:default
³
%s*synth2£
Ž|303   |  scemi_scemi_clkgen_fRequest                                         |FIFO2__parameterized9                                |    281|
2default:default
³
%s*synth2£
Ž|304   |  scemi_scemi_clkgen_fResponse                                        |FIFO2__parameterized10                               |     57|
2default:default
³
%s*synth2£
Ž|305   |  scemi_shutdown_ctrl_in_buffer_empty_sp                              |SyncHandshake_35                                     |     12|
2default:default
³
%s*synth2£
Ž|306   |  scemi_shutdown_ctrl_in_buffer_full_sp                               |SyncHandshake_36                                     |     10|
2default:default
³
%s*synth2£
Ž|307   |  scemi_shutdown_ctrl_in_ending_reset                                 |SyncPulse_37                                         |      6|
2default:default
³
%s*synth2£
Ž|308   |  scemi_shutdown_ctrl_in_next_sp                                      |SyncHandshake_38                                     |     13|
2default:default
³
%s*synth2£
Ž|309   |  scemi_shutdown_ctrl_in_starting_reset                               |SyncPulse_39                                         |      5|
2default:default
³
%s*synth2£
Ž|310   |  scemi_shutdown_ctrl_in_wait_sp                                      |SyncHandshake_40                                     |     11|
2default:default
³
%s*synth2£
Ž|311   |  scemi_shutdown_ctrl_out_finished                                    |SyncHandshake_41                                     |      8|
2default:default
³
%s*synth2£
Ž|312   |  scemi_shutdown_ctrl_out_next                                        |SyncHandshake_42                                     |      9|
2default:default
³
%s*synth2£
Ž|313   |  scemi_tohost_outport_finished                                       |SyncHandshake_43                                     |    253|
2default:default
³
%s*synth2£
Ž|314   |  scemi_tohost_outport_next                                           |SyncHandshake_44                                     |     10|
2default:default
³
%s*synth2£
Ž|315   |  scemi_tohost_res_fifo                                               |SyncFIFO__parameterized3                             |     53|
2default:default
³
%s*synth2£
Ž|316   |  scemi_uclkgen                                                       |MakeClock_45                                         |      5|
2default:default
³
%s*synth2£
Ž|317   |  scemi_user_reset_half                                               |SyncResetA__parameterized0_46                        |      4|
2default:default
³
%s*synth2£
Ž+------+----------------------------------------------------------------------+-----------------------------------------------------+-------+
2default:default
¨
%s*synth2˜
ƒFinished Writing Synthesis Report : Time (s): cpu = 00:36:15 ; elapsed = 00:37:40 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 4141 warnings.
2default:default
¦
%s*synth2–
Synthesis Optimization Complete : Time (s): cpu = 00:36:15 ; elapsed = 00:37:46 . Memory (MB): peak = 4039.809 ; gain = 3421.488
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
6032default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
32default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
662default:defaultZ31-138
ß
!Unisim Transformation Summary:
%s111*project2¢
  A total of 418 instances were transformed.
  INV => LUT1: 8 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 335 instances
  SRLC32E => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Á
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
11302default:default2
4522default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:37:262default:default2
00:39:122default:default2
4039.8122default:default2
3313.5392default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:142default:default2
00:00:252default:default2
4039.8122default:default2
0.0002default:defaultZ17-268
|
preport_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4039.812 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sat Mar 12 14:47:20 20162default:defaultZ17-206