<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='265' ll='267' type='llvm::SlotIndex llvm::LiveIntervals::InsertMachineInstrInMaps(llvm::MachineInstr &amp; MI)'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller18hoistSpillInsideBBERN4llvm12LiveIntervalERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='887' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='475' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1120' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='334' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1582' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='231' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='239' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='240' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='292' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='312' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='313' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='316' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='363' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='385' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='251' u='c' c='_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='559' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='560' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='633' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='650' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='661' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='672' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='891' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='711' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='712' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='897' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='129' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='542' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='619' u='c' c='_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753'/>
