[View]
Entity=testbench_for_fpga
Architecture=
TopLevelType=2
[file:.\src\fpga.vhd]
Enabled=1
[file:.\src\final_proj_package.vhd]
Enabled=1
[file:.\src\network.vhd]
Enabled=1
[file:.\src\TestBench\fpga_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fpga_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\untitle1d.asdb]
Enabled=1
[file:.\src\untitle1d.awc]
Enabled=1
