# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Shift_register_N.srcs/sources_1/new/Shift_register_behavioural.vhd" \
"../../../../Shift_register_N.srcs/sim_1/new/tb_shift_register_behavioural.vhd" \

# Do not sort compile order
nosort
