

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_156_7'
================================================================
* Date:           Wed Jun 11 23:52:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|      131|  40.000 ns|  1.310 us|    2|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_156_7  |        2|      129|         3|          1|          1|  1 ~ 128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_83_p2   |         +|   0|  0|  15|           8|           1|
    |sub_ln159_fu_105_p2  |         -|   0|  0|  39|          32|          32|
    |icmp_ln156_fu_77_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          49|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_36                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |i_fu_36                                        |   8|   0|    8|          0|
    |layer3_activations_addr_reg_126                |   7|   0|    7|          0|
    |layer3_activations_addr_reg_126_pp0_iter1_reg  |   7|   0|    7|          0|
    |sub_ln159_reg_132                              |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  59|   0|   59|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_156_7|  return value|
|empty                        |   in|    8|     ap_none|                                  empty|        scalar|
|layer3_activations_address0  |  out|    7|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_we0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_d0        |  out|   32|   ap_memory|                     layer3_activations|         array|
|layer3_activations_address1  |  out|    7|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce1       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_q1        |   in|   32|   ap_memory|                     layer3_activations|         array|
|colsW2                       |   in|   32|     ap_none|                                 colsW2|        scalar|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

