# Verilog-Practice
This repository includes some exercises about Verilog.

## Verilog
### Combinational Logic
- [BCD-to-7-segment Convertor](System_Modeling/BCD-to-7-segment_Convertor/)
- [74381 ALU Chip](System_Modeling/74381_ALU_Chip/)
- [BCD Adder](System_Modeling/BCD_Adder/)
- [Cascaded 32-bit Adder using 4-bit Carry Lookahead Adder](System_Modeling/Cascaded_32-bit_Adder/)

### Sequential Logic
- Coding and Communication
  - [4-bit Hamming Code](./FSM_and_FSMD/HammingCode/)
  - [Run-Length Encoder](./FSM_and_FSMD/RunLengthEncoder/)
  - [Cyclic Redundancy Check (CRC)](./FSM_and_FSMD/CRC8/)
  - [Receiving Controller](./FSM_and_FSMD/ReceivingController/)
- [Auto Coffee Teller Controller](./FSM_and_FSMD/CoffeeTeller/)
- [8-bit Comparator (serial input, LSB first)](./FSM_and_FSMD/Comparator/)
- [Cyclic Color Light](./FSM_and_FSMD/CyclicColorLight/)
- [Alarm System](./FSM_and_FSMD/AlarmSystem/)
- [Sequence Detector of a pair of two binary inputs](./FSM_and_FSMD/SequenceDetector/)
- [Traffic Lamps Controller](./FSM_and_FSMD/TrafficLamps/)
- [Factorial using FSMD](./FSM_and_FSMD/Factorial/)
- [Button Detection and Debouncing](./FSM_and_FSMD/ButtonDetection/)

### Testbench
- [Generate waveform](System_Modeling/Testbench_waveform/)

## HLS