{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590036048814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590036048821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 23:40:48 2020 " "Processing started: Wed May 20 23:40:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590036048821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036048821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036048821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590036049736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590036049736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/BancoRegistros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "Branch.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Found entity 1: buffer4" {  } { { "buffer4.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlAlu.v(7) " "Verilog HDL information at controlAlu.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590036063595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlAlu " "Found entity 1: controlAlu" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucmemory " "Found entity 1: instrucmemory" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left " "Found entity 1: Shift_left" {  } { { "Shift_left.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext " "Found entity 1: Sing_ext" {  } { { "Sing_ext.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Sing_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadato.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadato.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDato " "Found entity 1: MemoriaDato" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_j.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_J " "Found entity 1: Shift_left_J" {  } { { "Shift_left_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Shift_left_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext_j.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext_J " "Found entity 1: Sing_ext_J" {  } { { "Sing_ext_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Sing_ext_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_j.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_J " "Found entity 1: Mux_J" {  } { { "Mux_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036063800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036063800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590036063883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:Muxa " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:Muxa\"" {  } { { "mips.v" "Muxa" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036063970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_J Mux_J:muxJ " "Elaborating entity \"Mux_J\" for hierarchy \"Mux_J:muxJ\"" {  } { { "mips.v" "muxJ" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036063975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addpc.v 1 1 " "Using design file addpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addpc " "Found entity 1: addpc" {  } { { "addpc.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/addpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590036064046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590036064046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addpc addpc:pcAdd " "Elaborating entity \"addpc\" for hierarchy \"addpc:pcAdd\"" {  } { { "mips.v" "pcAdd" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcounter " "Elaborating entity \"pc\" for hierarchy \"pc:pcounter\"" {  } { { "mips.v" "pcounter" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucmemory instrucmemory:instrucmemory1 " "Elaborating entity \"instrucmemory\" for hierarchy \"instrucmemory:instrucmemory1\"" {  } { { "mips.v" "instrucmemory1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064113 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "502 0 1023 instrucmemory.v(11) " "Verilog HDL warning at instrucmemory.v(11): number of words (502) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1590036064137 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instrucmemory.v(10) " "Verilog HDL warning at instrucmemory.v(10): initial value for variable mem should be constant" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1590036064138 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instrucmemory.v(8) " "Net \"mem\" at instrucmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590036064183 "|mips|instrucmemory:instrucmemory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 buffer1:bufferA " "Elaborating entity \"buffer1\" for hierarchy \"buffer1:bufferA\"" {  } { { "mips.v" "bufferA" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros BancoRegistros:Br " "Elaborating entity \"BancoRegistros\" for hierarchy \"BancoRegistros:Br\"" {  } { { "mips.v" "Br" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:control\"" {  } { { "mips.v" "control" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left_J Shift_left_J:Shift2 " "Elaborating entity \"Shift_left_J\" for hierarchy \"Shift_left_J:Shift2\"" {  } { { "mips.v" "Shift2" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext_J Sing_ext_J:Sing2 " "Elaborating entity \"Sing_ext_J\" for hierarchy \"Sing_ext_J:Sing2\"" {  } { { "mips.v" "Sing2" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext Sing_ext:sing_ext1 " "Elaborating entity \"Sing_ext\" for hierarchy \"Sing_ext:sing_ext1\"" {  } { { "mips.v" "sing_ext1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 buffer2:bufferb " "Elaborating entity \"buffer2\" for hierarchy \"buffer2:bufferb\"" {  } { { "mips.v" "bufferb" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left Shift_left:sleft " "Elaborating entity \"Shift_left\" for hierarchy \"Shift_left:sleft\"" {  } { { "mips.v" "sleft" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:Muxb " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:Muxb\"" {  } { { "mips.v" "Muxb" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:Muxc " "Elaborating entity \"Mux3\" for hierarchy \"Mux3:Muxc\"" {  } { { "mips.v" "Muxc" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlAlu controlAlu:controlalu1 " "Elaborating entity \"controlAlu\" for hierarchy \"controlAlu:controlalu1\"" {  } { { "mips.v" "controlalu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064405 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida controlAlu.v(7) " "Verilog HDL Always Construct warning at controlAlu.v(7): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590036064406 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] controlAlu.v(47) " "Inferred latch for \"salida\[0\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036064406 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] controlAlu.v(47) " "Inferred latch for \"salida\[1\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036064407 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] controlAlu.v(47) " "Inferred latch for \"salida\[2\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036064407 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] controlAlu.v(47) " "Inferred latch for \"salida\[3\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036064407 "|mips|controlAlu:controlalu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:leadder " "Elaborating entity \"Adder\" for hierarchy \"Adder:leadder\"" {  } { { "mips.v" "leadder" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 buffer3:bufferc " "Elaborating entity \"buffer3\" for hierarchy \"buffer3:bufferc\"" {  } { { "mips.v" "bufferc" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch1 " "Elaborating entity \"branch\" for hierarchy \"branch:branch1\"" {  } { { "mips.v" "branch1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDato MemoriaDato:MemDato " "Elaborating entity \"MemoriaDato\" for hierarchy \"MemoriaDato:MemDato\"" {  } { { "mips.v" "MemDato" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer4 buffer4:bufferd " "Elaborating entity \"buffer4\" for hierarchy \"buffer4:bufferd\"" {  } { { "mips.v" "bufferd" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:Mux_4 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:Mux_4\"" {  } { { "mips.v" "Mux_4" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036064470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg " "Generated suppressed messages file C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036065366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590036065655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590036065655 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590036065785 "|mips|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590036065785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590036065785 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590036065785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590036065785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590036065878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 23:41:05 2020 " "Processing ended: Wed May 20 23:41:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590036065878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590036065878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590036065878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590036065878 ""}
