-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition"

-- DATE "12/13/2019 12:37:24"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	AoA_estimator IS
    PORT (
	i_CLK : IN std_logic;
	i_ADC1 : IN std_logic_vector(11 DOWNTO 0);
	i_ADC2 : IN std_logic_vector(11 DOWNTO 0);
	i_ADC3 : IN std_logic_vector(11 DOWNTO 0);
	o_Real1 : OUT std_logic_vector(26 DOWNTO 0);
	o_Real2 : OUT std_logic_vector(26 DOWNTO 0);
	o_Real3 : OUT std_logic_vector(26 DOWNTO 0);
	o_Imag1 : OUT std_logic_vector(26 DOWNTO 0);
	o_Imag2 : OUT std_logic_vector(26 DOWNTO 0);
	o_Imag3 : OUT std_logic_vector(26 DOWNTO 0);
	o_NEW_RESULT : OUT std_logic_vector(2 DOWNTO 0)
	);
END AoA_estimator;

-- Design Ports Information
-- o_Real1[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[6]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[9]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[10]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[13]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[15]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[16]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[18]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[19]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[20]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[21]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[22]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[23]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[24]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[25]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real1[26]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[5]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[7]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[8]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[9]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[10]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[11]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[12]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[13]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[15]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[16]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[17]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[18]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[19]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[21]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[22]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[23]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[24]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[25]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real2[26]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[13]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[15]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[16]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[17]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[18]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[19]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[21]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[23]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[24]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[25]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Real3[26]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[2]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[3]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[4]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[7]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[9]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[12]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[14]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[15]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[16]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[17]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[18]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[19]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[20]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[21]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[22]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[23]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[24]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[25]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag1[26]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[6]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[7]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[8]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[9]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[10]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[12]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[13]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[14]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[16]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[17]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[18]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[19]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[20]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[21]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[23]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[24]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[25]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag2[26]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[8]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[9]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[10]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[11]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[12]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[13]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[14]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[16]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[17]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[18]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[19]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[20]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[21]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[22]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[23]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[24]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[25]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Imag3[26]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_NEW_RESULT[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_NEW_RESULT[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_NEW_RESULT[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_CLK	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[4]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[6]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[8]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[9]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC1[11]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[5]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[8]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[9]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[10]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC2[11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[5]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_ADC3[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF AoA_estimator IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_CLK : std_logic;
SIGNAL ww_i_ADC1 : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_i_ADC2 : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_i_ADC3 : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_o_Real1 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_Real2 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_Real3 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_Imag1 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_Imag2 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_Imag3 : std_logic_vector(26 DOWNTO 0);
SIGNAL ww_o_NEW_RESULT : std_logic_vector(2 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \i_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \o_Real1[0]~output_o\ : std_logic;
SIGNAL \o_Real1[1]~output_o\ : std_logic;
SIGNAL \o_Real1[2]~output_o\ : std_logic;
SIGNAL \o_Real1[3]~output_o\ : std_logic;
SIGNAL \o_Real1[4]~output_o\ : std_logic;
SIGNAL \o_Real1[5]~output_o\ : std_logic;
SIGNAL \o_Real1[6]~output_o\ : std_logic;
SIGNAL \o_Real1[7]~output_o\ : std_logic;
SIGNAL \o_Real1[8]~output_o\ : std_logic;
SIGNAL \o_Real1[9]~output_o\ : std_logic;
SIGNAL \o_Real1[10]~output_o\ : std_logic;
SIGNAL \o_Real1[11]~output_o\ : std_logic;
SIGNAL \o_Real1[12]~output_o\ : std_logic;
SIGNAL \o_Real1[13]~output_o\ : std_logic;
SIGNAL \o_Real1[14]~output_o\ : std_logic;
SIGNAL \o_Real1[15]~output_o\ : std_logic;
SIGNAL \o_Real1[16]~output_o\ : std_logic;
SIGNAL \o_Real1[17]~output_o\ : std_logic;
SIGNAL \o_Real1[18]~output_o\ : std_logic;
SIGNAL \o_Real1[19]~output_o\ : std_logic;
SIGNAL \o_Real1[20]~output_o\ : std_logic;
SIGNAL \o_Real1[21]~output_o\ : std_logic;
SIGNAL \o_Real1[22]~output_o\ : std_logic;
SIGNAL \o_Real1[23]~output_o\ : std_logic;
SIGNAL \o_Real1[24]~output_o\ : std_logic;
SIGNAL \o_Real1[25]~output_o\ : std_logic;
SIGNAL \o_Real1[26]~output_o\ : std_logic;
SIGNAL \o_Real2[0]~output_o\ : std_logic;
SIGNAL \o_Real2[1]~output_o\ : std_logic;
SIGNAL \o_Real2[2]~output_o\ : std_logic;
SIGNAL \o_Real2[3]~output_o\ : std_logic;
SIGNAL \o_Real2[4]~output_o\ : std_logic;
SIGNAL \o_Real2[5]~output_o\ : std_logic;
SIGNAL \o_Real2[6]~output_o\ : std_logic;
SIGNAL \o_Real2[7]~output_o\ : std_logic;
SIGNAL \o_Real2[8]~output_o\ : std_logic;
SIGNAL \o_Real2[9]~output_o\ : std_logic;
SIGNAL \o_Real2[10]~output_o\ : std_logic;
SIGNAL \o_Real2[11]~output_o\ : std_logic;
SIGNAL \o_Real2[12]~output_o\ : std_logic;
SIGNAL \o_Real2[13]~output_o\ : std_logic;
SIGNAL \o_Real2[14]~output_o\ : std_logic;
SIGNAL \o_Real2[15]~output_o\ : std_logic;
SIGNAL \o_Real2[16]~output_o\ : std_logic;
SIGNAL \o_Real2[17]~output_o\ : std_logic;
SIGNAL \o_Real2[18]~output_o\ : std_logic;
SIGNAL \o_Real2[19]~output_o\ : std_logic;
SIGNAL \o_Real2[20]~output_o\ : std_logic;
SIGNAL \o_Real2[21]~output_o\ : std_logic;
SIGNAL \o_Real2[22]~output_o\ : std_logic;
SIGNAL \o_Real2[23]~output_o\ : std_logic;
SIGNAL \o_Real2[24]~output_o\ : std_logic;
SIGNAL \o_Real2[25]~output_o\ : std_logic;
SIGNAL \o_Real2[26]~output_o\ : std_logic;
SIGNAL \o_Real3[0]~output_o\ : std_logic;
SIGNAL \o_Real3[1]~output_o\ : std_logic;
SIGNAL \o_Real3[2]~output_o\ : std_logic;
SIGNAL \o_Real3[3]~output_o\ : std_logic;
SIGNAL \o_Real3[4]~output_o\ : std_logic;
SIGNAL \o_Real3[5]~output_o\ : std_logic;
SIGNAL \o_Real3[6]~output_o\ : std_logic;
SIGNAL \o_Real3[7]~output_o\ : std_logic;
SIGNAL \o_Real3[8]~output_o\ : std_logic;
SIGNAL \o_Real3[9]~output_o\ : std_logic;
SIGNAL \o_Real3[10]~output_o\ : std_logic;
SIGNAL \o_Real3[11]~output_o\ : std_logic;
SIGNAL \o_Real3[12]~output_o\ : std_logic;
SIGNAL \o_Real3[13]~output_o\ : std_logic;
SIGNAL \o_Real3[14]~output_o\ : std_logic;
SIGNAL \o_Real3[15]~output_o\ : std_logic;
SIGNAL \o_Real3[16]~output_o\ : std_logic;
SIGNAL \o_Real3[17]~output_o\ : std_logic;
SIGNAL \o_Real3[18]~output_o\ : std_logic;
SIGNAL \o_Real3[19]~output_o\ : std_logic;
SIGNAL \o_Real3[20]~output_o\ : std_logic;
SIGNAL \o_Real3[21]~output_o\ : std_logic;
SIGNAL \o_Real3[22]~output_o\ : std_logic;
SIGNAL \o_Real3[23]~output_o\ : std_logic;
SIGNAL \o_Real3[24]~output_o\ : std_logic;
SIGNAL \o_Real3[25]~output_o\ : std_logic;
SIGNAL \o_Real3[26]~output_o\ : std_logic;
SIGNAL \o_Imag1[0]~output_o\ : std_logic;
SIGNAL \o_Imag1[1]~output_o\ : std_logic;
SIGNAL \o_Imag1[2]~output_o\ : std_logic;
SIGNAL \o_Imag1[3]~output_o\ : std_logic;
SIGNAL \o_Imag1[4]~output_o\ : std_logic;
SIGNAL \o_Imag1[5]~output_o\ : std_logic;
SIGNAL \o_Imag1[6]~output_o\ : std_logic;
SIGNAL \o_Imag1[7]~output_o\ : std_logic;
SIGNAL \o_Imag1[8]~output_o\ : std_logic;
SIGNAL \o_Imag1[9]~output_o\ : std_logic;
SIGNAL \o_Imag1[10]~output_o\ : std_logic;
SIGNAL \o_Imag1[11]~output_o\ : std_logic;
SIGNAL \o_Imag1[12]~output_o\ : std_logic;
SIGNAL \o_Imag1[13]~output_o\ : std_logic;
SIGNAL \o_Imag1[14]~output_o\ : std_logic;
SIGNAL \o_Imag1[15]~output_o\ : std_logic;
SIGNAL \o_Imag1[16]~output_o\ : std_logic;
SIGNAL \o_Imag1[17]~output_o\ : std_logic;
SIGNAL \o_Imag1[18]~output_o\ : std_logic;
SIGNAL \o_Imag1[19]~output_o\ : std_logic;
SIGNAL \o_Imag1[20]~output_o\ : std_logic;
SIGNAL \o_Imag1[21]~output_o\ : std_logic;
SIGNAL \o_Imag1[22]~output_o\ : std_logic;
SIGNAL \o_Imag1[23]~output_o\ : std_logic;
SIGNAL \o_Imag1[24]~output_o\ : std_logic;
SIGNAL \o_Imag1[25]~output_o\ : std_logic;
SIGNAL \o_Imag1[26]~output_o\ : std_logic;
SIGNAL \o_Imag2[0]~output_o\ : std_logic;
SIGNAL \o_Imag2[1]~output_o\ : std_logic;
SIGNAL \o_Imag2[2]~output_o\ : std_logic;
SIGNAL \o_Imag2[3]~output_o\ : std_logic;
SIGNAL \o_Imag2[4]~output_o\ : std_logic;
SIGNAL \o_Imag2[5]~output_o\ : std_logic;
SIGNAL \o_Imag2[6]~output_o\ : std_logic;
SIGNAL \o_Imag2[7]~output_o\ : std_logic;
SIGNAL \o_Imag2[8]~output_o\ : std_logic;
SIGNAL \o_Imag2[9]~output_o\ : std_logic;
SIGNAL \o_Imag2[10]~output_o\ : std_logic;
SIGNAL \o_Imag2[11]~output_o\ : std_logic;
SIGNAL \o_Imag2[12]~output_o\ : std_logic;
SIGNAL \o_Imag2[13]~output_o\ : std_logic;
SIGNAL \o_Imag2[14]~output_o\ : std_logic;
SIGNAL \o_Imag2[15]~output_o\ : std_logic;
SIGNAL \o_Imag2[16]~output_o\ : std_logic;
SIGNAL \o_Imag2[17]~output_o\ : std_logic;
SIGNAL \o_Imag2[18]~output_o\ : std_logic;
SIGNAL \o_Imag2[19]~output_o\ : std_logic;
SIGNAL \o_Imag2[20]~output_o\ : std_logic;
SIGNAL \o_Imag2[21]~output_o\ : std_logic;
SIGNAL \o_Imag2[22]~output_o\ : std_logic;
SIGNAL \o_Imag2[23]~output_o\ : std_logic;
SIGNAL \o_Imag2[24]~output_o\ : std_logic;
SIGNAL \o_Imag2[25]~output_o\ : std_logic;
SIGNAL \o_Imag2[26]~output_o\ : std_logic;
SIGNAL \o_Imag3[0]~output_o\ : std_logic;
SIGNAL \o_Imag3[1]~output_o\ : std_logic;
SIGNAL \o_Imag3[2]~output_o\ : std_logic;
SIGNAL \o_Imag3[3]~output_o\ : std_logic;
SIGNAL \o_Imag3[4]~output_o\ : std_logic;
SIGNAL \o_Imag3[5]~output_o\ : std_logic;
SIGNAL \o_Imag3[6]~output_o\ : std_logic;
SIGNAL \o_Imag3[7]~output_o\ : std_logic;
SIGNAL \o_Imag3[8]~output_o\ : std_logic;
SIGNAL \o_Imag3[9]~output_o\ : std_logic;
SIGNAL \o_Imag3[10]~output_o\ : std_logic;
SIGNAL \o_Imag3[11]~output_o\ : std_logic;
SIGNAL \o_Imag3[12]~output_o\ : std_logic;
SIGNAL \o_Imag3[13]~output_o\ : std_logic;
SIGNAL \o_Imag3[14]~output_o\ : std_logic;
SIGNAL \o_Imag3[15]~output_o\ : std_logic;
SIGNAL \o_Imag3[16]~output_o\ : std_logic;
SIGNAL \o_Imag3[17]~output_o\ : std_logic;
SIGNAL \o_Imag3[18]~output_o\ : std_logic;
SIGNAL \o_Imag3[19]~output_o\ : std_logic;
SIGNAL \o_Imag3[20]~output_o\ : std_logic;
SIGNAL \o_Imag3[21]~output_o\ : std_logic;
SIGNAL \o_Imag3[22]~output_o\ : std_logic;
SIGNAL \o_Imag3[23]~output_o\ : std_logic;
SIGNAL \o_Imag3[24]~output_o\ : std_logic;
SIGNAL \o_Imag3[25]~output_o\ : std_logic;
SIGNAL \o_Imag3[26]~output_o\ : std_logic;
SIGNAL \o_NEW_RESULT[0]~output_o\ : std_logic;
SIGNAL \o_NEW_RESULT[1]~output_o\ : std_logic;
SIGNAL \o_NEW_RESULT[2]~output_o\ : std_logic;
SIGNAL \i_CLK~input_o\ : std_logic;
SIGNAL \i_CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \r_count~2_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \r_count~1_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \r_count~0_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \r_enable~feeder_combout\ : std_logic;
SIGNAL \r_enable~q\ : std_logic;
SIGNAL \INST3_sampler|r_NEW_DATA~q\ : std_logic;
SIGNAL \INST1_Goertzel|reg.state.OUTPUT~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.state.OUTPUT~q\ : std_logic;
SIGNAL \INST1_Goertzel|reg~5_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector142~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~3\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector140~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~5\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector139~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~7\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector138~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~9\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector137~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~11\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector136~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~7_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~13\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector135~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~15\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector134~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~17\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~18_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector133~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~19\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~20_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector132~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~21\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~22_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector131~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~23\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~24_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector130~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~25\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~26_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector129~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~27\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~28_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector128~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~5_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~29\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~30_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector127~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~31\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~32_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector126~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~33\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~34_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector125~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~35\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~36_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector124~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~37\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~38_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector123~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~39\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~40_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector122~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~41\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~42_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector121~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~43\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~44_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector120~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~45\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~46_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector119~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~47\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~48_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector118~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~49\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~50_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector117~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~51\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~52_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector116~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~1_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~53\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~54_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector115~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~55\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~56_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector114~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~57\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~58_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector113~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~59\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~60_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector112~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~3_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~11_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector142~1_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Add2~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector141~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Equal0~9_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector0~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector0~1_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.state.IDLE~q\ : std_logic;
SIGNAL \INST1_Goertzel|reg~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.state.CALCULATE~q\ : std_logic;
SIGNAL \INST1_Goertzel|reg.state.STORE~q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector2~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector108~0_combout\ : std_logic;
SIGNAL \i_ADC1[0]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector110~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector57~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector109~0_combout\ : std_logic;
SIGNAL \i_ADC1[2]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \i_ADC1[4]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector106~0_combout\ : std_logic;
SIGNAL \i_ADC1[5]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector105~0_combout\ : std_logic;
SIGNAL \i_ADC1[6]~input_o\ : std_logic;
SIGNAL \i_ADC1[7]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector103~0_combout\ : std_logic;
SIGNAL \i_ADC1[8]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector102~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector93~0_combout\ : std_logic;
SIGNAL \i_ADC1[10]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector92~0_combout\ : std_logic;
SIGNAL \i_ADC1[11]~input_o\ : std_logic;
SIGNAL \INST1_sampler|r_DATA[11]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector91~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector90~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector89~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector87~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector86~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector85~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector100~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector98~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector94~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \i_ADC1[9]~input_o\ : std_logic;
SIGNAL \i_ADC1[3]~input_o\ : std_logic;
SIGNAL \i_ADC1[1]~input_o\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~1\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~3\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~5\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~7\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~9\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~11\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~13\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~15\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~17\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~19\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~21\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~23\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~25\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~27\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~29\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~31\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~33\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~34_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector95~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector96~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector97~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector99~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector101~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector104~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector107~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector111~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[0]~28\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[1]~30\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[2]~32\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[3]~34\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[4]~36\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[5]~38\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[6]~40\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[7]~42\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[8]~44\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[9]~46\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[10]~48\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[11]~50\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[12]~52\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[13]~54\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[14]~56\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[15]~58\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[16]~60\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[17]~61_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector40~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~32_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[16]~59_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector41~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~30_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[15]~57_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector42~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~28_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[14]~55_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector43~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~26_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[13]~53_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector44~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~24_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[12]~51_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector45~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~22_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[11]~49_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector46~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~35\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~37\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~39\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~41\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~43\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~45\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~47\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~49\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~51\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~52_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Selector88~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[17]~62\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[18]~64\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[19]~66\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[20]~68\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[21]~70\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[22]~72\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[23]~74\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[24]~76\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[25]~78\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[26]~79_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector31~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~50_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[25]~77_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector32~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~48_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[24]~75_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector33~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~46_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[23]~73_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector34~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~44_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[22]~71_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector35~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~42_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[21]~69_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector36~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~40_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[20]~67_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector37~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~38_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[19]~65_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector38~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~20_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[10]~47_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector47~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~36_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[18]~63_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector39~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~18_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[9]~45_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector48~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[8]~43_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector49~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[7]~41_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector50~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[6]~39_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector51~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[5]~37_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector52~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[4]~35_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector53~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[2]~31_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector55~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[1]~29_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector56~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[0]~27_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector57~1_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Add0~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA[3]~33_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector54~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][0]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[0]~27_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][1]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][1]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[0]~28\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[1]~29_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][2]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[1]~30\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[2]~31_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][3]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][3]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[2]~32\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[3]~33_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][4]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[3]~34\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[4]~35_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][5]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][5]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[4]~36\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[5]~37_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][6]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][6]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[5]~38\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[6]~39_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][7]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][7]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[6]~40\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[7]~41_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][8]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][8]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[7]~42\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[8]~43_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][9]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[8]~44\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[9]~45_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][10]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[9]~46\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[10]~47_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][11]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[10]~48\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[11]~49_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][12]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[11]~50\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[12]~51_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][13]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[12]~52\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[13]~53_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][14]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][14]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[13]~54\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[14]~55_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][15]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][15]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[14]~56\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[15]~57_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][16]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][16]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[15]~58\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[16]~59_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][17]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][17]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[16]~60\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[17]~61_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][18]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][18]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[17]~62\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[18]~63_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][19]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][19]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[18]~64\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[19]~65_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][20]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[19]~66\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[20]~67_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][21]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[20]~68\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[21]~69_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][22]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[21]~70\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[22]~71_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][23]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][23]~q\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[22]~72\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[23]~73_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][24]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[23]~74\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[24]~75_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][25]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][25]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[24]~76\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[25]~77_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][26]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.result[0][26]~q\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST1_Goertzel|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[25]~78\ : std_logic;
SIGNAL \INST1_Goertzel|r_Real[26]~79_combout\ : std_logic;
SIGNAL \i_ADC2[3]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector111~0_combout\ : std_logic;
SIGNAL \i_ADC2[2]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \i_ADC2[11]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector105~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector104~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector89~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector88~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector87~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector86~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector103~0_combout\ : std_logic;
SIGNAL \i_ADC2[8]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector102~0_combout\ : std_logic;
SIGNAL \i_ADC2[9]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \i_ADC2[10]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector100~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector99~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector96~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector95~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \i_ADC2[7]~input_o\ : std_logic;
SIGNAL \i_ADC2[6]~input_o\ : std_logic;
SIGNAL \i_ADC2[5]~input_o\ : std_logic;
SIGNAL \i_ADC2[4]~input_o\ : std_logic;
SIGNAL \i_ADC2[1]~input_o\ : std_logic;
SIGNAL \i_ADC2[0]~input_o\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~1\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~3\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~5\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~7\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~9\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~11\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~13\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~15\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~17\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~19\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~21\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~23\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~25\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~27\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~29\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~31\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~33\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~34_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector94~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector97~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector98~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector101~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector106~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector107~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector108~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector109~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector110~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[0]~28\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[1]~30\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[2]~32\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[3]~34\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[4]~36\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[5]~38\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[6]~40\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[7]~42\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[8]~44\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[9]~46\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[10]~48\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[11]~50\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[12]~52\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[13]~54\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[14]~56\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[15]~58\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[16]~60\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[17]~61_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector40~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~32_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[16]~59_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector41~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~30_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[15]~57_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector42~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~28_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[14]~55_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector43~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~26_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[13]~53_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector44~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~24_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[12]~51_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector45~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~22_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[11]~49_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector46~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~20_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[10]~47_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector47~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~18_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[9]~45_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector48~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~16_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[8]~43_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector49~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~35\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~37\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~39\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~41\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~43\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~45\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~47\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~49\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~51\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~52_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector85~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector90~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector91~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Selector92~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector93~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[17]~62\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[18]~64\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[19]~66\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[20]~68\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[21]~70\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[22]~72\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[23]~74\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[24]~76\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[25]~78\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[26]~79_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector31~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~50_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[25]~77_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector32~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~48_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[24]~75_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector33~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~46_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[23]~73_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector34~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~44_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[22]~71_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector35~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~42_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[21]~69_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector36~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~40_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[20]~67_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector37~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[7]~41_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector50~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[6]~39_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector51~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~38_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[19]~65_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector38~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[5]~37_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector52~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~36_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[18]~63_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector39~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[4]~35_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector53~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[2]~31_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector55~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[1]~29_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector56~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[0]~27_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector57~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Add0~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA[3]~33_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Selector54~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][0]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[0]~27_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][1]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[0]~28\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[1]~29_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][2]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[1]~30\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[2]~31_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][3]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[2]~32\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[3]~33_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][4]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[3]~34\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[4]~35_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][5]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][5]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[4]~36\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[5]~37_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][6]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][6]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[5]~38\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[6]~39_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][7]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][7]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[6]~40\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[7]~41_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][8]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[7]~42\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[8]~43_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][9]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][9]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[8]~44\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[9]~45_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][10]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][10]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[9]~46\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[10]~47_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][11]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][11]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[10]~48\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[11]~49_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][12]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][12]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[11]~50\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[12]~51_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][13]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[12]~52\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[13]~53_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][14]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[13]~54\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[14]~55_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][15]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][15]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[14]~56\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[15]~57_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][16]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][16]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[15]~58\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[16]~59_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][17]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[16]~60\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[17]~61_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][18]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[17]~62\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[18]~63_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][19]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[18]~64\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[19]~65_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][20]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][20]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[19]~66\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[20]~67_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][21]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][21]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[20]~68\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[21]~69_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][22]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[21]~70\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[22]~71_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][23]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][23]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[22]~72\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[23]~73_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][24]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][24]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[23]~74\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[24]~75_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][25]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][25]~q\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[24]~76\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[25]~77_combout\ : std_logic;
SIGNAL \INST2_Goertzel|reg.result[0][26]~q\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST2_Goertzel|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[25]~78\ : std_logic;
SIGNAL \INST2_Goertzel|r_Real[26]~79_combout\ : std_logic;
SIGNAL \i_ADC3[3]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector111~0_combout\ : std_logic;
SIGNAL \i_ADC3[0]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \i_ADC3[2]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector105~0_combout\ : std_logic;
SIGNAL \i_ADC3[11]~input_o\ : std_logic;
SIGNAL \INST3_sampler|r_DATA[11]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector104~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector103~0_combout\ : std_logic;
SIGNAL \i_ADC3[8]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector102~0_combout\ : std_logic;
SIGNAL \i_ADC3[9]~input_o\ : std_logic;
SIGNAL \i_ADC3[10]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector89~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector88~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector87~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector86~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector85~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector100~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector99~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector96~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector95~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \i_ADC3[7]~input_o\ : std_logic;
SIGNAL \i_ADC3[6]~input_o\ : std_logic;
SIGNAL \i_ADC3[5]~input_o\ : std_logic;
SIGNAL \i_ADC3[4]~input_o\ : std_logic;
SIGNAL \i_ADC3[1]~input_o\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~1\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~3\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~5\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~7\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~9\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~11\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~13\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~15\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~17\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~19\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~21\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~23\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~25\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~27\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~29\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~31\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~33\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~34_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector94~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector97~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector98~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector101~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector106~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector107~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector108~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector109~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector110~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[0]~28\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[1]~30\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[2]~32\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[3]~34\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[4]~36\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[5]~38\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[6]~40\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[7]~42\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[8]~44\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[9]~46\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[10]~48\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[11]~50\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[12]~52\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[13]~54\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[14]~56\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[15]~58\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[16]~60\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[17]~61_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector40~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~32_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[16]~59_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector41~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~30_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[15]~57_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector42~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~28_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[14]~55_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector43~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~26_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[13]~53_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector44~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~24_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[12]~51_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector45~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~22_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[11]~49_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector46~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~35\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~37\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~39\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~41\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~43\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~45\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~47\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~49\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~51\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~52_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector90~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector91~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector92~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Selector93~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[17]~62\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[18]~64\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[19]~66\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[20]~68\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[21]~70\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[22]~72\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[23]~74\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[24]~76\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[25]~78\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[26]~79_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector31~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~50_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[25]~77_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector32~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~48_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[24]~75_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector33~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~46_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[23]~73_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector34~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~44_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[22]~71_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector35~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~42_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[21]~69_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector36~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~40_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[20]~67_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector37~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~38_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[19]~65_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector38~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~20_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[10]~47_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector47~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~18_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[9]~45_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector48~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~16_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[8]~43_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector49~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[7]~41_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector50~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~36_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[18]~63_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector39~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[6]~39_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector51~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[5]~37_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector52~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[4]~35_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector53~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[2]~31_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector55~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[1]~29_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector56~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[0]~27_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector57~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Add0~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA[3]~33_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Selector54~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][0]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][0]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[0]~27_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][1]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][1]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[0]~28\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[1]~29_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][2]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[1]~30\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[2]~31_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][3]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][3]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[2]~32\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[3]~33_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][4]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][4]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[3]~34\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[4]~35_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][5]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[4]~36\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[5]~37_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][6]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][6]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[5]~38\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[6]~39_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][7]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[6]~40\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[7]~41_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][8]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[7]~42\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[8]~43_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][9]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[8]~44\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[9]~45_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][10]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[9]~46\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[10]~47_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][11]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[10]~48\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[11]~49_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][12]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[11]~50\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[12]~51_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][13]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][13]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[12]~52\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[13]~53_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][14]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][14]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[13]~54\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[14]~55_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][15]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[14]~56\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[15]~57_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][16]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[15]~58\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[16]~59_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][17]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][17]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[16]~60\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[17]~61_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][18]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][18]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[17]~62\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[18]~63_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][19]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][19]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[18]~64\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[19]~65_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][20]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][20]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[19]~66\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[20]~67_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][21]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[20]~68\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[21]~69_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][22]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[21]~70\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[22]~71_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][23]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][23]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[22]~72\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[23]~73_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][24]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][24]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[23]~74\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[24]~75_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][25]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][25]~q\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[24]~76\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[25]~77_combout\ : std_logic;
SIGNAL \INST3_Goertzel|reg.result[0][26]~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \INST3_Goertzel|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[25]~78\ : std_logic;
SIGNAL \INST3_Goertzel|r_Real[26]~79_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[0]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[1]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[2]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[3]~feeder_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[4]~23_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[4]~24\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[5]~25_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[5]~26\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[6]~27_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[6]~28\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[7]~29_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[7]~30\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[8]~31_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[8]~32\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[9]~33_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[9]~34\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[10]~35_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[10]~36\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[11]~37_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[11]~38\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[12]~39_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[12]~40\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[13]~41_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[13]~42\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[14]~43_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[14]~44\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[15]~45_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[15]~46\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[16]~47_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[16]~48\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[17]~49_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[17]~50\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[18]~51_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[18]~52\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[19]~53_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[19]~54\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[20]~55_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[20]~56\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[21]~57_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[21]~58\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[22]~59_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[22]~60\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[23]~61_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[23]~62\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[24]~63_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[24]~64\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[25]~65_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[25]~66\ : std_logic;
SIGNAL \INST1_Goertzel|r_Imag[26]~67_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[0]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[1]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[2]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[3]~feeder_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[4]~23_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[4]~24\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[5]~25_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[5]~26\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[6]~27_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[6]~28\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[7]~29_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[7]~30\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[8]~31_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[8]~32\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[9]~33_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[9]~34\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[10]~35_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[10]~36\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[11]~37_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[11]~38\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[12]~39_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[12]~40\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[13]~41_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[13]~42\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[14]~43_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[14]~44\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[15]~45_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[15]~46\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[16]~47_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[16]~48\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[17]~49_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[17]~50\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[18]~51_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[18]~52\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[19]~53_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[19]~54\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[20]~55_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[20]~56\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[21]~57_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[21]~58\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[22]~59_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[22]~60\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[23]~61_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[23]~62\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[24]~63_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[24]~64\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[25]~65_combout\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[25]~66\ : std_logic;
SIGNAL \INST2_Goertzel|r_Imag[26]~67_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[0]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[1]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[2]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[3]~feeder_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[4]~23_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[4]~24\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[5]~25_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[5]~26\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[6]~27_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[6]~28\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[7]~29_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[7]~30\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[8]~31_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[8]~32\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[9]~33_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[9]~34\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[10]~35_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[10]~36\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[11]~37_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[11]~38\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[12]~39_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[12]~40\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[13]~41_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[13]~42\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[14]~43_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[14]~44\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[15]~45_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[15]~46\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[16]~47_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[16]~48\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[17]~49_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[17]~50\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[18]~51_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[18]~52\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[19]~53_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[19]~54\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[20]~55_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[20]~56\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[21]~57_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[21]~58\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[22]~59_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[22]~60\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[23]~61_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[23]~62\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[24]~63_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[24]~64\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[25]~65_combout\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[25]~66\ : std_logic;
SIGNAL \INST3_Goertzel|r_Imag[26]~67_combout\ : std_logic;
SIGNAL \INST1_Goertzel|Selector3~0_combout\ : std_logic;
SIGNAL \INST1_Goertzel|reg.done~q\ : std_logic;
SIGNAL \INST3_Goertzel|Mult2|auto_generated|w245w\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult0|auto_generated|w257w\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult1|auto_generated|w251w\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult1|auto_generated|w251w\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \INST2_Goertzel|Mult2|auto_generated|w245w\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \INST3_Goertzel|Mult0|auto_generated|w257w\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult1|auto_generated|w251w\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult2|auto_generated|w245w\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \INST1_Goertzel|Mult0|auto_generated|w257w\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \INST2_Goertzel|reg.VA\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST2_Goertzel|reg.VA_prev2\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST2_Goertzel|r_Imag\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST2_Goertzel|r_Real\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST3_Goertzel|reg.VA\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST3_Goertzel|reg.VA_prev2\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST3_Goertzel|r_Imag\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST3_Goertzel|r_Real\ : std_logic_vector(53 DOWNTO 0);
SIGNAL r_count : std_logic_vector(31 DOWNTO 0);
SIGNAL \INST2_sampler|r_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \INST3_sampler|r_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \INST1_Goertzel|reg.sample_count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \INST1_Goertzel|reg.VA_prev2\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST1_Goertzel|reg.VA\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST1_Goertzel|r_Real\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST1_Goertzel|r_Imag\ : std_logic_vector(53 DOWNTO 0);
SIGNAL \INST1_sampler|r_DATA\ : std_logic_vector(11 DOWNTO 0);

BEGIN

ww_i_CLK <= i_CLK;
ww_i_ADC1 <= i_ADC1;
ww_i_ADC2 <= i_ADC2;
ww_i_ADC3 <= i_ADC3;
o_Real1 <= ww_o_Real1;
o_Real2 <= ww_o_Real2;
o_Real3 <= ww_o_Real3;
o_Imag1 <= ww_o_Imag1;
o_Imag2 <= ww_o_Imag2;
o_Imag3 <= ww_o_Imag3;
o_NEW_RESULT <= ww_o_NEW_RESULT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~2\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult1~1\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~0\);

\INST1_Goertzel|Mult1|auto_generated|mac_out2~0\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST1_Goertzel|Mult1|auto_generated|w251w\(0) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST1_Goertzel|Mult1|auto_generated|w251w\(1) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST1_Goertzel|Mult1|auto_generated|w251w\(2) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST1_Goertzel|Mult1|auto_generated|w251w\(3) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST1_Goertzel|Mult1|auto_generated|w251w\(4) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST1_Goertzel|Mult1|auto_generated|w251w\(5) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST1_Goertzel|Mult1|auto_generated|w251w\(6) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST1_Goertzel|Mult1|auto_generated|w251w\(7) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST1_Goertzel|Mult1|auto_generated|w251w\(8) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST1_Goertzel|Mult1|auto_generated|w251w\(9) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST1_Goertzel|Mult1|auto_generated|w251w\(10) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST1_Goertzel|Mult1|auto_generated|w251w\(11) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST1_Goertzel|Mult1|auto_generated|w251w\(12) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST1_Goertzel|Mult1|auto_generated|w251w\(13) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST1_Goertzel|Mult1|auto_generated|w251w\(14) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST1_Goertzel|Mult1|auto_generated|w251w\(15) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST1_Goertzel|Mult1|auto_generated|w251w\(16) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST1_Goertzel|Mult1|auto_generated|w251w\(17) <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~11\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~10\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~9\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~8\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~7\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~6\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~5\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~4\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~3\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~2\ & \INST1_Goertzel|Mult1|auto_generated|mac_mult3~1\ & 
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~0\);

\INST1_Goertzel|Mult1|auto_generated|mac_out4~0\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~3\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~4\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~5\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~6\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~7\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~8\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~9\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~10\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~11\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~2\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult1~1\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~0\);

\INST2_Goertzel|Mult1|auto_generated|mac_out2~0\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST2_Goertzel|Mult1|auto_generated|w251w\(0) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST2_Goertzel|Mult1|auto_generated|w251w\(1) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST2_Goertzel|Mult1|auto_generated|w251w\(2) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST2_Goertzel|Mult1|auto_generated|w251w\(3) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST2_Goertzel|Mult1|auto_generated|w251w\(4) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST2_Goertzel|Mult1|auto_generated|w251w\(5) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST2_Goertzel|Mult1|auto_generated|w251w\(6) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST2_Goertzel|Mult1|auto_generated|w251w\(7) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST2_Goertzel|Mult1|auto_generated|w251w\(8) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST2_Goertzel|Mult1|auto_generated|w251w\(9) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST2_Goertzel|Mult1|auto_generated|w251w\(10) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST2_Goertzel|Mult1|auto_generated|w251w\(11) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST2_Goertzel|Mult1|auto_generated|w251w\(12) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST2_Goertzel|Mult1|auto_generated|w251w\(13) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST2_Goertzel|Mult1|auto_generated|w251w\(14) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST2_Goertzel|Mult1|auto_generated|w251w\(15) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST2_Goertzel|Mult1|auto_generated|w251w\(16) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST2_Goertzel|Mult1|auto_generated|w251w\(17) <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~11\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~10\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~9\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~8\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~7\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~6\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~5\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~4\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~3\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~2\ & \INST2_Goertzel|Mult1|auto_generated|mac_mult3~1\ & 
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~0\);

\INST2_Goertzel|Mult1|auto_generated|mac_out4~0\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~3\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~4\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~5\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~6\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~7\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~8\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~9\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~10\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~11\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~2\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult1~1\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~0\);

\INST3_Goertzel|Mult1|auto_generated|mac_out2~0\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST3_Goertzel|Mult1|auto_generated|w251w\(0) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST3_Goertzel|Mult1|auto_generated|w251w\(1) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST3_Goertzel|Mult1|auto_generated|w251w\(2) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST3_Goertzel|Mult1|auto_generated|w251w\(3) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST3_Goertzel|Mult1|auto_generated|w251w\(4) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST3_Goertzel|Mult1|auto_generated|w251w\(5) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST3_Goertzel|Mult1|auto_generated|w251w\(6) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST3_Goertzel|Mult1|auto_generated|w251w\(7) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST3_Goertzel|Mult1|auto_generated|w251w\(8) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST3_Goertzel|Mult1|auto_generated|w251w\(9) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST3_Goertzel|Mult1|auto_generated|w251w\(10) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST3_Goertzel|Mult1|auto_generated|w251w\(11) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST3_Goertzel|Mult1|auto_generated|w251w\(12) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST3_Goertzel|Mult1|auto_generated|w251w\(13) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST3_Goertzel|Mult1|auto_generated|w251w\(14) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST3_Goertzel|Mult1|auto_generated|w251w\(15) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST3_Goertzel|Mult1|auto_generated|w251w\(16) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST3_Goertzel|Mult1|auto_generated|w251w\(17) <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~11\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~10\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~9\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~8\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~7\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~6\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~5\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~4\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~3\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~2\ & \INST3_Goertzel|Mult1|auto_generated|mac_mult3~1\ & 
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~0\);

\INST3_Goertzel|Mult1|auto_generated|mac_out4~0\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~3\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~4\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~5\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~6\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~7\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~8\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~9\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~10\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~11\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~3\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~2\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult1~1\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~0\);

\INST1_Goertzel|Mult2|auto_generated|mac_out2~0\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST1_Goertzel|Mult2|auto_generated|w245w\(0) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST1_Goertzel|Mult2|auto_generated|w245w\(1) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST1_Goertzel|Mult2|auto_generated|w245w\(2) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST1_Goertzel|Mult2|auto_generated|w245w\(3) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST1_Goertzel|Mult2|auto_generated|w245w\(4) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST1_Goertzel|Mult2|auto_generated|w245w\(5) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST1_Goertzel|Mult2|auto_generated|w245w\(6) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST1_Goertzel|Mult2|auto_generated|w245w\(7) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST1_Goertzel|Mult2|auto_generated|w245w\(8) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST1_Goertzel|Mult2|auto_generated|w245w\(9) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST1_Goertzel|Mult2|auto_generated|w245w\(10) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST1_Goertzel|Mult2|auto_generated|w245w\(11) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST1_Goertzel|Mult2|auto_generated|w245w\(12) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST1_Goertzel|Mult2|auto_generated|w245w\(13) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST1_Goertzel|Mult2|auto_generated|w245w\(14) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST1_Goertzel|Mult2|auto_generated|w245w\(15) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST1_Goertzel|Mult2|auto_generated|w245w\(16) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST1_Goertzel|Mult2|auto_generated|w245w\(17) <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~12\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~11\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~10\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~9\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~8\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~7\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~6\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~5\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~4\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~3\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~2\ & \INST1_Goertzel|Mult2|auto_generated|mac_mult3~1\ & 
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~0\);

\INST1_Goertzel|Mult2|auto_generated|mac_out4~0\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~4\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~5\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~6\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~7\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~8\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~9\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~10\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~11\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~12\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~3\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~2\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult1~1\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~0\);

\INST2_Goertzel|Mult2|auto_generated|mac_out2~0\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST2_Goertzel|Mult2|auto_generated|w245w\(0) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST2_Goertzel|Mult2|auto_generated|w245w\(1) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST2_Goertzel|Mult2|auto_generated|w245w\(2) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST2_Goertzel|Mult2|auto_generated|w245w\(3) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST2_Goertzel|Mult2|auto_generated|w245w\(4) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST2_Goertzel|Mult2|auto_generated|w245w\(5) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST2_Goertzel|Mult2|auto_generated|w245w\(6) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST2_Goertzel|Mult2|auto_generated|w245w\(7) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST2_Goertzel|Mult2|auto_generated|w245w\(8) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST2_Goertzel|Mult2|auto_generated|w245w\(9) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST2_Goertzel|Mult2|auto_generated|w245w\(10) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST2_Goertzel|Mult2|auto_generated|w245w\(11) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST2_Goertzel|Mult2|auto_generated|w245w\(12) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST2_Goertzel|Mult2|auto_generated|w245w\(13) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST2_Goertzel|Mult2|auto_generated|w245w\(14) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST2_Goertzel|Mult2|auto_generated|w245w\(15) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST2_Goertzel|Mult2|auto_generated|w245w\(16) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST2_Goertzel|Mult2|auto_generated|w245w\(17) <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~12\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~11\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~10\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~9\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~8\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~7\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~6\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~5\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~4\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~3\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~2\ & \INST2_Goertzel|Mult2|auto_generated|mac_mult3~1\ & 
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~0\);

\INST2_Goertzel|Mult2|auto_generated|mac_out4~0\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~4\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~5\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~6\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~7\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~8\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~9\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~10\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~11\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~12\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~3\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~2\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult1~1\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~0\);

\INST3_Goertzel|Mult2|auto_generated|mac_out2~0\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST3_Goertzel|Mult2|auto_generated|w245w\(0) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST3_Goertzel|Mult2|auto_generated|w245w\(1) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST3_Goertzel|Mult2|auto_generated|w245w\(2) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST3_Goertzel|Mult2|auto_generated|w245w\(3) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST3_Goertzel|Mult2|auto_generated|w245w\(4) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST3_Goertzel|Mult2|auto_generated|w245w\(5) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST3_Goertzel|Mult2|auto_generated|w245w\(6) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST3_Goertzel|Mult2|auto_generated|w245w\(7) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST3_Goertzel|Mult2|auto_generated|w245w\(8) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST3_Goertzel|Mult2|auto_generated|w245w\(9) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST3_Goertzel|Mult2|auto_generated|w245w\(10) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST3_Goertzel|Mult2|auto_generated|w245w\(11) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST3_Goertzel|Mult2|auto_generated|w245w\(12) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST3_Goertzel|Mult2|auto_generated|w245w\(13) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST3_Goertzel|Mult2|auto_generated|w245w\(14) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST3_Goertzel|Mult2|auto_generated|w245w\(15) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST3_Goertzel|Mult2|auto_generated|w245w\(16) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST3_Goertzel|Mult2|auto_generated|w245w\(17) <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~12\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~11\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~10\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~9\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~8\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~7\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~6\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~5\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~4\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~3\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~2\ & \INST3_Goertzel|Mult2|auto_generated|mac_mult3~1\ & 
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~0\);

\INST3_Goertzel|Mult2|auto_generated|mac_out4~0\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~4\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~5\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~6\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~7\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~8\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~9\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~10\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~11\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~12\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult1|auto_generated|mac_mult1~0\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST1_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult1|auto_generated|mac_mult3~0\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~3\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~4\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~5\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~6\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~7\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~8\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~9\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~10\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~11\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST1_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult1|auto_generated|mac_mult1~0\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST2_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult1|auto_generated|mac_mult3~0\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~3\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~4\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~5\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~6\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~7\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~8\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~9\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~10\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~11\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST2_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult1|auto_generated|mac_mult1~0\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~dataout\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST3_Goertzel|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult1|auto_generated|mac_mult3~0\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~3\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~4\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~5\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~6\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~7\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~8\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~9\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~10\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~11\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~dataout\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST3_Goertzel|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult2|auto_generated|mac_mult1~0\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST1_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult2|auto_generated|mac_mult3~0\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~4\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~5\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~6\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~7\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~8\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~9\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~10\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~11\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~12\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST1_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult2|auto_generated|mac_mult1~0\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST2_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult2|auto_generated|mac_mult3~0\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~4\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~5\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~6\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~7\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~8\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~9\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~10\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~11\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~12\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST2_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

\INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult2|auto_generated|mac_mult1~0\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~dataout\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST3_Goertzel|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & gnd & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\ & \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & 
\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult2|auto_generated|mac_mult3~0\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~4\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~5\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~6\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~7\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~8\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~9\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~10\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~11\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~12\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~dataout\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST3_Goertzel|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult1~1\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~0\);

\INST1_Goertzel|Mult0|auto_generated|mac_out2~0\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST1_Goertzel|Mult0|auto_generated|w257w\(0) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST1_Goertzel|Mult0|auto_generated|w257w\(1) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST1_Goertzel|Mult0|auto_generated|w257w\(2) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST1_Goertzel|Mult0|auto_generated|w257w\(3) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST1_Goertzel|Mult0|auto_generated|w257w\(4) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST1_Goertzel|Mult0|auto_generated|w257w\(5) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST1_Goertzel|Mult0|auto_generated|w257w\(6) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST1_Goertzel|Mult0|auto_generated|w257w\(7) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST1_Goertzel|Mult0|auto_generated|w257w\(8) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST1_Goertzel|Mult0|auto_generated|w257w\(9) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST1_Goertzel|Mult0|auto_generated|w257w\(10) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST1_Goertzel|Mult0|auto_generated|w257w\(11) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST1_Goertzel|Mult0|auto_generated|w257w\(12) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST1_Goertzel|Mult0|auto_generated|w257w\(13) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST1_Goertzel|Mult0|auto_generated|w257w\(14) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST1_Goertzel|Mult0|auto_generated|w257w\(15) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST1_Goertzel|Mult0|auto_generated|w257w\(16) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST1_Goertzel|Mult0|auto_generated|w257w\(17) <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~10\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~9\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~8\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~7\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~6\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~5\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~4\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~3\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~2\ & \INST1_Goertzel|Mult0|auto_generated|mac_mult3~1\ & 
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~0\);

\INST1_Goertzel|Mult0|auto_generated|mac_out4~0\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~2\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~3\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~4\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~5\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~6\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~7\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~8\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~9\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~10\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult1~1\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~0\);

\INST2_Goertzel|Mult0|auto_generated|mac_out2~0\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST2_Goertzel|Mult0|auto_generated|w257w\(0) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST2_Goertzel|Mult0|auto_generated|w257w\(1) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST2_Goertzel|Mult0|auto_generated|w257w\(2) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST2_Goertzel|Mult0|auto_generated|w257w\(3) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST2_Goertzel|Mult0|auto_generated|w257w\(4) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST2_Goertzel|Mult0|auto_generated|w257w\(5) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST2_Goertzel|Mult0|auto_generated|w257w\(6) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST2_Goertzel|Mult0|auto_generated|w257w\(7) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST2_Goertzel|Mult0|auto_generated|w257w\(8) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST2_Goertzel|Mult0|auto_generated|w257w\(9) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST2_Goertzel|Mult0|auto_generated|w257w\(10) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST2_Goertzel|Mult0|auto_generated|w257w\(11) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST2_Goertzel|Mult0|auto_generated|w257w\(12) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST2_Goertzel|Mult0|auto_generated|w257w\(13) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST2_Goertzel|Mult0|auto_generated|w257w\(14) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST2_Goertzel|Mult0|auto_generated|w257w\(15) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST2_Goertzel|Mult0|auto_generated|w257w\(16) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST2_Goertzel|Mult0|auto_generated|w257w\(17) <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~10\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~9\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~8\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~7\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~6\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~5\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~4\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~3\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~2\ & \INST2_Goertzel|Mult0|auto_generated|mac_mult3~1\ & 
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~0\);

\INST2_Goertzel|Mult0|auto_generated|mac_out4~0\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~2\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~3\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~4\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~5\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~6\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~7\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~8\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~9\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~10\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult1~1\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~0\);

\INST3_Goertzel|Mult0|auto_generated|mac_out2~0\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\INST3_Goertzel|Mult0|auto_generated|w257w\(0) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\INST3_Goertzel|Mult0|auto_generated|w257w\(1) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\INST3_Goertzel|Mult0|auto_generated|w257w\(2) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\INST3_Goertzel|Mult0|auto_generated|w257w\(3) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\INST3_Goertzel|Mult0|auto_generated|w257w\(4) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\INST3_Goertzel|Mult0|auto_generated|w257w\(5) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\INST3_Goertzel|Mult0|auto_generated|w257w\(6) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\INST3_Goertzel|Mult0|auto_generated|w257w\(7) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\INST3_Goertzel|Mult0|auto_generated|w257w\(8) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\INST3_Goertzel|Mult0|auto_generated|w257w\(9) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\INST3_Goertzel|Mult0|auto_generated|w257w\(10) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\INST3_Goertzel|Mult0|auto_generated|w257w\(11) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\INST3_Goertzel|Mult0|auto_generated|w257w\(12) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\INST3_Goertzel|Mult0|auto_generated|w257w\(13) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\INST3_Goertzel|Mult0|auto_generated|w257w\(14) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\INST3_Goertzel|Mult0|auto_generated|w257w\(15) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\INST3_Goertzel|Mult0|auto_generated|w257w\(16) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\INST3_Goertzel|Mult0|auto_generated|w257w\(17) <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~10\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~9\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~8\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~7\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~6\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~5\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~4\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~3\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~2\ & \INST3_Goertzel|Mult0|auto_generated|mac_mult3~1\ & 
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~0\);

\INST3_Goertzel|Mult0|auto_generated|mac_out4~0\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~2\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~3\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~4\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~5\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~6\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~7\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~8\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~9\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~10\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\INST1_Goertzel|Selector40~0_combout\ & \INST1_Goertzel|Selector41~0_combout\ & \INST1_Goertzel|Selector42~0_combout\ & \INST1_Goertzel|Selector43~0_combout\ & 
\INST1_Goertzel|Selector44~0_combout\ & \INST1_Goertzel|Selector45~0_combout\ & \INST1_Goertzel|Selector46~0_combout\ & \INST1_Goertzel|Selector47~0_combout\ & \INST1_Goertzel|Selector48~0_combout\ & \INST1_Goertzel|Selector49~0_combout\ & 
\INST1_Goertzel|Selector50~0_combout\ & \INST1_Goertzel|Selector51~0_combout\ & \INST1_Goertzel|Selector52~0_combout\ & \INST1_Goertzel|Selector53~0_combout\ & \INST1_Goertzel|Selector54~0_combout\ & \INST1_Goertzel|Selector55~0_combout\ & 
\INST1_Goertzel|Selector56~0_combout\ & \INST1_Goertzel|Selector57~1_combout\);

\INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult0|auto_generated|mac_mult1~0\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST1_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\INST1_Goertzel|Selector31~0_combout\ & \INST1_Goertzel|Selector32~0_combout\ & \INST1_Goertzel|Selector33~0_combout\ & \INST1_Goertzel|Selector34~0_combout\ & 
\INST1_Goertzel|Selector35~0_combout\ & \INST1_Goertzel|Selector36~0_combout\ & \INST1_Goertzel|Selector37~0_combout\ & \INST1_Goertzel|Selector38~0_combout\ & \INST1_Goertzel|Selector39~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST1_Goertzel|Mult0|auto_generated|mac_mult3~0\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~2\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~3\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~4\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~5\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~6\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~7\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~8\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~9\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~10\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST1_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\INST2_Goertzel|Selector40~0_combout\ & \INST2_Goertzel|Selector41~0_combout\ & \INST2_Goertzel|Selector42~0_combout\ & \INST2_Goertzel|Selector43~0_combout\ & 
\INST2_Goertzel|Selector44~0_combout\ & \INST2_Goertzel|Selector45~0_combout\ & \INST2_Goertzel|Selector46~0_combout\ & \INST2_Goertzel|Selector47~0_combout\ & \INST2_Goertzel|Selector48~0_combout\ & \INST2_Goertzel|Selector49~0_combout\ & 
\INST2_Goertzel|Selector50~0_combout\ & \INST2_Goertzel|Selector51~0_combout\ & \INST2_Goertzel|Selector52~0_combout\ & \INST2_Goertzel|Selector53~0_combout\ & \INST2_Goertzel|Selector54~0_combout\ & \INST2_Goertzel|Selector55~0_combout\ & 
\INST2_Goertzel|Selector56~0_combout\ & \INST2_Goertzel|Selector57~0_combout\);

\INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult0|auto_generated|mac_mult1~0\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST2_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\INST2_Goertzel|Selector31~0_combout\ & \INST2_Goertzel|Selector32~0_combout\ & \INST2_Goertzel|Selector33~0_combout\ & \INST2_Goertzel|Selector34~0_combout\ & 
\INST2_Goertzel|Selector35~0_combout\ & \INST2_Goertzel|Selector36~0_combout\ & \INST2_Goertzel|Selector37~0_combout\ & \INST2_Goertzel|Selector38~0_combout\ & \INST2_Goertzel|Selector39~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST2_Goertzel|Mult0|auto_generated|mac_mult3~0\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~2\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~3\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~4\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~5\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~6\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~7\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~8\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~9\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~10\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST2_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\INST3_Goertzel|Selector40~0_combout\ & \INST3_Goertzel|Selector41~0_combout\ & \INST3_Goertzel|Selector42~0_combout\ & \INST3_Goertzel|Selector43~0_combout\ & 
\INST3_Goertzel|Selector44~0_combout\ & \INST3_Goertzel|Selector45~0_combout\ & \INST3_Goertzel|Selector46~0_combout\ & \INST3_Goertzel|Selector47~0_combout\ & \INST3_Goertzel|Selector48~0_combout\ & \INST3_Goertzel|Selector49~0_combout\ & 
\INST3_Goertzel|Selector50~0_combout\ & \INST3_Goertzel|Selector51~0_combout\ & \INST3_Goertzel|Selector52~0_combout\ & \INST3_Goertzel|Selector53~0_combout\ & \INST3_Goertzel|Selector54~0_combout\ & \INST3_Goertzel|Selector55~0_combout\ & 
\INST3_Goertzel|Selector56~0_combout\ & \INST3_Goertzel|Selector57~0_combout\);

\INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult0|auto_generated|mac_mult1~0\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~dataout\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\INST3_Goertzel|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\INST3_Goertzel|Selector31~0_combout\ & \INST3_Goertzel|Selector32~0_combout\ & \INST3_Goertzel|Selector33~0_combout\ & \INST3_Goertzel|Selector34~0_combout\ & 
\INST3_Goertzel|Selector35~0_combout\ & \INST3_Goertzel|Selector36~0_combout\ & \INST3_Goertzel|Selector37~0_combout\ & \INST3_Goertzel|Selector38~0_combout\ & \INST3_Goertzel|Selector39~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\INST3_Goertzel|Mult0|auto_generated|mac_mult3~0\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~2\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~3\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~4\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~5\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~6\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~7\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~8\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~9\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~10\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~dataout\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\INST3_Goertzel|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\i_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_CLK~input_o\);

-- Location: IOOBUF_X23_Y0_N23
\o_Real1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(0),
	devoe => ww_devoe,
	o => \o_Real1[0]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\o_Real1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(1),
	devoe => ww_devoe,
	o => \o_Real1[1]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\o_Real1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(2),
	devoe => ww_devoe,
	o => \o_Real1[2]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\o_Real1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(3),
	devoe => ww_devoe,
	o => \o_Real1[3]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\o_Real1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(4),
	devoe => ww_devoe,
	o => \o_Real1[4]~output_o\);

-- Location: IOOBUF_X41_Y19_N2
\o_Real1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(5),
	devoe => ww_devoe,
	o => \o_Real1[5]~output_o\);

-- Location: IOOBUF_X41_Y9_N16
\o_Real1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(6),
	devoe => ww_devoe,
	o => \o_Real1[6]~output_o\);

-- Location: IOOBUF_X21_Y29_N23
\o_Real1[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(7),
	devoe => ww_devoe,
	o => \o_Real1[7]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\o_Real1[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(8),
	devoe => ww_devoe,
	o => \o_Real1[8]~output_o\);

-- Location: IOOBUF_X30_Y0_N30
\o_Real1[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(9),
	devoe => ww_devoe,
	o => \o_Real1[9]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\o_Real1[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(10),
	devoe => ww_devoe,
	o => \o_Real1[10]~output_o\);

-- Location: IOOBUF_X23_Y0_N30
\o_Real1[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(11),
	devoe => ww_devoe,
	o => \o_Real1[11]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\o_Real1[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(12),
	devoe => ww_devoe,
	o => \o_Real1[12]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\o_Real1[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(13),
	devoe => ww_devoe,
	o => \o_Real1[13]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\o_Real1[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(14),
	devoe => ww_devoe,
	o => \o_Real1[14]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\o_Real1[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(15),
	devoe => ww_devoe,
	o => \o_Real1[15]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\o_Real1[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(16),
	devoe => ww_devoe,
	o => \o_Real1[16]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\o_Real1[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(17),
	devoe => ww_devoe,
	o => \o_Real1[17]~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\o_Real1[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(18),
	devoe => ww_devoe,
	o => \o_Real1[18]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\o_Real1[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(19),
	devoe => ww_devoe,
	o => \o_Real1[19]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\o_Real1[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(20),
	devoe => ww_devoe,
	o => \o_Real1[20]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\o_Real1[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(21),
	devoe => ww_devoe,
	o => \o_Real1[21]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\o_Real1[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(22),
	devoe => ww_devoe,
	o => \o_Real1[22]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\o_Real1[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(23),
	devoe => ww_devoe,
	o => \o_Real1[23]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\o_Real1[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(24),
	devoe => ww_devoe,
	o => \o_Real1[24]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\o_Real1[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(25),
	devoe => ww_devoe,
	o => \o_Real1[25]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\o_Real1[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Real\(26),
	devoe => ww_devoe,
	o => \o_Real1[26]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\o_Real2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(0),
	devoe => ww_devoe,
	o => \o_Real2[0]~output_o\);

-- Location: IOOBUF_X41_Y18_N2
\o_Real2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(1),
	devoe => ww_devoe,
	o => \o_Real2[1]~output_o\);

-- Location: IOOBUF_X32_Y29_N16
\o_Real2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(2),
	devoe => ww_devoe,
	o => \o_Real2[2]~output_o\);

-- Location: IOOBUF_X41_Y20_N2
\o_Real2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(3),
	devoe => ww_devoe,
	o => \o_Real2[3]~output_o\);

-- Location: IOOBUF_X41_Y13_N9
\o_Real2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(4),
	devoe => ww_devoe,
	o => \o_Real2[4]~output_o\);

-- Location: IOOBUF_X41_Y13_N23
\o_Real2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(5),
	devoe => ww_devoe,
	o => \o_Real2[5]~output_o\);

-- Location: IOOBUF_X41_Y13_N2
\o_Real2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(6),
	devoe => ww_devoe,
	o => \o_Real2[6]~output_o\);

-- Location: IOOBUF_X41_Y18_N16
\o_Real2[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(7),
	devoe => ww_devoe,
	o => \o_Real2[7]~output_o\);

-- Location: IOOBUF_X41_Y18_N9
\o_Real2[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(8),
	devoe => ww_devoe,
	o => \o_Real2[8]~output_o\);

-- Location: IOOBUF_X41_Y13_N16
\o_Real2[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(9),
	devoe => ww_devoe,
	o => \o_Real2[9]~output_o\);

-- Location: IOOBUF_X41_Y14_N2
\o_Real2[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(10),
	devoe => ww_devoe,
	o => \o_Real2[10]~output_o\);

-- Location: IOOBUF_X41_Y14_N9
\o_Real2[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(11),
	devoe => ww_devoe,
	o => \o_Real2[11]~output_o\);

-- Location: IOOBUF_X41_Y17_N2
\o_Real2[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(12),
	devoe => ww_devoe,
	o => \o_Real2[12]~output_o\);

-- Location: IOOBUF_X41_Y19_N9
\o_Real2[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(13),
	devoe => ww_devoe,
	o => \o_Real2[13]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\o_Real2[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(14),
	devoe => ww_devoe,
	o => \o_Real2[14]~output_o\);

-- Location: IOOBUF_X41_Y8_N9
\o_Real2[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(15),
	devoe => ww_devoe,
	o => \o_Real2[15]~output_o\);

-- Location: IOOBUF_X30_Y0_N9
\o_Real2[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(16),
	devoe => ww_devoe,
	o => \o_Real2[16]~output_o\);

-- Location: IOOBUF_X41_Y20_N16
\o_Real2[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(17),
	devoe => ww_devoe,
	o => \o_Real2[17]~output_o\);

-- Location: IOOBUF_X41_Y12_N9
\o_Real2[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(18),
	devoe => ww_devoe,
	o => \o_Real2[18]~output_o\);

-- Location: IOOBUF_X41_Y7_N23
\o_Real2[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(19),
	devoe => ww_devoe,
	o => \o_Real2[19]~output_o\);

-- Location: IOOBUF_X41_Y8_N2
\o_Real2[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(20),
	devoe => ww_devoe,
	o => \o_Real2[20]~output_o\);

-- Location: IOOBUF_X41_Y14_N23
\o_Real2[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(21),
	devoe => ww_devoe,
	o => \o_Real2[21]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\o_Real2[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(22),
	devoe => ww_devoe,
	o => \o_Real2[22]~output_o\);

-- Location: IOOBUF_X41_Y8_N23
\o_Real2[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(23),
	devoe => ww_devoe,
	o => \o_Real2[23]~output_o\);

-- Location: IOOBUF_X41_Y12_N23
\o_Real2[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(24),
	devoe => ww_devoe,
	o => \o_Real2[24]~output_o\);

-- Location: IOOBUF_X41_Y12_N16
\o_Real2[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(25),
	devoe => ww_devoe,
	o => \o_Real2[25]~output_o\);

-- Location: IOOBUF_X41_Y11_N2
\o_Real2[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Real\(26),
	devoe => ww_devoe,
	o => \o_Real2[26]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\o_Real3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(0),
	devoe => ww_devoe,
	o => \o_Real3[0]~output_o\);

-- Location: IOOBUF_X14_Y29_N9
\o_Real3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(1),
	devoe => ww_devoe,
	o => \o_Real3[1]~output_o\);

-- Location: IOOBUF_X9_Y29_N16
\o_Real3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(2),
	devoe => ww_devoe,
	o => \o_Real3[2]~output_o\);

-- Location: IOOBUF_X11_Y29_N2
\o_Real3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(3),
	devoe => ww_devoe,
	o => \o_Real3[3]~output_o\);

-- Location: IOOBUF_X9_Y29_N9
\o_Real3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(4),
	devoe => ww_devoe,
	o => \o_Real3[4]~output_o\);

-- Location: IOOBUF_X9_Y29_N2
\o_Real3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(5),
	devoe => ww_devoe,
	o => \o_Real3[5]~output_o\);

-- Location: IOOBUF_X11_Y29_N16
\o_Real3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(6),
	devoe => ww_devoe,
	o => \o_Real3[6]~output_o\);

-- Location: IOOBUF_X14_Y29_N16
\o_Real3[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(7),
	devoe => ww_devoe,
	o => \o_Real3[7]~output_o\);

-- Location: IOOBUF_X7_Y29_N9
\o_Real3[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(8),
	devoe => ww_devoe,
	o => \o_Real3[8]~output_o\);

-- Location: IOOBUF_X14_Y29_N30
\o_Real3[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(9),
	devoe => ww_devoe,
	o => \o_Real3[9]~output_o\);

-- Location: IOOBUF_X14_Y29_N23
\o_Real3[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(10),
	devoe => ww_devoe,
	o => \o_Real3[10]~output_o\);

-- Location: IOOBUF_X14_Y29_N2
\o_Real3[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(11),
	devoe => ww_devoe,
	o => \o_Real3[11]~output_o\);

-- Location: IOOBUF_X11_Y29_N9
\o_Real3[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(12),
	devoe => ww_devoe,
	o => \o_Real3[12]~output_o\);

-- Location: IOOBUF_X0_Y22_N2
\o_Real3[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(13),
	devoe => ww_devoe,
	o => \o_Real3[13]~output_o\);

-- Location: IOOBUF_X41_Y17_N9
\o_Real3[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(14),
	devoe => ww_devoe,
	o => \o_Real3[14]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\o_Real3[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(15),
	devoe => ww_devoe,
	o => \o_Real3[15]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\o_Real3[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(16),
	devoe => ww_devoe,
	o => \o_Real3[16]~output_o\);

-- Location: IOOBUF_X9_Y29_N30
\o_Real3[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(17),
	devoe => ww_devoe,
	o => \o_Real3[17]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\o_Real3[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(18),
	devoe => ww_devoe,
	o => \o_Real3[18]~output_o\);

-- Location: IOOBUF_X7_Y29_N30
\o_Real3[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(19),
	devoe => ww_devoe,
	o => \o_Real3[19]~output_o\);

-- Location: IOOBUF_X0_Y11_N2
\o_Real3[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(20),
	devoe => ww_devoe,
	o => \o_Real3[20]~output_o\);

-- Location: IOOBUF_X7_Y29_N2
\o_Real3[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(21),
	devoe => ww_devoe,
	o => \o_Real3[21]~output_o\);

-- Location: IOOBUF_X16_Y29_N30
\o_Real3[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(22),
	devoe => ww_devoe,
	o => \o_Real3[22]~output_o\);

-- Location: IOOBUF_X9_Y29_N23
\o_Real3[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(23),
	devoe => ww_devoe,
	o => \o_Real3[23]~output_o\);

-- Location: IOOBUF_X11_Y29_N23
\o_Real3[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(24),
	devoe => ww_devoe,
	o => \o_Real3[24]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\o_Real3[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(25),
	devoe => ww_devoe,
	o => \o_Real3[25]~output_o\);

-- Location: IOOBUF_X16_Y29_N23
\o_Real3[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Real\(26),
	devoe => ww_devoe,
	o => \o_Real3[26]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\o_Imag1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(0),
	devoe => ww_devoe,
	o => \o_Imag1[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\o_Imag1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(1),
	devoe => ww_devoe,
	o => \o_Imag1[1]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\o_Imag1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(2),
	devoe => ww_devoe,
	o => \o_Imag1[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\o_Imag1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(3),
	devoe => ww_devoe,
	o => \o_Imag1[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\o_Imag1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(4),
	devoe => ww_devoe,
	o => \o_Imag1[4]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\o_Imag1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(5),
	devoe => ww_devoe,
	o => \o_Imag1[5]~output_o\);

-- Location: IOOBUF_X41_Y3_N9
\o_Imag1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(6),
	devoe => ww_devoe,
	o => \o_Imag1[6]~output_o\);

-- Location: IOOBUF_X0_Y3_N2
\o_Imag1[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(7),
	devoe => ww_devoe,
	o => \o_Imag1[7]~output_o\);

-- Location: IOOBUF_X16_Y29_N16
\o_Imag1[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(8),
	devoe => ww_devoe,
	o => \o_Imag1[8]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\o_Imag1[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(9),
	devoe => ww_devoe,
	o => \o_Imag1[9]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\o_Imag1[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(10),
	devoe => ww_devoe,
	o => \o_Imag1[10]~output_o\);

-- Location: IOOBUF_X11_Y0_N30
\o_Imag1[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(11),
	devoe => ww_devoe,
	o => \o_Imag1[11]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\o_Imag1[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(12),
	devoe => ww_devoe,
	o => \o_Imag1[12]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\o_Imag1[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(13),
	devoe => ww_devoe,
	o => \o_Imag1[13]~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\o_Imag1[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(14),
	devoe => ww_devoe,
	o => \o_Imag1[14]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\o_Imag1[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(15),
	devoe => ww_devoe,
	o => \o_Imag1[15]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\o_Imag1[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(16),
	devoe => ww_devoe,
	o => \o_Imag1[16]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\o_Imag1[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(17),
	devoe => ww_devoe,
	o => \o_Imag1[17]~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\o_Imag1[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(18),
	devoe => ww_devoe,
	o => \o_Imag1[18]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\o_Imag1[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(19),
	devoe => ww_devoe,
	o => \o_Imag1[19]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\o_Imag1[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(20),
	devoe => ww_devoe,
	o => \o_Imag1[20]~output_o\);

-- Location: IOOBUF_X14_Y0_N23
\o_Imag1[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(21),
	devoe => ww_devoe,
	o => \o_Imag1[21]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\o_Imag1[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(22),
	devoe => ww_devoe,
	o => \o_Imag1[22]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\o_Imag1[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(23),
	devoe => ww_devoe,
	o => \o_Imag1[23]~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\o_Imag1[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(24),
	devoe => ww_devoe,
	o => \o_Imag1[24]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\o_Imag1[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(25),
	devoe => ww_devoe,
	o => \o_Imag1[25]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\o_Imag1[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|r_Imag\(26),
	devoe => ww_devoe,
	o => \o_Imag1[26]~output_o\);

-- Location: IOOBUF_X41_Y7_N2
\o_Imag2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(0),
	devoe => ww_devoe,
	o => \o_Imag2[0]~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\o_Imag2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(1),
	devoe => ww_devoe,
	o => \o_Imag2[1]~output_o\);

-- Location: IOOBUF_X35_Y0_N2
\o_Imag2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(2),
	devoe => ww_devoe,
	o => \o_Imag2[2]~output_o\);

-- Location: IOOBUF_X37_Y0_N30
\o_Imag2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(3),
	devoe => ww_devoe,
	o => \o_Imag2[3]~output_o\);

-- Location: IOOBUF_X41_Y3_N2
\o_Imag2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(4),
	devoe => ww_devoe,
	o => \o_Imag2[4]~output_o\);

-- Location: IOOBUF_X41_Y4_N9
\o_Imag2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(5),
	devoe => ww_devoe,
	o => \o_Imag2[5]~output_o\);

-- Location: IOOBUF_X41_Y7_N9
\o_Imag2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(6),
	devoe => ww_devoe,
	o => \o_Imag2[6]~output_o\);

-- Location: IOOBUF_X41_Y5_N16
\o_Imag2[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(7),
	devoe => ww_devoe,
	o => \o_Imag2[7]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\o_Imag2[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(8),
	devoe => ww_devoe,
	o => \o_Imag2[8]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\o_Imag2[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(9),
	devoe => ww_devoe,
	o => \o_Imag2[9]~output_o\);

-- Location: IOOBUF_X32_Y0_N16
\o_Imag2[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(10),
	devoe => ww_devoe,
	o => \o_Imag2[10]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\o_Imag2[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(11),
	devoe => ww_devoe,
	o => \o_Imag2[11]~output_o\);

-- Location: IOOBUF_X37_Y0_N23
\o_Imag2[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(12),
	devoe => ww_devoe,
	o => \o_Imag2[12]~output_o\);

-- Location: IOOBUF_X41_Y7_N16
\o_Imag2[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(13),
	devoe => ww_devoe,
	o => \o_Imag2[13]~output_o\);

-- Location: IOOBUF_X41_Y4_N2
\o_Imag2[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(14),
	devoe => ww_devoe,
	o => \o_Imag2[14]~output_o\);

-- Location: IOOBUF_X41_Y6_N16
\o_Imag2[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(15),
	devoe => ww_devoe,
	o => \o_Imag2[15]~output_o\);

-- Location: IOOBUF_X41_Y2_N16
\o_Imag2[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(16),
	devoe => ww_devoe,
	o => \o_Imag2[16]~output_o\);

-- Location: IOOBUF_X32_Y0_N30
\o_Imag2[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(17),
	devoe => ww_devoe,
	o => \o_Imag2[17]~output_o\);

-- Location: IOOBUF_X41_Y3_N16
\o_Imag2[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(18),
	devoe => ww_devoe,
	o => \o_Imag2[18]~output_o\);

-- Location: IOOBUF_X41_Y5_N23
\o_Imag2[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(19),
	devoe => ww_devoe,
	o => \o_Imag2[19]~output_o\);

-- Location: IOOBUF_X41_Y6_N23
\o_Imag2[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(20),
	devoe => ww_devoe,
	o => \o_Imag2[20]~output_o\);

-- Location: IOOBUF_X41_Y2_N9
\o_Imag2[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(21),
	devoe => ww_devoe,
	o => \o_Imag2[21]~output_o\);

-- Location: IOOBUF_X35_Y0_N30
\o_Imag2[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(22),
	devoe => ww_devoe,
	o => \o_Imag2[22]~output_o\);

-- Location: IOOBUF_X41_Y6_N2
\o_Imag2[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(23),
	devoe => ww_devoe,
	o => \o_Imag2[23]~output_o\);

-- Location: IOOBUF_X41_Y3_N23
\o_Imag2[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(24),
	devoe => ww_devoe,
	o => \o_Imag2[24]~output_o\);

-- Location: IOOBUF_X35_Y0_N9
\o_Imag2[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(25),
	devoe => ww_devoe,
	o => \o_Imag2[25]~output_o\);

-- Location: IOOBUF_X39_Y0_N23
\o_Imag2[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST2_Goertzel|r_Imag\(26),
	devoe => ww_devoe,
	o => \o_Imag2[26]~output_o\);

-- Location: IOOBUF_X41_Y18_N23
\o_Imag3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(0),
	devoe => ww_devoe,
	o => \o_Imag3[0]~output_o\);

-- Location: IOOBUF_X16_Y29_N2
\o_Imag3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(1),
	devoe => ww_devoe,
	o => \o_Imag3[1]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\o_Imag3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(2),
	devoe => ww_devoe,
	o => \o_Imag3[2]~output_o\);

-- Location: IOOBUF_X0_Y11_N9
\o_Imag3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(3),
	devoe => ww_devoe,
	o => \o_Imag3[3]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\o_Imag3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(4),
	devoe => ww_devoe,
	o => \o_Imag3[4]~output_o\);

-- Location: IOOBUF_X11_Y29_N30
\o_Imag3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(5),
	devoe => ww_devoe,
	o => \o_Imag3[5]~output_o\);

-- Location: IOOBUF_X19_Y29_N30
\o_Imag3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(6),
	devoe => ww_devoe,
	o => \o_Imag3[6]~output_o\);

-- Location: IOOBUF_X16_Y29_N9
\o_Imag3[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(7),
	devoe => ww_devoe,
	o => \o_Imag3[7]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\o_Imag3[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(8),
	devoe => ww_devoe,
	o => \o_Imag3[8]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\o_Imag3[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(9),
	devoe => ww_devoe,
	o => \o_Imag3[9]~output_o\);

-- Location: IOOBUF_X0_Y13_N23
\o_Imag3[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(10),
	devoe => ww_devoe,
	o => \o_Imag3[10]~output_o\);

-- Location: IOOBUF_X26_Y29_N30
\o_Imag3[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(11),
	devoe => ww_devoe,
	o => \o_Imag3[11]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\o_Imag3[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(12),
	devoe => ww_devoe,
	o => \o_Imag3[12]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\o_Imag3[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(13),
	devoe => ww_devoe,
	o => \o_Imag3[13]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\o_Imag3[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(14),
	devoe => ww_devoe,
	o => \o_Imag3[14]~output_o\);

-- Location: IOOBUF_X41_Y19_N23
\o_Imag3[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(15),
	devoe => ww_devoe,
	o => \o_Imag3[15]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\o_Imag3[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(16),
	devoe => ww_devoe,
	o => \o_Imag3[16]~output_o\);

-- Location: IOOBUF_X0_Y12_N2
\o_Imag3[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(17),
	devoe => ww_devoe,
	o => \o_Imag3[17]~output_o\);

-- Location: IOOBUF_X41_Y12_N2
\o_Imag3[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(18),
	devoe => ww_devoe,
	o => \o_Imag3[18]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\o_Imag3[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(19),
	devoe => ww_devoe,
	o => \o_Imag3[19]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\o_Imag3[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(20),
	devoe => ww_devoe,
	o => \o_Imag3[20]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\o_Imag3[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(21),
	devoe => ww_devoe,
	o => \o_Imag3[21]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\o_Imag3[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(22),
	devoe => ww_devoe,
	o => \o_Imag3[22]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\o_Imag3[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(23),
	devoe => ww_devoe,
	o => \o_Imag3[23]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\o_Imag3[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(24),
	devoe => ww_devoe,
	o => \o_Imag3[24]~output_o\);

-- Location: IOOBUF_X19_Y0_N30
\o_Imag3[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(25),
	devoe => ww_devoe,
	o => \o_Imag3[25]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\o_Imag3[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST3_Goertzel|r_Imag\(26),
	devoe => ww_devoe,
	o => \o_Imag3[26]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\o_NEW_RESULT[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|reg.done~q\,
	devoe => ww_devoe,
	o => \o_NEW_RESULT[0]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\o_NEW_RESULT[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|reg.done~q\,
	devoe => ww_devoe,
	o => \o_NEW_RESULT[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\o_NEW_RESULT[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST1_Goertzel|reg.done~q\,
	devoe => ww_devoe,
	o => \o_NEW_RESULT[2]~output_o\);

-- Location: IOIBUF_X0_Y14_N1
\i_CLK~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_CLK,
	o => \i_CLK~input_o\);

-- Location: CLKCTRL_G4
\i_CLK~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X16_Y27_N0
\Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = r_count(0) $ (GND)
-- \Add0~1\ = CARRY(!r_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X17_Y27_N4
\r_count~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \r_count~2_combout\ = (!\Equal0~10_combout\ & !\Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datac => \Add0~0_combout\,
	combout => \r_count~2_combout\);

-- Location: FF_X17_Y27_N5
\r_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \r_count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(0));

-- Location: LCCOMB_X16_Y27_N2
\Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (r_count(1) & (!\Add0~1\)) # (!r_count(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!r_count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X17_Y27_N6
\r_count~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \r_count~1_combout\ = (\Add0~2_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datac => \Equal0~10_combout\,
	combout => \r_count~1_combout\);

-- Location: FF_X17_Y27_N7
\r_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \r_count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(1));

-- Location: LCCOMB_X16_Y27_N4
\Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (r_count(2) & (\Add0~3\ $ (GND))) # (!r_count(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((r_count(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X17_Y27_N20
\r_count~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \r_count~0_combout\ = (!\Equal0~10_combout\ & \Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datac => \Add0~4_combout\,
	combout => \r_count~0_combout\);

-- Location: FF_X17_Y27_N21
\r_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \r_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(2));

-- Location: LCCOMB_X16_Y27_N6
\Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (r_count(3) & (!\Add0~5\)) # (!r_count(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!r_count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: FF_X16_Y27_N7
\r_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(3));

-- Location: LCCOMB_X16_Y27_N8
\Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (r_count(4) & (\Add0~7\ $ (GND))) # (!r_count(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((r_count(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: FF_X16_Y27_N9
\r_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(4));

-- Location: LCCOMB_X16_Y27_N10
\Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (r_count(5) & (!\Add0~9\)) # (!r_count(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!r_count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: FF_X16_Y27_N11
\r_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(5));

-- Location: LCCOMB_X16_Y27_N12
\Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (r_count(6) & (\Add0~11\ $ (GND))) # (!r_count(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((r_count(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: FF_X16_Y27_N13
\r_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(6));

-- Location: LCCOMB_X16_Y27_N14
\Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (r_count(7) & (!\Add0~13\)) # (!r_count(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!r_count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: FF_X16_Y27_N15
\r_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(7));

-- Location: LCCOMB_X16_Y27_N16
\Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (r_count(8) & (\Add0~15\ $ (GND))) # (!r_count(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((r_count(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: FF_X16_Y27_N17
\r_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(8));

-- Location: LCCOMB_X16_Y27_N18
\Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (r_count(9) & (!\Add0~17\)) # (!r_count(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!r_count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: FF_X16_Y27_N19
\r_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(9));

-- Location: LCCOMB_X16_Y27_N20
\Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (r_count(10) & (\Add0~19\ $ (GND))) # (!r_count(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((r_count(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: FF_X16_Y27_N21
\r_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(10));

-- Location: LCCOMB_X16_Y27_N22
\Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (r_count(11) & (!\Add0~21\)) # (!r_count(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!r_count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: FF_X16_Y27_N23
\r_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(11));

-- Location: LCCOMB_X16_Y27_N24
\Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (r_count(12) & (\Add0~23\ $ (GND))) # (!r_count(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((r_count(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: FF_X16_Y27_N25
\r_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(12));

-- Location: LCCOMB_X16_Y27_N26
\Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (r_count(13) & (!\Add0~25\)) # (!r_count(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!r_count(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: FF_X16_Y27_N27
\r_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(13));

-- Location: LCCOMB_X16_Y27_N28
\Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (r_count(14) & (\Add0~27\ $ (GND))) # (!r_count(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((r_count(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: FF_X16_Y27_N29
\r_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(14));

-- Location: LCCOMB_X16_Y27_N30
\Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (r_count(15) & (!\Add0~29\)) # (!r_count(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!r_count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: FF_X16_Y27_N31
\r_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(15));

-- Location: LCCOMB_X16_Y26_N0
\Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (r_count(16) & (\Add0~31\ $ (GND))) # (!r_count(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((r_count(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: FF_X16_Y26_N1
\r_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(16));

-- Location: LCCOMB_X16_Y26_N2
\Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (r_count(17) & (!\Add0~33\)) # (!r_count(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!r_count(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: FF_X16_Y26_N3
\r_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(17));

-- Location: LCCOMB_X16_Y26_N4
\Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (r_count(18) & (\Add0~35\ $ (GND))) # (!r_count(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((r_count(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: FF_X16_Y26_N5
\r_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(18));

-- Location: LCCOMB_X16_Y26_N6
\Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (r_count(19) & (!\Add0~37\)) # (!r_count(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!r_count(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: FF_X16_Y26_N7
\r_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(19));

-- Location: LCCOMB_X16_Y26_N8
\Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (r_count(20) & (\Add0~39\ $ (GND))) # (!r_count(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((r_count(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: FF_X16_Y26_N9
\r_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(20));

-- Location: LCCOMB_X16_Y26_N10
\Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (r_count(21) & (!\Add0~41\)) # (!r_count(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!r_count(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: FF_X16_Y26_N11
\r_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(21));

-- Location: LCCOMB_X16_Y26_N12
\Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (r_count(22) & (\Add0~43\ $ (GND))) # (!r_count(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((r_count(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: FF_X16_Y26_N13
\r_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(22));

-- Location: LCCOMB_X16_Y26_N14
\Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (r_count(23) & (!\Add0~45\)) # (!r_count(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!r_count(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: FF_X16_Y26_N15
\r_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(23));

-- Location: LCCOMB_X16_Y26_N16
\Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (r_count(24) & (\Add0~47\ $ (GND))) # (!r_count(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((r_count(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: FF_X16_Y26_N17
\r_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(24));

-- Location: LCCOMB_X16_Y26_N18
\Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (r_count(25) & (!\Add0~49\)) # (!r_count(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!r_count(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: FF_X16_Y26_N19
\r_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(25));

-- Location: LCCOMB_X16_Y26_N20
\Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (r_count(26) & (\Add0~51\ $ (GND))) # (!r_count(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((r_count(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: FF_X16_Y26_N21
\r_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(26));

-- Location: LCCOMB_X16_Y26_N22
\Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (r_count(27) & (!\Add0~53\)) # (!r_count(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!r_count(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: FF_X16_Y26_N23
\r_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(27));

-- Location: LCCOMB_X16_Y26_N24
\Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (r_count(28) & (\Add0~55\ $ (GND))) # (!r_count(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((r_count(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: FF_X16_Y26_N25
\r_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(28));

-- Location: LCCOMB_X16_Y26_N26
\Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (r_count(29) & (!\Add0~57\)) # (!r_count(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!r_count(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: FF_X16_Y26_N27
\r_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(29));

-- Location: LCCOMB_X16_Y26_N28
\Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (r_count(30) & (\Add0~59\ $ (GND))) # (!r_count(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((r_count(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => r_count(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: FF_X16_Y26_N29
\r_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(30));

-- Location: LCCOMB_X16_Y26_N30
\Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = r_count(31) $ (\Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => r_count(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: FF_X16_Y26_N31
\r_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_count(31));

-- Location: LCCOMB_X17_Y26_N12
\Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (!r_count(28) & (!r_count(30) & (!r_count(29) & !r_count(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(28),
	datab => r_count(30),
	datac => r_count(29),
	datad => r_count(31),
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X17_Y26_N22
\Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!r_count(20) & (!r_count(21) & (!r_count(22) & !r_count(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(20),
	datab => r_count(21),
	datac => r_count(22),
	datad => r_count(23),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X17_Y26_N0
\Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (!r_count(16) & (!r_count(19) & (!r_count(18) & !r_count(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(16),
	datab => r_count(19),
	datac => r_count(18),
	datad => r_count(17),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X17_Y26_N28
\Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (\Equal0~6_combout\ & \Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~6_combout\,
	datad => \Equal0~5_combout\,
	combout => \Equal0~7_combout\);

-- Location: LCCOMB_X17_Y27_N12
\Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!r_count(4) & (!r_count(7) & (!r_count(5) & !r_count(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(4),
	datab => r_count(7),
	datac => r_count(5),
	datad => r_count(6),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X17_Y27_N2
\Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!r_count(9) & (!r_count(11) & (!r_count(8) & !r_count(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(9),
	datab => r_count(11),
	datac => r_count(8),
	datad => r_count(10),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X17_Y27_N22
\Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!r_count(1) & (!r_count(0) & (!r_count(3) & r_count(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(1),
	datab => r_count(0),
	datac => r_count(3),
	datad => r_count(2),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X17_Y27_N0
\Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!r_count(15) & (!r_count(14) & (!r_count(13) & !r_count(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(15),
	datab => r_count(14),
	datac => r_count(13),
	datad => r_count(12),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X17_Y27_N30
\Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~1_combout\ & (\Equal0~2_combout\ & (\Equal0~0_combout\ & \Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datab => \Equal0~2_combout\,
	datac => \Equal0~0_combout\,
	datad => \Equal0~3_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X17_Y26_N10
\Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!r_count(27) & (!r_count(26) & (!r_count(24) & !r_count(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_count(27),
	datab => r_count(26),
	datac => r_count(24),
	datad => r_count(25),
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X17_Y26_N30
\Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (\Equal0~9_combout\ & (\Equal0~7_combout\ & (\Equal0~4_combout\ & \Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \Equal0~7_combout\,
	datac => \Equal0~4_combout\,
	datad => \Equal0~8_combout\,
	combout => \Equal0~10_combout\);

-- Location: LCCOMB_X20_Y17_N2
\r_enable~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \r_enable~feeder_combout\ = \Equal0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Equal0~10_combout\,
	combout => \r_enable~feeder_combout\);

-- Location: FF_X20_Y17_N3
r_enable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \r_enable~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_enable~q\);

-- Location: FF_X21_Y7_N9
\INST3_sampler|r_NEW_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \r_enable~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_NEW_DATA~q\);

-- Location: LCCOMB_X22_Y8_N18
\INST1_Goertzel|reg.state.OUTPUT~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.state.OUTPUT~feeder_combout\ = \INST1_Goertzel|Selector2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Selector2~0_combout\,
	combout => \INST1_Goertzel|reg.state.OUTPUT~feeder_combout\);

-- Location: FF_X22_Y8_N19
\INST1_Goertzel|reg.state.OUTPUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.state.OUTPUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.state.OUTPUT~q\);

-- Location: LCCOMB_X21_Y7_N16
\INST1_Goertzel|reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg~5_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\) # (!\INST1_Goertzel|reg.state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.state.IDLE~q\,
	combout => \INST1_Goertzel|reg~5_combout\);

-- Location: LCCOMB_X23_Y8_N2
\INST1_Goertzel|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~0_combout\ = \INST1_Goertzel|reg.sample_count\(0) $ (VCC)
-- \INST1_Goertzel|Add2~1\ = CARRY(\INST1_Goertzel|reg.sample_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(0),
	datad => VCC,
	combout => \INST1_Goertzel|Add2~0_combout\,
	cout => \INST1_Goertzel|Add2~1\);

-- Location: LCCOMB_X22_Y8_N8
\INST1_Goertzel|Selector142~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector142~0_combout\ = (\INST1_Goertzel|reg.sample_count\(0)) # ((\INST1_Goertzel|reg.state.IDLE~q\ & !\INST1_Goertzel|reg.state.CALCULATE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.IDLE~q\,
	datac => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datad => \INST1_Goertzel|reg.sample_count\(0),
	combout => \INST1_Goertzel|Selector142~0_combout\);

-- Location: LCCOMB_X23_Y8_N4
\INST1_Goertzel|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~2_combout\ = (\INST1_Goertzel|reg.sample_count\(1) & (!\INST1_Goertzel|Add2~1\)) # (!\INST1_Goertzel|reg.sample_count\(1) & ((\INST1_Goertzel|Add2~1\) # (GND)))
-- \INST1_Goertzel|Add2~3\ = CARRY((!\INST1_Goertzel|Add2~1\) # (!\INST1_Goertzel|reg.sample_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(1),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~1\,
	combout => \INST1_Goertzel|Add2~2_combout\,
	cout => \INST1_Goertzel|Add2~3\);

-- Location: LCCOMB_X23_Y8_N6
\INST1_Goertzel|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~4_combout\ = (\INST1_Goertzel|reg.sample_count\(2) & (\INST1_Goertzel|Add2~3\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(2) & (!\INST1_Goertzel|Add2~3\ & VCC))
-- \INST1_Goertzel|Add2~5\ = CARRY((\INST1_Goertzel|reg.sample_count\(2) & !\INST1_Goertzel|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(2),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~3\,
	combout => \INST1_Goertzel|Add2~4_combout\,
	cout => \INST1_Goertzel|Add2~5\);

-- Location: LCCOMB_X24_Y8_N10
\INST1_Goertzel|Selector140~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector140~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(2)) # ((\INST1_Goertzel|Add2~4_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~4_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~4_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(2),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector140~0_combout\);

-- Location: FF_X24_Y8_N11
\INST1_Goertzel|reg.sample_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector140~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(2));

-- Location: LCCOMB_X23_Y8_N8
\INST1_Goertzel|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~6_combout\ = (\INST1_Goertzel|reg.sample_count\(3) & (!\INST1_Goertzel|Add2~5\)) # (!\INST1_Goertzel|reg.sample_count\(3) & ((\INST1_Goertzel|Add2~5\) # (GND)))
-- \INST1_Goertzel|Add2~7\ = CARRY((!\INST1_Goertzel|Add2~5\) # (!\INST1_Goertzel|reg.sample_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(3),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~5\,
	combout => \INST1_Goertzel|Add2~6_combout\,
	cout => \INST1_Goertzel|Add2~7\);

-- Location: LCCOMB_X22_Y8_N0
\INST1_Goertzel|Selector139~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector139~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(3)) # ((\INST1_Goertzel|Add2~6_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~6_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~6_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(3),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector139~0_combout\);

-- Location: FF_X22_Y8_N1
\INST1_Goertzel|reg.sample_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector139~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(3));

-- Location: LCCOMB_X23_Y8_N10
\INST1_Goertzel|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~8_combout\ = (\INST1_Goertzel|reg.sample_count\(4) & (\INST1_Goertzel|Add2~7\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(4) & (!\INST1_Goertzel|Add2~7\ & VCC))
-- \INST1_Goertzel|Add2~9\ = CARRY((\INST1_Goertzel|reg.sample_count\(4) & !\INST1_Goertzel|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(4),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~7\,
	combout => \INST1_Goertzel|Add2~8_combout\,
	cout => \INST1_Goertzel|Add2~9\);

-- Location: LCCOMB_X22_Y8_N26
\INST1_Goertzel|Selector138~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector138~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(4)) # ((\INST1_Goertzel|Add2~8_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~8_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~8_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(4),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector138~0_combout\);

-- Location: FF_X22_Y8_N27
\INST1_Goertzel|reg.sample_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector138~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(4));

-- Location: LCCOMB_X23_Y8_N12
\INST1_Goertzel|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~10_combout\ = (\INST1_Goertzel|reg.sample_count\(5) & (!\INST1_Goertzel|Add2~9\)) # (!\INST1_Goertzel|reg.sample_count\(5) & ((\INST1_Goertzel|Add2~9\) # (GND)))
-- \INST1_Goertzel|Add2~11\ = CARRY((!\INST1_Goertzel|Add2~9\) # (!\INST1_Goertzel|reg.sample_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(5),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~9\,
	combout => \INST1_Goertzel|Add2~10_combout\,
	cout => \INST1_Goertzel|Add2~11\);

-- Location: LCCOMB_X23_Y8_N0
\INST1_Goertzel|Selector137~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector137~0_combout\ = (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~10_combout\) # ((\INST1_Goertzel|reg~5_combout\ & \INST1_Goertzel|reg.sample_count\(5))))) # (!\INST1_Goertzel|reg.state.STORE~q\ & 
-- (\INST1_Goertzel|reg~5_combout\ & (\INST1_Goertzel|reg.sample_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.STORE~q\,
	datab => \INST1_Goertzel|reg~5_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(5),
	datad => \INST1_Goertzel|Add2~10_combout\,
	combout => \INST1_Goertzel|Selector137~0_combout\);

-- Location: FF_X23_Y8_N1
\INST1_Goertzel|reg.sample_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(5));

-- Location: LCCOMB_X23_Y8_N14
\INST1_Goertzel|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~12_combout\ = (\INST1_Goertzel|reg.sample_count\(6) & (\INST1_Goertzel|Add2~11\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(6) & (!\INST1_Goertzel|Add2~11\ & VCC))
-- \INST1_Goertzel|Add2~13\ = CARRY((\INST1_Goertzel|reg.sample_count\(6) & !\INST1_Goertzel|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(6),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~11\,
	combout => \INST1_Goertzel|Add2~12_combout\,
	cout => \INST1_Goertzel|Add2~13\);

-- Location: LCCOMB_X22_Y8_N2
\INST1_Goertzel|Selector136~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector136~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(6)) # ((\INST1_Goertzel|Add2~12_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~12_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~12_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(6),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector136~0_combout\);

-- Location: FF_X22_Y8_N3
\INST1_Goertzel|reg.sample_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector136~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(6));

-- Location: LCCOMB_X22_Y8_N28
\INST1_Goertzel|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~7_combout\ = (\INST1_Goertzel|reg.sample_count\(3) & (!\INST1_Goertzel|reg.sample_count\(5) & (!\INST1_Goertzel|reg.sample_count\(4) & \INST1_Goertzel|reg.sample_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(3),
	datab => \INST1_Goertzel|reg.sample_count\(5),
	datac => \INST1_Goertzel|reg.sample_count\(4),
	datad => \INST1_Goertzel|reg.sample_count\(6),
	combout => \INST1_Goertzel|Equal0~7_combout\);

-- Location: LCCOMB_X22_Y8_N10
\INST1_Goertzel|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~10_combout\ = (!\INST1_Goertzel|reg.sample_count\(1) & (\INST1_Goertzel|Equal0~7_combout\ & (!\INST1_Goertzel|reg.sample_count\(2) & !\INST1_Goertzel|reg.sample_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(1),
	datab => \INST1_Goertzel|Equal0~7_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(2),
	datad => \INST1_Goertzel|reg.sample_count\(0),
	combout => \INST1_Goertzel|Equal0~10_combout\);

-- Location: LCCOMB_X23_Y8_N16
\INST1_Goertzel|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~14_combout\ = (\INST1_Goertzel|reg.sample_count\(7) & (!\INST1_Goertzel|Add2~13\)) # (!\INST1_Goertzel|reg.sample_count\(7) & ((\INST1_Goertzel|Add2~13\) # (GND)))
-- \INST1_Goertzel|Add2~15\ = CARRY((!\INST1_Goertzel|Add2~13\) # (!\INST1_Goertzel|reg.sample_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(7),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~13\,
	combout => \INST1_Goertzel|Add2~14_combout\,
	cout => \INST1_Goertzel|Add2~15\);

-- Location: LCCOMB_X24_Y8_N12
\INST1_Goertzel|Selector135~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector135~0_combout\ = (\INST1_Goertzel|Add2~14_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\) # ((\INST1_Goertzel|reg.sample_count\(7) & \INST1_Goertzel|reg~5_combout\)))) # (!\INST1_Goertzel|Add2~14_combout\ & 
-- (((\INST1_Goertzel|reg.sample_count\(7) & \INST1_Goertzel|reg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add2~14_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(7),
	datad => \INST1_Goertzel|reg~5_combout\,
	combout => \INST1_Goertzel|Selector135~0_combout\);

-- Location: FF_X24_Y8_N13
\INST1_Goertzel|reg.sample_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector135~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(7));

-- Location: LCCOMB_X23_Y8_N18
\INST1_Goertzel|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~16_combout\ = (\INST1_Goertzel|reg.sample_count\(8) & (\INST1_Goertzel|Add2~15\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(8) & (!\INST1_Goertzel|Add2~15\ & VCC))
-- \INST1_Goertzel|Add2~17\ = CARRY((\INST1_Goertzel|reg.sample_count\(8) & !\INST1_Goertzel|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(8),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~15\,
	combout => \INST1_Goertzel|Add2~16_combout\,
	cout => \INST1_Goertzel|Add2~17\);

-- Location: LCCOMB_X24_Y8_N6
\INST1_Goertzel|Selector134~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector134~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(8)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~16_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(8),
	datad => \INST1_Goertzel|Add2~16_combout\,
	combout => \INST1_Goertzel|Selector134~0_combout\);

-- Location: FF_X24_Y8_N7
\INST1_Goertzel|reg.sample_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(8));

-- Location: LCCOMB_X23_Y8_N20
\INST1_Goertzel|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~18_combout\ = (\INST1_Goertzel|reg.sample_count\(9) & (!\INST1_Goertzel|Add2~17\)) # (!\INST1_Goertzel|reg.sample_count\(9) & ((\INST1_Goertzel|Add2~17\) # (GND)))
-- \INST1_Goertzel|Add2~19\ = CARRY((!\INST1_Goertzel|Add2~17\) # (!\INST1_Goertzel|reg.sample_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(9),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~17\,
	combout => \INST1_Goertzel|Add2~18_combout\,
	cout => \INST1_Goertzel|Add2~19\);

-- Location: LCCOMB_X24_Y8_N20
\INST1_Goertzel|Selector133~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector133~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(9)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~18_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(9),
	datad => \INST1_Goertzel|Add2~18_combout\,
	combout => \INST1_Goertzel|Selector133~0_combout\);

-- Location: FF_X24_Y8_N21
\INST1_Goertzel|reg.sample_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector133~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(9));

-- Location: LCCOMB_X23_Y8_N22
\INST1_Goertzel|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~20_combout\ = (\INST1_Goertzel|reg.sample_count\(10) & (\INST1_Goertzel|Add2~19\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(10) & (!\INST1_Goertzel|Add2~19\ & VCC))
-- \INST1_Goertzel|Add2~21\ = CARRY((\INST1_Goertzel|reg.sample_count\(10) & !\INST1_Goertzel|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(10),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~19\,
	combout => \INST1_Goertzel|Add2~20_combout\,
	cout => \INST1_Goertzel|Add2~21\);

-- Location: LCCOMB_X24_Y8_N22
\INST1_Goertzel|Selector132~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector132~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(10)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~20_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(10),
	datad => \INST1_Goertzel|Add2~20_combout\,
	combout => \INST1_Goertzel|Selector132~0_combout\);

-- Location: FF_X24_Y8_N23
\INST1_Goertzel|reg.sample_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(10));

-- Location: LCCOMB_X23_Y8_N24
\INST1_Goertzel|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~22_combout\ = (\INST1_Goertzel|reg.sample_count\(11) & (!\INST1_Goertzel|Add2~21\)) # (!\INST1_Goertzel|reg.sample_count\(11) & ((\INST1_Goertzel|Add2~21\) # (GND)))
-- \INST1_Goertzel|Add2~23\ = CARRY((!\INST1_Goertzel|Add2~21\) # (!\INST1_Goertzel|reg.sample_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~21\,
	combout => \INST1_Goertzel|Add2~22_combout\,
	cout => \INST1_Goertzel|Add2~23\);

-- Location: LCCOMB_X24_Y8_N24
\INST1_Goertzel|Selector131~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector131~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(11)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~22_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(11),
	datad => \INST1_Goertzel|Add2~22_combout\,
	combout => \INST1_Goertzel|Selector131~0_combout\);

-- Location: FF_X24_Y8_N25
\INST1_Goertzel|reg.sample_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector131~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(11));

-- Location: LCCOMB_X23_Y8_N26
\INST1_Goertzel|Add2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~24_combout\ = (\INST1_Goertzel|reg.sample_count\(12) & (\INST1_Goertzel|Add2~23\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(12) & (!\INST1_Goertzel|Add2~23\ & VCC))
-- \INST1_Goertzel|Add2~25\ = CARRY((\INST1_Goertzel|reg.sample_count\(12) & !\INST1_Goertzel|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(12),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~23\,
	combout => \INST1_Goertzel|Add2~24_combout\,
	cout => \INST1_Goertzel|Add2~25\);

-- Location: LCCOMB_X24_Y8_N18
\INST1_Goertzel|Selector130~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector130~0_combout\ = (\INST1_Goertzel|Add2~24_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\) # ((\INST1_Goertzel|reg.sample_count\(12) & \INST1_Goertzel|reg~5_combout\)))) # (!\INST1_Goertzel|Add2~24_combout\ & 
-- (((\INST1_Goertzel|reg.sample_count\(12) & \INST1_Goertzel|reg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add2~24_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(12),
	datad => \INST1_Goertzel|reg~5_combout\,
	combout => \INST1_Goertzel|Selector130~0_combout\);

-- Location: FF_X24_Y8_N19
\INST1_Goertzel|reg.sample_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector130~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(12));

-- Location: LCCOMB_X23_Y8_N28
\INST1_Goertzel|Add2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~26_combout\ = (\INST1_Goertzel|reg.sample_count\(13) & (!\INST1_Goertzel|Add2~25\)) # (!\INST1_Goertzel|reg.sample_count\(13) & ((\INST1_Goertzel|Add2~25\) # (GND)))
-- \INST1_Goertzel|Add2~27\ = CARRY((!\INST1_Goertzel|Add2~25\) # (!\INST1_Goertzel|reg.sample_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(13),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~25\,
	combout => \INST1_Goertzel|Add2~26_combout\,
	cout => \INST1_Goertzel|Add2~27\);

-- Location: LCCOMB_X24_Y8_N0
\INST1_Goertzel|Selector129~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector129~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(13)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~26_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(13),
	datad => \INST1_Goertzel|Add2~26_combout\,
	combout => \INST1_Goertzel|Selector129~0_combout\);

-- Location: FF_X24_Y8_N1
\INST1_Goertzel|reg.sample_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(13));

-- Location: LCCOMB_X23_Y8_N30
\INST1_Goertzel|Add2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~28_combout\ = (\INST1_Goertzel|reg.sample_count\(14) & (\INST1_Goertzel|Add2~27\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(14) & (!\INST1_Goertzel|Add2~27\ & VCC))
-- \INST1_Goertzel|Add2~29\ = CARRY((\INST1_Goertzel|reg.sample_count\(14) & !\INST1_Goertzel|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(14),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~27\,
	combout => \INST1_Goertzel|Add2~28_combout\,
	cout => \INST1_Goertzel|Add2~29\);

-- Location: LCCOMB_X24_Y8_N30
\INST1_Goertzel|Selector128~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector128~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(14)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~28_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(14),
	datad => \INST1_Goertzel|Add2~28_combout\,
	combout => \INST1_Goertzel|Selector128~0_combout\);

-- Location: FF_X24_Y8_N31
\INST1_Goertzel|reg.sample_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(14));

-- Location: LCCOMB_X24_Y8_N14
\INST1_Goertzel|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~5_combout\ = (!\INST1_Goertzel|reg.sample_count\(13) & (!\INST1_Goertzel|reg.sample_count\(12) & (!\INST1_Goertzel|reg.sample_count\(14) & !\INST1_Goertzel|reg.sample_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(13),
	datab => \INST1_Goertzel|reg.sample_count\(12),
	datac => \INST1_Goertzel|reg.sample_count\(14),
	datad => \INST1_Goertzel|reg.sample_count\(11),
	combout => \INST1_Goertzel|Equal0~5_combout\);

-- Location: LCCOMB_X24_Y8_N8
\INST1_Goertzel|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~6_combout\ = (!\INST1_Goertzel|reg.sample_count\(8) & (!\INST1_Goertzel|reg.sample_count\(9) & (!\INST1_Goertzel|reg.sample_count\(10) & \INST1_Goertzel|reg.sample_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(8),
	datab => \INST1_Goertzel|reg.sample_count\(9),
	datac => \INST1_Goertzel|reg.sample_count\(10),
	datad => \INST1_Goertzel|reg.sample_count\(7),
	combout => \INST1_Goertzel|Equal0~6_combout\);

-- Location: LCCOMB_X23_Y7_N0
\INST1_Goertzel|Add2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~30_combout\ = (\INST1_Goertzel|reg.sample_count\(15) & (!\INST1_Goertzel|Add2~29\)) # (!\INST1_Goertzel|reg.sample_count\(15) & ((\INST1_Goertzel|Add2~29\) # (GND)))
-- \INST1_Goertzel|Add2~31\ = CARRY((!\INST1_Goertzel|Add2~29\) # (!\INST1_Goertzel|reg.sample_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(15),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~29\,
	combout => \INST1_Goertzel|Add2~30_combout\,
	cout => \INST1_Goertzel|Add2~31\);

-- Location: LCCOMB_X24_Y8_N2
\INST1_Goertzel|Selector127~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector127~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(15)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~30_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(15),
	datad => \INST1_Goertzel|Add2~30_combout\,
	combout => \INST1_Goertzel|Selector127~0_combout\);

-- Location: FF_X24_Y8_N3
\INST1_Goertzel|reg.sample_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector127~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(15));

-- Location: LCCOMB_X23_Y7_N2
\INST1_Goertzel|Add2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~32_combout\ = (\INST1_Goertzel|reg.sample_count\(16) & (\INST1_Goertzel|Add2~31\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(16) & (!\INST1_Goertzel|Add2~31\ & VCC))
-- \INST1_Goertzel|Add2~33\ = CARRY((\INST1_Goertzel|reg.sample_count\(16) & !\INST1_Goertzel|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(16),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~31\,
	combout => \INST1_Goertzel|Add2~32_combout\,
	cout => \INST1_Goertzel|Add2~33\);

-- Location: LCCOMB_X24_Y8_N16
\INST1_Goertzel|Selector126~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector126~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(16)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~32_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(16),
	datad => \INST1_Goertzel|Add2~32_combout\,
	combout => \INST1_Goertzel|Selector126~0_combout\);

-- Location: FF_X24_Y8_N17
\INST1_Goertzel|reg.sample_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(16));

-- Location: LCCOMB_X23_Y7_N4
\INST1_Goertzel|Add2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~34_combout\ = (\INST1_Goertzel|reg.sample_count\(17) & (!\INST1_Goertzel|Add2~33\)) # (!\INST1_Goertzel|reg.sample_count\(17) & ((\INST1_Goertzel|Add2~33\) # (GND)))
-- \INST1_Goertzel|Add2~35\ = CARRY((!\INST1_Goertzel|Add2~33\) # (!\INST1_Goertzel|reg.sample_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(17),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~33\,
	combout => \INST1_Goertzel|Add2~34_combout\,
	cout => \INST1_Goertzel|Add2~35\);

-- Location: LCCOMB_X24_Y8_N26
\INST1_Goertzel|Selector125~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector125~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(17)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~34_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(17),
	datad => \INST1_Goertzel|Add2~34_combout\,
	combout => \INST1_Goertzel|Selector125~0_combout\);

-- Location: FF_X24_Y8_N27
\INST1_Goertzel|reg.sample_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector125~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(17));

-- Location: LCCOMB_X23_Y7_N6
\INST1_Goertzel|Add2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~36_combout\ = (\INST1_Goertzel|reg.sample_count\(18) & (\INST1_Goertzel|Add2~35\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(18) & (!\INST1_Goertzel|Add2~35\ & VCC))
-- \INST1_Goertzel|Add2~37\ = CARRY((\INST1_Goertzel|reg.sample_count\(18) & !\INST1_Goertzel|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(18),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~35\,
	combout => \INST1_Goertzel|Add2~36_combout\,
	cout => \INST1_Goertzel|Add2~37\);

-- Location: LCCOMB_X24_Y8_N28
\INST1_Goertzel|Selector124~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector124~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(18)) # ((\INST1_Goertzel|reg.state.STORE~q\ & \INST1_Goertzel|Add2~36_combout\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|reg.state.STORE~q\ & ((\INST1_Goertzel|Add2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|reg.state.STORE~q\,
	datac => \INST1_Goertzel|reg.sample_count\(18),
	datad => \INST1_Goertzel|Add2~36_combout\,
	combout => \INST1_Goertzel|Selector124~0_combout\);

-- Location: FF_X24_Y8_N29
\INST1_Goertzel|reg.sample_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(18));

-- Location: LCCOMB_X23_Y7_N8
\INST1_Goertzel|Add2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~38_combout\ = (\INST1_Goertzel|reg.sample_count\(19) & (!\INST1_Goertzel|Add2~37\)) # (!\INST1_Goertzel|reg.sample_count\(19) & ((\INST1_Goertzel|Add2~37\) # (GND)))
-- \INST1_Goertzel|Add2~39\ = CARRY((!\INST1_Goertzel|Add2~37\) # (!\INST1_Goertzel|reg.sample_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(19),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~37\,
	combout => \INST1_Goertzel|Add2~38_combout\,
	cout => \INST1_Goertzel|Add2~39\);

-- Location: LCCOMB_X22_Y7_N6
\INST1_Goertzel|Selector123~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector123~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(19)) # ((\INST1_Goertzel|Add2~38_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~38_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~38_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(19),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector123~0_combout\);

-- Location: FF_X22_Y7_N7
\INST1_Goertzel|reg.sample_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(19));

-- Location: LCCOMB_X23_Y7_N10
\INST1_Goertzel|Add2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~40_combout\ = (\INST1_Goertzel|reg.sample_count\(20) & (\INST1_Goertzel|Add2~39\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(20) & (!\INST1_Goertzel|Add2~39\ & VCC))
-- \INST1_Goertzel|Add2~41\ = CARRY((\INST1_Goertzel|reg.sample_count\(20) & !\INST1_Goertzel|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(20),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~39\,
	combout => \INST1_Goertzel|Add2~40_combout\,
	cout => \INST1_Goertzel|Add2~41\);

-- Location: LCCOMB_X22_Y7_N16
\INST1_Goertzel|Selector122~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector122~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(20)) # ((\INST1_Goertzel|Add2~40_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~40_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~40_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(20),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector122~0_combout\);

-- Location: FF_X22_Y7_N17
\INST1_Goertzel|reg.sample_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(20));

-- Location: LCCOMB_X23_Y7_N12
\INST1_Goertzel|Add2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~42_combout\ = (\INST1_Goertzel|reg.sample_count\(21) & (!\INST1_Goertzel|Add2~41\)) # (!\INST1_Goertzel|reg.sample_count\(21) & ((\INST1_Goertzel|Add2~41\) # (GND)))
-- \INST1_Goertzel|Add2~43\ = CARRY((!\INST1_Goertzel|Add2~41\) # (!\INST1_Goertzel|reg.sample_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(21),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~41\,
	combout => \INST1_Goertzel|Add2~42_combout\,
	cout => \INST1_Goertzel|Add2~43\);

-- Location: LCCOMB_X22_Y7_N14
\INST1_Goertzel|Selector121~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector121~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(21)) # ((\INST1_Goertzel|Add2~42_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~42_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~42_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(21),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector121~0_combout\);

-- Location: FF_X22_Y7_N15
\INST1_Goertzel|reg.sample_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector121~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(21));

-- Location: LCCOMB_X23_Y7_N14
\INST1_Goertzel|Add2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~44_combout\ = (\INST1_Goertzel|reg.sample_count\(22) & (\INST1_Goertzel|Add2~43\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(22) & (!\INST1_Goertzel|Add2~43\ & VCC))
-- \INST1_Goertzel|Add2~45\ = CARRY((\INST1_Goertzel|reg.sample_count\(22) & !\INST1_Goertzel|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(22),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~43\,
	combout => \INST1_Goertzel|Add2~44_combout\,
	cout => \INST1_Goertzel|Add2~45\);

-- Location: LCCOMB_X22_Y7_N8
\INST1_Goertzel|Selector120~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector120~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(22)) # ((\INST1_Goertzel|Add2~44_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~44_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~44_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(22),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector120~0_combout\);

-- Location: FF_X22_Y7_N9
\INST1_Goertzel|reg.sample_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector120~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(22));

-- Location: LCCOMB_X23_Y7_N16
\INST1_Goertzel|Add2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~46_combout\ = (\INST1_Goertzel|reg.sample_count\(23) & (!\INST1_Goertzel|Add2~45\)) # (!\INST1_Goertzel|reg.sample_count\(23) & ((\INST1_Goertzel|Add2~45\) # (GND)))
-- \INST1_Goertzel|Add2~47\ = CARRY((!\INST1_Goertzel|Add2~45\) # (!\INST1_Goertzel|reg.sample_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(23),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~45\,
	combout => \INST1_Goertzel|Add2~46_combout\,
	cout => \INST1_Goertzel|Add2~47\);

-- Location: LCCOMB_X22_Y7_N28
\INST1_Goertzel|Selector119~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector119~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(23)) # ((\INST1_Goertzel|Add2~46_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~46_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~46_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(23),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector119~0_combout\);

-- Location: FF_X22_Y7_N29
\INST1_Goertzel|reg.sample_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector119~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(23));

-- Location: LCCOMB_X23_Y7_N18
\INST1_Goertzel|Add2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~48_combout\ = (\INST1_Goertzel|reg.sample_count\(24) & (\INST1_Goertzel|Add2~47\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(24) & (!\INST1_Goertzel|Add2~47\ & VCC))
-- \INST1_Goertzel|Add2~49\ = CARRY((\INST1_Goertzel|reg.sample_count\(24) & !\INST1_Goertzel|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(24),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~47\,
	combout => \INST1_Goertzel|Add2~48_combout\,
	cout => \INST1_Goertzel|Add2~49\);

-- Location: LCCOMB_X22_Y7_N30
\INST1_Goertzel|Selector118~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector118~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(24)) # ((\INST1_Goertzel|Add2~48_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~48_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~48_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(24),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector118~0_combout\);

-- Location: FF_X22_Y7_N31
\INST1_Goertzel|reg.sample_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector118~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(24));

-- Location: LCCOMB_X23_Y7_N20
\INST1_Goertzel|Add2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~50_combout\ = (\INST1_Goertzel|reg.sample_count\(25) & (!\INST1_Goertzel|Add2~49\)) # (!\INST1_Goertzel|reg.sample_count\(25) & ((\INST1_Goertzel|Add2~49\) # (GND)))
-- \INST1_Goertzel|Add2~51\ = CARRY((!\INST1_Goertzel|Add2~49\) # (!\INST1_Goertzel|reg.sample_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(25),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~49\,
	combout => \INST1_Goertzel|Add2~50_combout\,
	cout => \INST1_Goertzel|Add2~51\);

-- Location: LCCOMB_X22_Y7_N12
\INST1_Goertzel|Selector117~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector117~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(25)) # ((\INST1_Goertzel|Add2~50_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~50_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~50_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(25),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector117~0_combout\);

-- Location: FF_X22_Y7_N13
\INST1_Goertzel|reg.sample_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector117~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(25));

-- Location: LCCOMB_X23_Y7_N22
\INST1_Goertzel|Add2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~52_combout\ = (\INST1_Goertzel|reg.sample_count\(26) & (\INST1_Goertzel|Add2~51\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(26) & (!\INST1_Goertzel|Add2~51\ & VCC))
-- \INST1_Goertzel|Add2~53\ = CARRY((\INST1_Goertzel|reg.sample_count\(26) & !\INST1_Goertzel|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(26),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~51\,
	combout => \INST1_Goertzel|Add2~52_combout\,
	cout => \INST1_Goertzel|Add2~53\);

-- Location: LCCOMB_X22_Y7_N26
\INST1_Goertzel|Selector116~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector116~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(26)) # ((\INST1_Goertzel|Add2~52_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~52_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~52_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(26),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector116~0_combout\);

-- Location: FF_X22_Y7_N27
\INST1_Goertzel|reg.sample_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector116~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(26));

-- Location: LCCOMB_X22_Y7_N10
\INST1_Goertzel|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~1_combout\ = (!\INST1_Goertzel|reg.sample_count\(26) & (!\INST1_Goertzel|reg.sample_count\(23) & (!\INST1_Goertzel|reg.sample_count\(24) & !\INST1_Goertzel|reg.sample_count\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(26),
	datab => \INST1_Goertzel|reg.sample_count\(23),
	datac => \INST1_Goertzel|reg.sample_count\(24),
	datad => \INST1_Goertzel|reg.sample_count\(25),
	combout => \INST1_Goertzel|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y7_N24
\INST1_Goertzel|Add2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~54_combout\ = (\INST1_Goertzel|reg.sample_count\(27) & (!\INST1_Goertzel|Add2~53\)) # (!\INST1_Goertzel|reg.sample_count\(27) & ((\INST1_Goertzel|Add2~53\) # (GND)))
-- \INST1_Goertzel|Add2~55\ = CARRY((!\INST1_Goertzel|Add2~53\) # (!\INST1_Goertzel|reg.sample_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(27),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~53\,
	combout => \INST1_Goertzel|Add2~54_combout\,
	cout => \INST1_Goertzel|Add2~55\);

-- Location: LCCOMB_X22_Y7_N18
\INST1_Goertzel|Selector115~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector115~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(27)) # ((\INST1_Goertzel|Add2~54_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~54_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~54_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(27),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector115~0_combout\);

-- Location: FF_X22_Y7_N19
\INST1_Goertzel|reg.sample_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(27));

-- Location: LCCOMB_X23_Y7_N26
\INST1_Goertzel|Add2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~56_combout\ = (\INST1_Goertzel|reg.sample_count\(28) & (\INST1_Goertzel|Add2~55\ $ (GND))) # (!\INST1_Goertzel|reg.sample_count\(28) & (!\INST1_Goertzel|Add2~55\ & VCC))
-- \INST1_Goertzel|Add2~57\ = CARRY((\INST1_Goertzel|reg.sample_count\(28) & !\INST1_Goertzel|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(28),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~55\,
	combout => \INST1_Goertzel|Add2~56_combout\,
	cout => \INST1_Goertzel|Add2~57\);

-- Location: LCCOMB_X22_Y7_N24
\INST1_Goertzel|Selector114~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector114~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(28)) # ((\INST1_Goertzel|Add2~56_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~56_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~56_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(28),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector114~0_combout\);

-- Location: FF_X22_Y7_N25
\INST1_Goertzel|reg.sample_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector114~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(28));

-- Location: LCCOMB_X23_Y7_N28
\INST1_Goertzel|Add2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~58_combout\ = (\INST1_Goertzel|reg.sample_count\(29) & (!\INST1_Goertzel|Add2~57\)) # (!\INST1_Goertzel|reg.sample_count\(29) & ((\INST1_Goertzel|Add2~57\) # (GND)))
-- \INST1_Goertzel|Add2~59\ = CARRY((!\INST1_Goertzel|Add2~57\) # (!\INST1_Goertzel|reg.sample_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(29),
	datad => VCC,
	cin => \INST1_Goertzel|Add2~57\,
	combout => \INST1_Goertzel|Add2~58_combout\,
	cout => \INST1_Goertzel|Add2~59\);

-- Location: LCCOMB_X22_Y7_N2
\INST1_Goertzel|Selector113~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector113~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(29)) # ((\INST1_Goertzel|Add2~58_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~58_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~58_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(29),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector113~0_combout\);

-- Location: FF_X22_Y7_N3
\INST1_Goertzel|reg.sample_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector113~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(29));

-- Location: LCCOMB_X23_Y7_N30
\INST1_Goertzel|Add2~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add2~60_combout\ = \INST1_Goertzel|reg.sample_count\(30) $ (!\INST1_Goertzel|Add2~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.sample_count\(30),
	cin => \INST1_Goertzel|Add2~59\,
	combout => \INST1_Goertzel|Add2~60_combout\);

-- Location: LCCOMB_X22_Y7_N4
\INST1_Goertzel|Selector112~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector112~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(30)) # ((\INST1_Goertzel|Add2~60_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~60_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~60_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(30),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector112~0_combout\);

-- Location: FF_X22_Y7_N5
\INST1_Goertzel|reg.sample_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector112~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(30));

-- Location: LCCOMB_X22_Y7_N20
\INST1_Goertzel|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~0_combout\ = (!\INST1_Goertzel|reg.sample_count\(27) & (!\INST1_Goertzel|reg.sample_count\(28) & (!\INST1_Goertzel|reg.sample_count\(30) & !\INST1_Goertzel|reg.sample_count\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(27),
	datab => \INST1_Goertzel|reg.sample_count\(28),
	datac => \INST1_Goertzel|reg.sample_count\(30),
	datad => \INST1_Goertzel|reg.sample_count\(29),
	combout => \INST1_Goertzel|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y8_N4
\INST1_Goertzel|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~3_combout\ = (!\INST1_Goertzel|reg.sample_count\(18) & (!\INST1_Goertzel|reg.sample_count\(15) & (!\INST1_Goertzel|reg.sample_count\(17) & !\INST1_Goertzel|reg.sample_count\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(18),
	datab => \INST1_Goertzel|reg.sample_count\(15),
	datac => \INST1_Goertzel|reg.sample_count\(17),
	datad => \INST1_Goertzel|reg.sample_count\(16),
	combout => \INST1_Goertzel|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y7_N0
\INST1_Goertzel|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~2_combout\ = (!\INST1_Goertzel|reg.sample_count\(19) & (!\INST1_Goertzel|reg.sample_count\(22) & (!\INST1_Goertzel|reg.sample_count\(21) & !\INST1_Goertzel|reg.sample_count\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(19),
	datab => \INST1_Goertzel|reg.sample_count\(22),
	datac => \INST1_Goertzel|reg.sample_count\(21),
	datad => \INST1_Goertzel|reg.sample_count\(20),
	combout => \INST1_Goertzel|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y7_N22
\INST1_Goertzel|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~4_combout\ = (\INST1_Goertzel|Equal0~1_combout\ & (\INST1_Goertzel|Equal0~0_combout\ & (\INST1_Goertzel|Equal0~3_combout\ & \INST1_Goertzel|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Equal0~1_combout\,
	datab => \INST1_Goertzel|Equal0~0_combout\,
	datac => \INST1_Goertzel|Equal0~3_combout\,
	datad => \INST1_Goertzel|Equal0~2_combout\,
	combout => \INST1_Goertzel|Equal0~4_combout\);

-- Location: LCCOMB_X22_Y8_N24
\INST1_Goertzel|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~11_combout\ = (\INST1_Goertzel|Equal0~10_combout\ & (\INST1_Goertzel|Equal0~5_combout\ & (\INST1_Goertzel|Equal0~6_combout\ & \INST1_Goertzel|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Equal0~10_combout\,
	datab => \INST1_Goertzel|Equal0~5_combout\,
	datac => \INST1_Goertzel|Equal0~6_combout\,
	datad => \INST1_Goertzel|Equal0~4_combout\,
	combout => \INST1_Goertzel|Equal0~11_combout\);

-- Location: LCCOMB_X22_Y8_N16
\INST1_Goertzel|Selector142~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector142~1_combout\ = (\INST1_Goertzel|Selector142~0_combout\ & (((\INST1_Goertzel|Add2~0_combout\ & !\INST1_Goertzel|Equal0~11_combout\)) # (!\INST1_Goertzel|reg.state.STORE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add2~0_combout\,
	datab => \INST1_Goertzel|Selector142~0_combout\,
	datac => \INST1_Goertzel|Equal0~11_combout\,
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector142~1_combout\);

-- Location: FF_X22_Y8_N17
\INST1_Goertzel|reg.sample_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(0));

-- Location: LCCOMB_X22_Y8_N6
\INST1_Goertzel|Selector141~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector141~0_combout\ = (\INST1_Goertzel|reg~5_combout\ & ((\INST1_Goertzel|reg.sample_count\(1)) # ((\INST1_Goertzel|Add2~2_combout\ & \INST1_Goertzel|reg.state.STORE~q\)))) # (!\INST1_Goertzel|reg~5_combout\ & 
-- (\INST1_Goertzel|Add2~2_combout\ & ((\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~5_combout\,
	datab => \INST1_Goertzel|Add2~2_combout\,
	datac => \INST1_Goertzel|reg.sample_count\(1),
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector141~0_combout\);

-- Location: FF_X22_Y8_N7
\INST1_Goertzel|reg.sample_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector141~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.sample_count\(1));

-- Location: LCCOMB_X22_Y8_N22
\INST1_Goertzel|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~8_combout\ = (!\INST1_Goertzel|reg.sample_count\(1) & (!\INST1_Goertzel|reg.sample_count\(2) & !\INST1_Goertzel|reg.sample_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.sample_count\(1),
	datac => \INST1_Goertzel|reg.sample_count\(2),
	datad => \INST1_Goertzel|reg.sample_count\(0),
	combout => \INST1_Goertzel|Equal0~8_combout\);

-- Location: LCCOMB_X22_Y8_N4
\INST1_Goertzel|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Equal0~9_combout\ = (\INST1_Goertzel|Equal0~8_combout\ & (\INST1_Goertzel|Equal0~6_combout\ & (\INST1_Goertzel|Equal0~5_combout\ & \INST1_Goertzel|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Equal0~8_combout\,
	datab => \INST1_Goertzel|Equal0~6_combout\,
	datac => \INST1_Goertzel|Equal0~5_combout\,
	datad => \INST1_Goertzel|Equal0~7_combout\,
	combout => \INST1_Goertzel|Equal0~9_combout\);

-- Location: LCCOMB_X22_Y8_N12
\INST1_Goertzel|Selector0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector0~0_combout\ = (\INST1_Goertzel|reg.state.STORE~q\ & ((!\INST1_Goertzel|Equal0~4_combout\) # (!\INST1_Goertzel|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Equal0~9_combout\,
	datac => \INST1_Goertzel|reg.state.STORE~q\,
	datad => \INST1_Goertzel|Equal0~4_combout\,
	combout => \INST1_Goertzel|Selector0~0_combout\);

-- Location: LCCOMB_X21_Y7_N18
\INST1_Goertzel|Selector0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector0~1_combout\ = (!\INST1_Goertzel|reg.state.OUTPUT~q\ & (!\INST1_Goertzel|Selector0~0_combout\ & ((\INST3_sampler|r_NEW_DATA~q\) # (\INST1_Goertzel|reg.state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.OUTPUT~q\,
	datab => \INST3_sampler|r_NEW_DATA~q\,
	datac => \INST1_Goertzel|reg.state.IDLE~q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector0~1_combout\);

-- Location: FF_X21_Y7_N19
\INST1_Goertzel|reg.state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.state.IDLE~q\);

-- Location: LCCOMB_X21_Y7_N30
\INST1_Goertzel|reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg~4_combout\ = (\INST3_sampler|r_NEW_DATA~q\ & !\INST1_Goertzel|reg.state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST3_sampler|r_NEW_DATA~q\,
	datad => \INST1_Goertzel|reg.state.IDLE~q\,
	combout => \INST1_Goertzel|reg~4_combout\);

-- Location: FF_X21_Y7_N31
\INST1_Goertzel|reg.state.CALCULATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.state.CALCULATE~q\);

-- Location: FF_X22_Y8_N13
\INST1_Goertzel|reg.state.STORE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.state.CALCULATE~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.state.STORE~q\);

-- Location: LCCOMB_X22_Y8_N14
\INST1_Goertzel|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector2~0_combout\ = (\INST1_Goertzel|reg.state.STORE~q\ & (\INST1_Goertzel|Equal0~4_combout\ & \INST1_Goertzel|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.STORE~q\,
	datab => \INST1_Goertzel|Equal0~4_combout\,
	datac => \INST1_Goertzel|Equal0~9_combout\,
	combout => \INST1_Goertzel|Selector2~0_combout\);

-- Location: LCCOMB_X21_Y7_N8
\INST1_Goertzel|reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg~6_combout\ = (\INST1_Goertzel|reg.state.STORE~q\) # (!\INST1_Goertzel|reg.state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.STORE~q\,
	datab => \INST1_Goertzel|reg.state.IDLE~q\,
	combout => \INST1_Goertzel|reg~6_combout\);

-- Location: LCCOMB_X19_Y5_N18
\INST1_Goertzel|Selector108~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector108~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(3) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(3) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(3),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector108~0_combout\);

-- Location: FF_X19_Y5_N19
\INST1_Goertzel|reg.VA_prev2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector108~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(3));

-- Location: IOIBUF_X26_Y0_N1
\i_ADC1[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(0),
	o => \i_ADC1[0]~input_o\);

-- Location: FF_X16_Y7_N7
\INST1_sampler|r_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[0]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(0));

-- Location: FF_X19_Y7_N3
\INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector56~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y7_N12
\INST1_Goertzel|Selector110~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector110~0_combout\ = (\INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(1))))) # 
-- (!\INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(1),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST1_Goertzel|Selector110~0_combout\);

-- Location: FF_X19_Y7_N13
\INST1_Goertzel|reg.VA_prev2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector110~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(1));

-- Location: LCCOMB_X22_Y8_N30
\INST1_Goertzel|Selector57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector57~0_combout\ = (\INST1_Goertzel|reg~5_combout\) # ((\INST1_Goertzel|reg.state.STORE~q\ & (\INST1_Goertzel|Equal0~9_combout\ & \INST1_Goertzel|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.STORE~q\,
	datab => \INST1_Goertzel|reg~5_combout\,
	datac => \INST1_Goertzel|Equal0~9_combout\,
	datad => \INST1_Goertzel|Equal0~4_combout\,
	combout => \INST1_Goertzel|Selector57~0_combout\);

-- Location: LCCOMB_X19_Y5_N22
\INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Selector55~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y5_N23
\INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y5_N8
\INST1_Goertzel|Selector109~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector109~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(2) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(2) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(2),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector109~0_combout\);

-- Location: FF_X19_Y5_N9
\INST1_Goertzel|reg.VA_prev2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector109~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(2));

-- Location: IOIBUF_X3_Y0_N1
\i_ADC1[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(2),
	o => \i_ADC1[2]~input_o\);

-- Location: FF_X16_Y7_N11
\INST1_sampler|r_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[2]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(2));

-- Location: LCCOMB_X19_Y5_N30
\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Selector53~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y5_N31
\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\);

-- Location: IOIBUF_X14_Y0_N1
\i_ADC1[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(4),
	o => \i_ADC1[4]~input_o\);

-- Location: FF_X16_Y7_N15
\INST1_sampler|r_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[4]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(4));

-- Location: LCCOMB_X21_Y7_N14
\INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Selector52~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\);

-- Location: FF_X21_Y7_N15
\INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N0
\INST1_Goertzel|Selector106~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector106~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(5) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(5) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(5),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector106~0_combout\);

-- Location: FF_X21_Y7_N1
\INST1_Goertzel|reg.VA_prev2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector106~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(5));

-- Location: IOIBUF_X14_Y0_N8
\i_ADC1[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(5),
	o => \i_ADC1[5]~input_o\);

-- Location: FF_X16_Y7_N17
\INST1_sampler|r_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[5]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(5));

-- Location: LCCOMB_X20_Y7_N14
\INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Selector51~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\);

-- Location: FF_X20_Y7_N15
\INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y7_N18
\INST1_Goertzel|Selector105~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector105~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(6))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(6),
	datad => \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector105~0_combout\);

-- Location: FF_X20_Y7_N19
\INST1_Goertzel|reg.VA_prev2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector105~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(6));

-- Location: IOIBUF_X9_Y0_N1
\i_ADC1[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(6),
	o => \i_ADC1[6]~input_o\);

-- Location: FF_X16_Y7_N19
\INST1_sampler|r_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[6]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(6));

-- Location: IOIBUF_X1_Y0_N8
\i_ADC1[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(7),
	o => \i_ADC1[7]~input_o\);

-- Location: FF_X16_Y7_N21
\INST1_sampler|r_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[7]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(7));

-- Location: FF_X20_Y7_N27
\INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y7_N22
\INST1_Goertzel|Selector103~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector103~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(8))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(8),
	datad => \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector103~0_combout\);

-- Location: FF_X20_Y7_N23
\INST1_Goertzel|reg.VA_prev2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector103~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(8));

-- Location: IOIBUF_X9_Y0_N8
\i_ADC1[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(8),
	o => \i_ADC1[8]~input_o\);

-- Location: FF_X16_Y7_N23
\INST1_sampler|r_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[8]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(8));

-- Location: LCCOMB_X19_Y6_N0
\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Selector48~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y6_N1
\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y5_N16
\INST1_Goertzel|Selector102~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector102~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(9) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(9) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(9),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector102~0_combout\);

-- Location: FF_X19_Y5_N17
\INST1_Goertzel|reg.VA_prev2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector102~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(9));

-- Location: FF_X21_Y7_N21
\INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N28
\INST1_Goertzel|Selector93~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector93~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(18),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector93~0_combout\);

-- Location: FF_X21_Y7_N29
\INST1_Goertzel|reg.VA_prev2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector93~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(18));

-- Location: IOIBUF_X1_Y0_N1
\i_ADC1[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(10),
	o => \i_ADC1[10]~input_o\);

-- Location: FF_X16_Y7_N27
\INST1_sampler|r_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[10]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(10));

-- Location: FF_X19_Y5_N3
\INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y5_N14
\INST1_Goertzel|Selector92~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector92~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(19) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(19) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(19),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector92~0_combout\);

-- Location: FF_X19_Y5_N15
\INST1_Goertzel|reg.VA_prev2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector92~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(19));

-- Location: IOIBUF_X7_Y0_N15
\i_ADC1[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(11),
	o => \i_ADC1[11]~input_o\);

-- Location: LCCOMB_X16_Y7_N4
\INST1_sampler|r_DATA[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_sampler|r_DATA[11]~feeder_combout\ = \i_ADC1[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_ADC1[11]~input_o\,
	combout => \INST1_sampler|r_DATA[11]~feeder_combout\);

-- Location: FF_X16_Y7_N5
\INST1_sampler|r_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_sampler|r_DATA[11]~feeder_combout\,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(11));

-- Location: FF_X19_Y6_N19
\INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y6_N2
\INST1_Goertzel|Selector91~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector91~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(20)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(20),
	datad => \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector91~0_combout\);

-- Location: FF_X19_Y6_N3
\INST1_Goertzel|reg.VA_prev2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector91~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(20));

-- Location: FF_X19_Y6_N5
\INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y6_N8
\INST1_Goertzel|Selector90~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector90~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(21)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(21),
	datad => \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector90~0_combout\);

-- Location: FF_X19_Y6_N9
\INST1_Goertzel|reg.VA_prev2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(21));

-- Location: FF_X19_Y6_N31
\INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y6_N10
\INST1_Goertzel|Selector89~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector89~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(22)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(22),
	datad => \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector89~0_combout\);

-- Location: FF_X19_Y6_N11
\INST1_Goertzel|reg.VA_prev2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector89~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(22));

-- Location: FF_X19_Y5_N13
\INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y5_N4
\INST1_Goertzel|Selector87~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector87~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(24) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(24) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(24),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector87~0_combout\);

-- Location: FF_X19_Y5_N5
\INST1_Goertzel|reg.VA_prev2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(24));

-- Location: FF_X20_Y7_N3
\INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y6_N22
\INST1_Goertzel|Selector86~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector86~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(25)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(25),
	datad => \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector86~0_combout\);

-- Location: FF_X19_Y6_N23
\INST1_Goertzel|reg.VA_prev2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector86~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(25));

-- Location: FF_X20_Y7_N9
\INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y7_N20
\INST1_Goertzel|Selector85~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector85~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(26))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(26),
	datad => \INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector85~0_combout\);

-- Location: FF_X20_Y7_N21
\INST1_Goertzel|reg.VA_prev2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector85~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(26));

-- Location: DSPMULT_X18_Y5_N0
\INST1_Goertzel|Mult0|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y5_N2
\INST1_Goertzel|Mult0|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y5_N14
\INST1_Goertzel|Mult0|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ = \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ $ (VCC)
-- \INST1_Goertzel|Mult0|auto_generated|op_2~1\ = CARRY(\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X17_Y5_N16
\INST1_Goertzel|Mult0|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & (!\INST1_Goertzel|Mult0|auto_generated|op_2~1\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST1_Goertzel|Mult0|auto_generated|op_2~1\) # (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~3\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~1\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~1\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X17_Y5_N18
\INST1_Goertzel|Mult0|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & (\INST1_Goertzel|Mult0|auto_generated|op_2~3\ $ (GND))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_2~3\ & VCC))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~5\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & !\INST1_Goertzel|Mult0|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~3\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X17_Y5_N20
\INST1_Goertzel|Mult0|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & (!\INST1_Goertzel|Mult0|auto_generated|op_2~5\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST1_Goertzel|Mult0|auto_generated|op_2~5\) # (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~7\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~5\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~5\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X17_Y5_N22
\INST1_Goertzel|Mult0|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\INST1_Goertzel|Mult0|auto_generated|op_2~7\ $ (GND))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_2~7\ & VCC))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~9\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\INST1_Goertzel|Mult0|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~7\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X17_Y5_N24
\INST1_Goertzel|Mult0|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & (!\INST1_Goertzel|Mult0|auto_generated|op_2~9\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST1_Goertzel|Mult0|auto_generated|op_2~9\) # (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~11\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~9\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~9\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X17_Y5_N26
\INST1_Goertzel|Mult0|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\INST1_Goertzel|Mult0|auto_generated|op_2~11\ $ (GND))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_2~11\ & VCC))
-- \INST1_Goertzel|Mult0|auto_generated|op_2~13\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\INST1_Goertzel|Mult0|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~11\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X17_Y5_N28
\INST1_Goertzel|Mult0|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_2~14_combout\ = \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\INST1_Goertzel|Mult0|auto_generated|op_2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_2~13\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_2~14_combout\);

-- Location: FF_X19_Y7_N9
\INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X15_Y7_N0
\INST1_Goertzel|Selector100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector100~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(11),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector100~0_combout\);

-- Location: FF_X15_Y7_N1
\INST1_Goertzel|reg.VA_prev2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector100~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(11));

-- Location: FF_X20_Y7_N5
\INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector44~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X15_Y6_N28
\INST1_Goertzel|Selector98~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector98~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(13),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector98~0_combout\);

-- Location: FF_X15_Y6_N29
\INST1_Goertzel|reg.VA_prev2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector98~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(13));

-- Location: FF_X19_Y7_N15
\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y7_N10
\INST1_Goertzel|Selector94~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector94~0_combout\ = (\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(17))))) # 
-- (!\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(17),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST1_Goertzel|Selector94~0_combout\);

-- Location: FF_X19_Y7_N11
\INST1_Goertzel|reg.VA_prev2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector94~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(17));

-- Location: DSPMULT_X18_Y7_N0
\INST1_Goertzel|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y7_N2
\INST1_Goertzel|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y7_N10
\INST1_Goertzel|Mult0|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~1\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & \INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X17_Y7_N12
\INST1_Goertzel|Mult0|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~1\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~1\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~3\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~1\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~1\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~1\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y7_N14
\INST1_Goertzel|Mult0|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~5\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~3\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~3\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y7_N16
\INST1_Goertzel|Mult0|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~5\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~5\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~7\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~5\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~5\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~5\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X17_Y7_N18
\INST1_Goertzel|Mult0|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~9\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~7\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~7\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y7_N20
\INST1_Goertzel|Mult0|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~9\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~9\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~11\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~9\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~9\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~9\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y7_N22
\INST1_Goertzel|Mult0|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~13\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~11\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~11\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y7_N24
\INST1_Goertzel|Mult0|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~13\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~13\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~15\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~13\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~13\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~13\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y7_N26
\INST1_Goertzel|Mult0|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~17\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~15\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~15\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y7_N28
\INST1_Goertzel|Mult0|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~17\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~17\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~19\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~17\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~17\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~17\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y7_N30
\INST1_Goertzel|Mult0|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~21\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~19\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~19\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y6_N0
\INST1_Goertzel|Mult0|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~21\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~21\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~23\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~21\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~21\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~21\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y6_N2
\INST1_Goertzel|Mult0|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~25\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~23\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~23\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y6_N4
\INST1_Goertzel|Mult0|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ = (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~25\)))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~25\)) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\INST1_Goertzel|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~27\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~25\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\INST1_Goertzel|Mult0|auto_generated|op_1~25\) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~25\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~27\);

-- Location: IOIBUF_X3_Y0_N15
\i_ADC1[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(9),
	o => \i_ADC1[9]~input_o\);

-- Location: FF_X16_Y7_N25
\INST1_sampler|r_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[9]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(9));

-- Location: IOIBUF_X5_Y0_N29
\i_ADC1[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(3),
	o => \i_ADC1[3]~input_o\);

-- Location: FF_X16_Y7_N13
\INST1_sampler|r_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[3]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(3));

-- Location: IOIBUF_X28_Y0_N29
\i_ADC1[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC1(1),
	o => \i_ADC1[1]~input_o\);

-- Location: FF_X16_Y7_N9
\INST1_sampler|r_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC1[1]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_sampler|r_DATA\(1));

-- Location: LCCOMB_X16_Y7_N6
\INST1_Goertzel|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~0_combout\ = (\INST1_sampler|r_DATA\(0) & (\INST1_Goertzel|Mult0|auto_generated|w257w\(14) $ (VCC))) # (!\INST1_sampler|r_DATA\(0) & (\INST1_Goertzel|Mult0|auto_generated|w257w\(14) & VCC))
-- \INST1_Goertzel|Add0~1\ = CARRY((\INST1_sampler|r_DATA\(0) & \INST1_Goertzel|Mult0|auto_generated|w257w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(0),
	datab => \INST1_Goertzel|Mult0|auto_generated|w257w\(14),
	datad => VCC,
	combout => \INST1_Goertzel|Add0~0_combout\,
	cout => \INST1_Goertzel|Add0~1\);

-- Location: LCCOMB_X16_Y7_N8
\INST1_Goertzel|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~2_combout\ = (\INST1_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST1_sampler|r_DATA\(1) & (\INST1_Goertzel|Add0~1\ & VCC)) # (!\INST1_sampler|r_DATA\(1) & (!\INST1_Goertzel|Add0~1\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST1_sampler|r_DATA\(1) & (!\INST1_Goertzel|Add0~1\)) # (!\INST1_sampler|r_DATA\(1) & ((\INST1_Goertzel|Add0~1\) # (GND)))))
-- \INST1_Goertzel|Add0~3\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|w257w\(15) & (!\INST1_sampler|r_DATA\(1) & !\INST1_Goertzel|Add0~1\)) # (!\INST1_Goertzel|Mult0|auto_generated|w257w\(15) & ((!\INST1_Goertzel|Add0~1\) # (!\INST1_sampler|r_DATA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|w257w\(15),
	datab => \INST1_sampler|r_DATA\(1),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~1\,
	combout => \INST1_Goertzel|Add0~2_combout\,
	cout => \INST1_Goertzel|Add0~3\);

-- Location: LCCOMB_X16_Y7_N10
\INST1_Goertzel|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~4_combout\ = ((\INST1_sampler|r_DATA\(2) $ (\INST1_Goertzel|Mult0|auto_generated|w257w\(16) $ (!\INST1_Goertzel|Add0~3\)))) # (GND)
-- \INST1_Goertzel|Add0~5\ = CARRY((\INST1_sampler|r_DATA\(2) & ((\INST1_Goertzel|Mult0|auto_generated|w257w\(16)) # (!\INST1_Goertzel|Add0~3\))) # (!\INST1_sampler|r_DATA\(2) & (\INST1_Goertzel|Mult0|auto_generated|w257w\(16) & !\INST1_Goertzel|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(2),
	datab => \INST1_Goertzel|Mult0|auto_generated|w257w\(16),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~3\,
	combout => \INST1_Goertzel|Add0~4_combout\,
	cout => \INST1_Goertzel|Add0~5\);

-- Location: LCCOMB_X16_Y7_N12
\INST1_Goertzel|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~6_combout\ = (\INST1_Goertzel|Mult0|auto_generated|w257w\(17) & ((\INST1_sampler|r_DATA\(3) & (\INST1_Goertzel|Add0~5\ & VCC)) # (!\INST1_sampler|r_DATA\(3) & (!\INST1_Goertzel|Add0~5\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|w257w\(17) & ((\INST1_sampler|r_DATA\(3) & (!\INST1_Goertzel|Add0~5\)) # (!\INST1_sampler|r_DATA\(3) & ((\INST1_Goertzel|Add0~5\) # (GND)))))
-- \INST1_Goertzel|Add0~7\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|w257w\(17) & (!\INST1_sampler|r_DATA\(3) & !\INST1_Goertzel|Add0~5\)) # (!\INST1_Goertzel|Mult0|auto_generated|w257w\(17) & ((!\INST1_Goertzel|Add0~5\) # (!\INST1_sampler|r_DATA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|w257w\(17),
	datab => \INST1_sampler|r_DATA\(3),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~5\,
	combout => \INST1_Goertzel|Add0~6_combout\,
	cout => \INST1_Goertzel|Add0~7\);

-- Location: LCCOMB_X16_Y7_N14
\INST1_Goertzel|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~8_combout\ = ((\INST1_sampler|r_DATA\(4) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\ $ (!\INST1_Goertzel|Add0~7\)))) # (GND)
-- \INST1_Goertzel|Add0~9\ = CARRY((\INST1_sampler|r_DATA\(4) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\) # (!\INST1_Goertzel|Add0~7\))) # (!\INST1_sampler|r_DATA\(4) & (\INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\ & 
-- !\INST1_Goertzel|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(4),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~7\,
	combout => \INST1_Goertzel|Add0~8_combout\,
	cout => \INST1_Goertzel|Add0~9\);

-- Location: LCCOMB_X16_Y7_N16
\INST1_Goertzel|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~10_combout\ = (\INST1_sampler|r_DATA\(5) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ & (\INST1_Goertzel|Add0~9\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ & (!\INST1_Goertzel|Add0~9\)))) # 
-- (!\INST1_sampler|r_DATA\(5) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ & (!\INST1_Goertzel|Add0~9\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((\INST1_Goertzel|Add0~9\) # (GND)))))
-- \INST1_Goertzel|Add0~11\ = CARRY((\INST1_sampler|r_DATA\(5) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\ & !\INST1_Goertzel|Add0~9\)) # (!\INST1_sampler|r_DATA\(5) & ((!\INST1_Goertzel|Add0~9\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(5),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~9\,
	combout => \INST1_Goertzel|Add0~10_combout\,
	cout => \INST1_Goertzel|Add0~11\);

-- Location: LCCOMB_X16_Y7_N18
\INST1_Goertzel|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~12_combout\ = ((\INST1_sampler|r_DATA\(6) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\ $ (!\INST1_Goertzel|Add0~11\)))) # (GND)
-- \INST1_Goertzel|Add0~13\ = CARRY((\INST1_sampler|r_DATA\(6) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\) # (!\INST1_Goertzel|Add0~11\))) # (!\INST1_sampler|r_DATA\(6) & (\INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\ & 
-- !\INST1_Goertzel|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(6),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~11\,
	combout => \INST1_Goertzel|Add0~12_combout\,
	cout => \INST1_Goertzel|Add0~13\);

-- Location: LCCOMB_X16_Y7_N20
\INST1_Goertzel|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~14_combout\ = (\INST1_sampler|r_DATA\(7) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ & (\INST1_Goertzel|Add0~13\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ & (!\INST1_Goertzel|Add0~13\)))) # 
-- (!\INST1_sampler|r_DATA\(7) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ & (!\INST1_Goertzel|Add0~13\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((\INST1_Goertzel|Add0~13\) # (GND)))))
-- \INST1_Goertzel|Add0~15\ = CARRY((\INST1_sampler|r_DATA\(7) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\ & !\INST1_Goertzel|Add0~13\)) # (!\INST1_sampler|r_DATA\(7) & ((!\INST1_Goertzel|Add0~13\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(7),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~13\,
	combout => \INST1_Goertzel|Add0~14_combout\,
	cout => \INST1_Goertzel|Add0~15\);

-- Location: LCCOMB_X16_Y7_N22
\INST1_Goertzel|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~16_combout\ = ((\INST1_sampler|r_DATA\(8) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\ $ (!\INST1_Goertzel|Add0~15\)))) # (GND)
-- \INST1_Goertzel|Add0~17\ = CARRY((\INST1_sampler|r_DATA\(8) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\) # (!\INST1_Goertzel|Add0~15\))) # (!\INST1_sampler|r_DATA\(8) & (\INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\ & 
-- !\INST1_Goertzel|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(8),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~15\,
	combout => \INST1_Goertzel|Add0~16_combout\,
	cout => \INST1_Goertzel|Add0~17\);

-- Location: LCCOMB_X16_Y7_N24
\INST1_Goertzel|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~18_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ & ((\INST1_sampler|r_DATA\(9) & (\INST1_Goertzel|Add0~17\ & VCC)) # (!\INST1_sampler|r_DATA\(9) & (!\INST1_Goertzel|Add0~17\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ & ((\INST1_sampler|r_DATA\(9) & (!\INST1_Goertzel|Add0~17\)) # (!\INST1_sampler|r_DATA\(9) & ((\INST1_Goertzel|Add0~17\) # (GND)))))
-- \INST1_Goertzel|Add0~19\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (!\INST1_sampler|r_DATA\(9) & !\INST1_Goertzel|Add0~17\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\ & ((!\INST1_Goertzel|Add0~17\) # 
-- (!\INST1_sampler|r_DATA\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	datab => \INST1_sampler|r_DATA\(9),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~17\,
	combout => \INST1_Goertzel|Add0~18_combout\,
	cout => \INST1_Goertzel|Add0~19\);

-- Location: LCCOMB_X16_Y7_N26
\INST1_Goertzel|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~20_combout\ = ((\INST1_sampler|r_DATA\(10) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\ $ (!\INST1_Goertzel|Add0~19\)))) # (GND)
-- \INST1_Goertzel|Add0~21\ = CARRY((\INST1_sampler|r_DATA\(10) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\) # (!\INST1_Goertzel|Add0~19\))) # (!\INST1_sampler|r_DATA\(10) & (\INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\ & 
-- !\INST1_Goertzel|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(10),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~19\,
	combout => \INST1_Goertzel|Add0~20_combout\,
	cout => \INST1_Goertzel|Add0~21\);

-- Location: LCCOMB_X16_Y7_N28
\INST1_Goertzel|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~22_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ & ((\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Add0~21\ & VCC)) # (!\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~21\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ & ((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~21\)) # (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Add0~21\) # (GND)))))
-- \INST1_Goertzel|Add0~23\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (!\INST1_sampler|r_DATA\(11) & !\INST1_Goertzel|Add0~21\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\ & ((!\INST1_Goertzel|Add0~21\) # 
-- (!\INST1_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~21\,
	combout => \INST1_Goertzel|Add0~22_combout\,
	cout => \INST1_Goertzel|Add0~23\);

-- Location: LCCOMB_X16_Y7_N30
\INST1_Goertzel|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~24_combout\ = ((\INST1_sampler|r_DATA\(11) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\ $ (!\INST1_Goertzel|Add0~23\)))) # (GND)
-- \INST1_Goertzel|Add0~25\ = CARRY((\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\) # (!\INST1_Goertzel|Add0~23\))) # (!\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\ & 
-- !\INST1_Goertzel|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~23\,
	combout => \INST1_Goertzel|Add0~24_combout\,
	cout => \INST1_Goertzel|Add0~25\);

-- Location: LCCOMB_X16_Y6_N0
\INST1_Goertzel|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~26_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Add0~25\ & VCC)) # (!\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~25\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~25\)) # (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Add0~25\) # (GND)))))
-- \INST1_Goertzel|Add0~27\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ & (!\INST1_sampler|r_DATA\(11) & !\INST1_Goertzel|Add0~25\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((!\INST1_Goertzel|Add0~25\) # 
-- (!\INST1_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~25\,
	combout => \INST1_Goertzel|Add0~26_combout\,
	cout => \INST1_Goertzel|Add0~27\);

-- Location: LCCOMB_X16_Y6_N2
\INST1_Goertzel|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~28_combout\ = ((\INST1_sampler|r_DATA\(11) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\ $ (!\INST1_Goertzel|Add0~27\)))) # (GND)
-- \INST1_Goertzel|Add0~29\ = CARRY((\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\) # (!\INST1_Goertzel|Add0~27\))) # (!\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\ & 
-- !\INST1_Goertzel|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~27\,
	combout => \INST1_Goertzel|Add0~28_combout\,
	cout => \INST1_Goertzel|Add0~29\);

-- Location: LCCOMB_X16_Y6_N4
\INST1_Goertzel|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~30_combout\ = (\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ & (\INST1_Goertzel|Add0~29\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ & (!\INST1_Goertzel|Add0~29\)))) # 
-- (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ & (!\INST1_Goertzel|Add0~29\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((\INST1_Goertzel|Add0~29\) # (GND)))))
-- \INST1_Goertzel|Add0~31\ = CARRY((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\ & !\INST1_Goertzel|Add0~29\)) # (!\INST1_sampler|r_DATA\(11) & ((!\INST1_Goertzel|Add0~29\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~29\,
	combout => \INST1_Goertzel|Add0~30_combout\,
	cout => \INST1_Goertzel|Add0~31\);

-- Location: LCCOMB_X16_Y6_N6
\INST1_Goertzel|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~32_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\ $ (\INST1_sampler|r_DATA\(11) $ (!\INST1_Goertzel|Add0~31\)))) # (GND)
-- \INST1_Goertzel|Add0~33\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\ & ((\INST1_sampler|r_DATA\(11)) # (!\INST1_Goertzel|Add0~31\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\ & (\INST1_sampler|r_DATA\(11) & 
-- !\INST1_Goertzel|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~31\,
	combout => \INST1_Goertzel|Add0~32_combout\,
	cout => \INST1_Goertzel|Add0~33\);

-- Location: LCCOMB_X16_Y6_N8
\INST1_Goertzel|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~34_combout\ = (\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (\INST1_Goertzel|Add0~33\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST1_Goertzel|Add0~33\)))) # 
-- (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST1_Goertzel|Add0~33\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ & ((\INST1_Goertzel|Add0~33\) # (GND)))))
-- \INST1_Goertzel|Add0~35\ = CARRY((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\ & !\INST1_Goertzel|Add0~33\)) # (!\INST1_sampler|r_DATA\(11) & ((!\INST1_Goertzel|Add0~33\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~33\,
	combout => \INST1_Goertzel|Add0~34_combout\,
	cout => \INST1_Goertzel|Add0~35\);

-- Location: FF_X19_Y7_N21
\INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y7_N28
\INST1_Goertzel|Selector95~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector95~0_combout\ = (\INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(16))))) # 
-- (!\INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(16),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST1_Goertzel|Selector95~0_combout\);

-- Location: FF_X19_Y7_N29
\INST1_Goertzel|reg.VA_prev2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector95~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(16));

-- Location: FF_X19_Y7_N23
\INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y7_N30
\INST1_Goertzel|Selector96~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector96~0_combout\ = (\INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(15))))) # 
-- (!\INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(15),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST1_Goertzel|Selector96~0_combout\);

-- Location: FF_X19_Y7_N31
\INST1_Goertzel|reg.VA_prev2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector96~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(15));

-- Location: FF_X19_Y5_N21
\INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X15_Y6_N30
\INST1_Goertzel|Selector97~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector97~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(14) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(14) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(14),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector97~0_combout\);

-- Location: FF_X15_Y6_N31
\INST1_Goertzel|reg.VA_prev2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector97~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(14));

-- Location: FF_X21_Y7_N11
\INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N2
\INST1_Goertzel|Selector99~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector99~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(12),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector99~0_combout\);

-- Location: FF_X21_Y7_N3
\INST1_Goertzel|reg.VA_prev2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector99~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(12));

-- Location: FF_X21_Y7_N25
\INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector47~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X15_Y7_N2
\INST1_Goertzel|Selector101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector101~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(10) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(10) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(10),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector101~0_combout\);

-- Location: FF_X15_Y7_N3
\INST1_Goertzel|reg.VA_prev2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector101~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(10));

-- Location: FF_X20_Y7_N13
\INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y7_N28
\INST1_Goertzel|Selector104~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector104~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(7))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(7),
	datad => \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector104~0_combout\);

-- Location: FF_X20_Y7_N29
\INST1_Goertzel|reg.VA_prev2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector104~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(7));

-- Location: LCCOMB_X15_Y7_N4
\INST1_Goertzel|Selector107~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector107~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA_prev2\(4) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST1_Goertzel|reg.VA_prev2\(4) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(4),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST1_Goertzel|Selector107~0_combout\);

-- Location: FF_X15_Y7_N5
\INST1_Goertzel|reg.VA_prev2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector107~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(4));

-- Location: FF_X19_Y7_N25
\INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector57~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y7_N18
\INST1_Goertzel|Selector111~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector111~0_combout\ = (\INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST1_Goertzel|reg.VA_prev2\(0))))) # 
-- (!\INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST1_Goertzel|reg.VA_prev2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST1_Goertzel|reg.VA_prev2\(0),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST1_Goertzel|Selector111~0_combout\);

-- Location: FF_X19_Y7_N19
\INST1_Goertzel|reg.VA_prev2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector111~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(0));

-- Location: LCCOMB_X15_Y7_N6
\INST1_Goertzel|reg.VA[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[0]~27_combout\ = (\INST1_Goertzel|Add0~0_combout\ & ((GND) # (!\INST1_Goertzel|reg.VA_prev2\(0)))) # (!\INST1_Goertzel|Add0~0_combout\ & (\INST1_Goertzel|reg.VA_prev2\(0) $ (GND)))
-- \INST1_Goertzel|reg.VA[0]~28\ = CARRY((\INST1_Goertzel|Add0~0_combout\) # (!\INST1_Goertzel|reg.VA_prev2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~0_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(0),
	datad => VCC,
	combout => \INST1_Goertzel|reg.VA[0]~27_combout\,
	cout => \INST1_Goertzel|reg.VA[0]~28\);

-- Location: LCCOMB_X15_Y7_N8
\INST1_Goertzel|reg.VA[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[1]~29_combout\ = (\INST1_Goertzel|reg.VA_prev2\(1) & ((\INST1_Goertzel|Add0~2_combout\ & (!\INST1_Goertzel|reg.VA[0]~28\)) # (!\INST1_Goertzel|Add0~2_combout\ & ((\INST1_Goertzel|reg.VA[0]~28\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(1) & ((\INST1_Goertzel|Add0~2_combout\ & (\INST1_Goertzel|reg.VA[0]~28\ & VCC)) # (!\INST1_Goertzel|Add0~2_combout\ & (!\INST1_Goertzel|reg.VA[0]~28\))))
-- \INST1_Goertzel|reg.VA[1]~30\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(1) & ((!\INST1_Goertzel|reg.VA[0]~28\) # (!\INST1_Goertzel|Add0~2_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(1) & (!\INST1_Goertzel|Add0~2_combout\ & !\INST1_Goertzel|reg.VA[0]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(1),
	datab => \INST1_Goertzel|Add0~2_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[0]~28\,
	combout => \INST1_Goertzel|reg.VA[1]~29_combout\,
	cout => \INST1_Goertzel|reg.VA[1]~30\);

-- Location: LCCOMB_X15_Y7_N10
\INST1_Goertzel|reg.VA[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[2]~31_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(2) $ (\INST1_Goertzel|Add0~4_combout\ $ (\INST1_Goertzel|reg.VA[1]~30\)))) # (GND)
-- \INST1_Goertzel|reg.VA[2]~32\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(2) & (\INST1_Goertzel|Add0~4_combout\ & !\INST1_Goertzel|reg.VA[1]~30\)) # (!\INST1_Goertzel|reg.VA_prev2\(2) & ((\INST1_Goertzel|Add0~4_combout\) # (!\INST1_Goertzel|reg.VA[1]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(2),
	datab => \INST1_Goertzel|Add0~4_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[1]~30\,
	combout => \INST1_Goertzel|reg.VA[2]~31_combout\,
	cout => \INST1_Goertzel|reg.VA[2]~32\);

-- Location: LCCOMB_X15_Y7_N12
\INST1_Goertzel|reg.VA[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[3]~33_combout\ = (\INST1_Goertzel|reg.VA_prev2\(3) & ((\INST1_Goertzel|Add0~6_combout\ & (!\INST1_Goertzel|reg.VA[2]~32\)) # (!\INST1_Goertzel|Add0~6_combout\ & ((\INST1_Goertzel|reg.VA[2]~32\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(3) & ((\INST1_Goertzel|Add0~6_combout\ & (\INST1_Goertzel|reg.VA[2]~32\ & VCC)) # (!\INST1_Goertzel|Add0~6_combout\ & (!\INST1_Goertzel|reg.VA[2]~32\))))
-- \INST1_Goertzel|reg.VA[3]~34\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(3) & ((!\INST1_Goertzel|reg.VA[2]~32\) # (!\INST1_Goertzel|Add0~6_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(3) & (!\INST1_Goertzel|Add0~6_combout\ & !\INST1_Goertzel|reg.VA[2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(3),
	datab => \INST1_Goertzel|Add0~6_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[2]~32\,
	combout => \INST1_Goertzel|reg.VA[3]~33_combout\,
	cout => \INST1_Goertzel|reg.VA[3]~34\);

-- Location: LCCOMB_X15_Y7_N14
\INST1_Goertzel|reg.VA[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[4]~35_combout\ = ((\INST1_Goertzel|Add0~8_combout\ $ (\INST1_Goertzel|reg.VA_prev2\(4) $ (\INST1_Goertzel|reg.VA[3]~34\)))) # (GND)
-- \INST1_Goertzel|reg.VA[4]~36\ = CARRY((\INST1_Goertzel|Add0~8_combout\ & ((!\INST1_Goertzel|reg.VA[3]~34\) # (!\INST1_Goertzel|reg.VA_prev2\(4)))) # (!\INST1_Goertzel|Add0~8_combout\ & (!\INST1_Goertzel|reg.VA_prev2\(4) & !\INST1_Goertzel|reg.VA[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~8_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(4),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[3]~34\,
	combout => \INST1_Goertzel|reg.VA[4]~35_combout\,
	cout => \INST1_Goertzel|reg.VA[4]~36\);

-- Location: LCCOMB_X15_Y7_N16
\INST1_Goertzel|reg.VA[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[5]~37_combout\ = (\INST1_Goertzel|reg.VA_prev2\(5) & ((\INST1_Goertzel|Add0~10_combout\ & (!\INST1_Goertzel|reg.VA[4]~36\)) # (!\INST1_Goertzel|Add0~10_combout\ & ((\INST1_Goertzel|reg.VA[4]~36\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(5) & ((\INST1_Goertzel|Add0~10_combout\ & (\INST1_Goertzel|reg.VA[4]~36\ & VCC)) # (!\INST1_Goertzel|Add0~10_combout\ & (!\INST1_Goertzel|reg.VA[4]~36\))))
-- \INST1_Goertzel|reg.VA[5]~38\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(5) & ((!\INST1_Goertzel|reg.VA[4]~36\) # (!\INST1_Goertzel|Add0~10_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(5) & (!\INST1_Goertzel|Add0~10_combout\ & 
-- !\INST1_Goertzel|reg.VA[4]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(5),
	datab => \INST1_Goertzel|Add0~10_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[4]~36\,
	combout => \INST1_Goertzel|reg.VA[5]~37_combout\,
	cout => \INST1_Goertzel|reg.VA[5]~38\);

-- Location: LCCOMB_X15_Y7_N18
\INST1_Goertzel|reg.VA[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[6]~39_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(6) $ (\INST1_Goertzel|Add0~12_combout\ $ (\INST1_Goertzel|reg.VA[5]~38\)))) # (GND)
-- \INST1_Goertzel|reg.VA[6]~40\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(6) & (\INST1_Goertzel|Add0~12_combout\ & !\INST1_Goertzel|reg.VA[5]~38\)) # (!\INST1_Goertzel|reg.VA_prev2\(6) & ((\INST1_Goertzel|Add0~12_combout\) # (!\INST1_Goertzel|reg.VA[5]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(6),
	datab => \INST1_Goertzel|Add0~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[5]~38\,
	combout => \INST1_Goertzel|reg.VA[6]~39_combout\,
	cout => \INST1_Goertzel|reg.VA[6]~40\);

-- Location: LCCOMB_X15_Y7_N20
\INST1_Goertzel|reg.VA[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[7]~41_combout\ = (\INST1_Goertzel|Add0~14_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(7) & (!\INST1_Goertzel|reg.VA[6]~40\)) # (!\INST1_Goertzel|reg.VA_prev2\(7) & (\INST1_Goertzel|reg.VA[6]~40\ & VCC)))) # 
-- (!\INST1_Goertzel|Add0~14_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(7) & ((\INST1_Goertzel|reg.VA[6]~40\) # (GND))) # (!\INST1_Goertzel|reg.VA_prev2\(7) & (!\INST1_Goertzel|reg.VA[6]~40\))))
-- \INST1_Goertzel|reg.VA[7]~42\ = CARRY((\INST1_Goertzel|Add0~14_combout\ & (\INST1_Goertzel|reg.VA_prev2\(7) & !\INST1_Goertzel|reg.VA[6]~40\)) # (!\INST1_Goertzel|Add0~14_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(7)) # (!\INST1_Goertzel|reg.VA[6]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~14_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(7),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[6]~40\,
	combout => \INST1_Goertzel|reg.VA[7]~41_combout\,
	cout => \INST1_Goertzel|reg.VA[7]~42\);

-- Location: LCCOMB_X15_Y7_N22
\INST1_Goertzel|reg.VA[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[8]~43_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(8) $ (\INST1_Goertzel|Add0~16_combout\ $ (\INST1_Goertzel|reg.VA[7]~42\)))) # (GND)
-- \INST1_Goertzel|reg.VA[8]~44\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(8) & (\INST1_Goertzel|Add0~16_combout\ & !\INST1_Goertzel|reg.VA[7]~42\)) # (!\INST1_Goertzel|reg.VA_prev2\(8) & ((\INST1_Goertzel|Add0~16_combout\) # (!\INST1_Goertzel|reg.VA[7]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(8),
	datab => \INST1_Goertzel|Add0~16_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[7]~42\,
	combout => \INST1_Goertzel|reg.VA[8]~43_combout\,
	cout => \INST1_Goertzel|reg.VA[8]~44\);

-- Location: LCCOMB_X15_Y7_N24
\INST1_Goertzel|reg.VA[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[9]~45_combout\ = (\INST1_Goertzel|reg.VA_prev2\(9) & ((\INST1_Goertzel|Add0~18_combout\ & (!\INST1_Goertzel|reg.VA[8]~44\)) # (!\INST1_Goertzel|Add0~18_combout\ & ((\INST1_Goertzel|reg.VA[8]~44\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(9) & ((\INST1_Goertzel|Add0~18_combout\ & (\INST1_Goertzel|reg.VA[8]~44\ & VCC)) # (!\INST1_Goertzel|Add0~18_combout\ & (!\INST1_Goertzel|reg.VA[8]~44\))))
-- \INST1_Goertzel|reg.VA[9]~46\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(9) & ((!\INST1_Goertzel|reg.VA[8]~44\) # (!\INST1_Goertzel|Add0~18_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(9) & (!\INST1_Goertzel|Add0~18_combout\ & 
-- !\INST1_Goertzel|reg.VA[8]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(9),
	datab => \INST1_Goertzel|Add0~18_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[8]~44\,
	combout => \INST1_Goertzel|reg.VA[9]~45_combout\,
	cout => \INST1_Goertzel|reg.VA[9]~46\);

-- Location: LCCOMB_X15_Y7_N26
\INST1_Goertzel|reg.VA[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[10]~47_combout\ = ((\INST1_Goertzel|Add0~20_combout\ $ (\INST1_Goertzel|reg.VA_prev2\(10) $ (\INST1_Goertzel|reg.VA[9]~46\)))) # (GND)
-- \INST1_Goertzel|reg.VA[10]~48\ = CARRY((\INST1_Goertzel|Add0~20_combout\ & ((!\INST1_Goertzel|reg.VA[9]~46\) # (!\INST1_Goertzel|reg.VA_prev2\(10)))) # (!\INST1_Goertzel|Add0~20_combout\ & (!\INST1_Goertzel|reg.VA_prev2\(10) & 
-- !\INST1_Goertzel|reg.VA[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~20_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(10),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[9]~46\,
	combout => \INST1_Goertzel|reg.VA[10]~47_combout\,
	cout => \INST1_Goertzel|reg.VA[10]~48\);

-- Location: LCCOMB_X15_Y7_N28
\INST1_Goertzel|reg.VA[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[11]~49_combout\ = (\INST1_Goertzel|reg.VA_prev2\(11) & ((\INST1_Goertzel|Add0~22_combout\ & (!\INST1_Goertzel|reg.VA[10]~48\)) # (!\INST1_Goertzel|Add0~22_combout\ & ((\INST1_Goertzel|reg.VA[10]~48\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(11) & ((\INST1_Goertzel|Add0~22_combout\ & (\INST1_Goertzel|reg.VA[10]~48\ & VCC)) # (!\INST1_Goertzel|Add0~22_combout\ & (!\INST1_Goertzel|reg.VA[10]~48\))))
-- \INST1_Goertzel|reg.VA[11]~50\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(11) & ((!\INST1_Goertzel|reg.VA[10]~48\) # (!\INST1_Goertzel|Add0~22_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(11) & (!\INST1_Goertzel|Add0~22_combout\ & 
-- !\INST1_Goertzel|reg.VA[10]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(11),
	datab => \INST1_Goertzel|Add0~22_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[10]~48\,
	combout => \INST1_Goertzel|reg.VA[11]~49_combout\,
	cout => \INST1_Goertzel|reg.VA[11]~50\);

-- Location: LCCOMB_X15_Y7_N30
\INST1_Goertzel|reg.VA[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[12]~51_combout\ = ((\INST1_Goertzel|Add0~24_combout\ $ (\INST1_Goertzel|reg.VA_prev2\(12) $ (\INST1_Goertzel|reg.VA[11]~50\)))) # (GND)
-- \INST1_Goertzel|reg.VA[12]~52\ = CARRY((\INST1_Goertzel|Add0~24_combout\ & ((!\INST1_Goertzel|reg.VA[11]~50\) # (!\INST1_Goertzel|reg.VA_prev2\(12)))) # (!\INST1_Goertzel|Add0~24_combout\ & (!\INST1_Goertzel|reg.VA_prev2\(12) & 
-- !\INST1_Goertzel|reg.VA[11]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~24_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(12),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[11]~50\,
	combout => \INST1_Goertzel|reg.VA[12]~51_combout\,
	cout => \INST1_Goertzel|reg.VA[12]~52\);

-- Location: LCCOMB_X15_Y6_N0
\INST1_Goertzel|reg.VA[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[13]~53_combout\ = (\INST1_Goertzel|reg.VA_prev2\(13) & ((\INST1_Goertzel|Add0~26_combout\ & (!\INST1_Goertzel|reg.VA[12]~52\)) # (!\INST1_Goertzel|Add0~26_combout\ & ((\INST1_Goertzel|reg.VA[12]~52\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(13) & ((\INST1_Goertzel|Add0~26_combout\ & (\INST1_Goertzel|reg.VA[12]~52\ & VCC)) # (!\INST1_Goertzel|Add0~26_combout\ & (!\INST1_Goertzel|reg.VA[12]~52\))))
-- \INST1_Goertzel|reg.VA[13]~54\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(13) & ((!\INST1_Goertzel|reg.VA[12]~52\) # (!\INST1_Goertzel|Add0~26_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(13) & (!\INST1_Goertzel|Add0~26_combout\ & 
-- !\INST1_Goertzel|reg.VA[12]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(13),
	datab => \INST1_Goertzel|Add0~26_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[12]~52\,
	combout => \INST1_Goertzel|reg.VA[13]~53_combout\,
	cout => \INST1_Goertzel|reg.VA[13]~54\);

-- Location: LCCOMB_X15_Y6_N2
\INST1_Goertzel|reg.VA[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[14]~55_combout\ = ((\INST1_Goertzel|Add0~28_combout\ $ (\INST1_Goertzel|reg.VA_prev2\(14) $ (\INST1_Goertzel|reg.VA[13]~54\)))) # (GND)
-- \INST1_Goertzel|reg.VA[14]~56\ = CARRY((\INST1_Goertzel|Add0~28_combout\ & ((!\INST1_Goertzel|reg.VA[13]~54\) # (!\INST1_Goertzel|reg.VA_prev2\(14)))) # (!\INST1_Goertzel|Add0~28_combout\ & (!\INST1_Goertzel|reg.VA_prev2\(14) & 
-- !\INST1_Goertzel|reg.VA[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~28_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(14),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[13]~54\,
	combout => \INST1_Goertzel|reg.VA[14]~55_combout\,
	cout => \INST1_Goertzel|reg.VA[14]~56\);

-- Location: LCCOMB_X15_Y6_N4
\INST1_Goertzel|reg.VA[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[15]~57_combout\ = (\INST1_Goertzel|Add0~30_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(15) & (!\INST1_Goertzel|reg.VA[14]~56\)) # (!\INST1_Goertzel|reg.VA_prev2\(15) & (\INST1_Goertzel|reg.VA[14]~56\ & VCC)))) # 
-- (!\INST1_Goertzel|Add0~30_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(15) & ((\INST1_Goertzel|reg.VA[14]~56\) # (GND))) # (!\INST1_Goertzel|reg.VA_prev2\(15) & (!\INST1_Goertzel|reg.VA[14]~56\))))
-- \INST1_Goertzel|reg.VA[15]~58\ = CARRY((\INST1_Goertzel|Add0~30_combout\ & (\INST1_Goertzel|reg.VA_prev2\(15) & !\INST1_Goertzel|reg.VA[14]~56\)) # (!\INST1_Goertzel|Add0~30_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(15)) # 
-- (!\INST1_Goertzel|reg.VA[14]~56\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~30_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(15),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[14]~56\,
	combout => \INST1_Goertzel|reg.VA[15]~57_combout\,
	cout => \INST1_Goertzel|reg.VA[15]~58\);

-- Location: LCCOMB_X15_Y6_N6
\INST1_Goertzel|reg.VA[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[16]~59_combout\ = ((\INST1_Goertzel|Add0~32_combout\ $ (\INST1_Goertzel|reg.VA_prev2\(16) $ (\INST1_Goertzel|reg.VA[15]~58\)))) # (GND)
-- \INST1_Goertzel|reg.VA[16]~60\ = CARRY((\INST1_Goertzel|Add0~32_combout\ & ((!\INST1_Goertzel|reg.VA[15]~58\) # (!\INST1_Goertzel|reg.VA_prev2\(16)))) # (!\INST1_Goertzel|Add0~32_combout\ & (!\INST1_Goertzel|reg.VA_prev2\(16) & 
-- !\INST1_Goertzel|reg.VA[15]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~32_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(16),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[15]~58\,
	combout => \INST1_Goertzel|reg.VA[16]~59_combout\,
	cout => \INST1_Goertzel|reg.VA[16]~60\);

-- Location: LCCOMB_X15_Y6_N8
\INST1_Goertzel|reg.VA[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[17]~61_combout\ = (\INST1_Goertzel|reg.VA_prev2\(17) & ((\INST1_Goertzel|Add0~34_combout\ & (!\INST1_Goertzel|reg.VA[16]~60\)) # (!\INST1_Goertzel|Add0~34_combout\ & ((\INST1_Goertzel|reg.VA[16]~60\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(17) & ((\INST1_Goertzel|Add0~34_combout\ & (\INST1_Goertzel|reg.VA[16]~60\ & VCC)) # (!\INST1_Goertzel|Add0~34_combout\ & (!\INST1_Goertzel|reg.VA[16]~60\))))
-- \INST1_Goertzel|reg.VA[17]~62\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(17) & ((!\INST1_Goertzel|reg.VA[16]~60\) # (!\INST1_Goertzel|Add0~34_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(17) & (!\INST1_Goertzel|Add0~34_combout\ & 
-- !\INST1_Goertzel|reg.VA[16]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(17),
	datab => \INST1_Goertzel|Add0~34_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[16]~60\,
	combout => \INST1_Goertzel|reg.VA[17]~61_combout\,
	cout => \INST1_Goertzel|reg.VA[17]~62\);

-- Location: FF_X15_Y6_N9
\INST1_Goertzel|reg.VA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(17));

-- Location: LCCOMB_X19_Y7_N14
\INST1_Goertzel|Selector40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector40~0_combout\ = (\INST1_Goertzel|reg.VA\(17) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(17) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(17),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector40~0_combout\);

-- Location: FF_X15_Y6_N7
\INST1_Goertzel|reg.VA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(16));

-- Location: LCCOMB_X19_Y7_N20
\INST1_Goertzel|Selector41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector41~0_combout\ = (\INST1_Goertzel|reg.VA\(16) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(16) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(16),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector41~0_combout\);

-- Location: FF_X15_Y6_N5
\INST1_Goertzel|reg.VA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(15));

-- Location: LCCOMB_X19_Y7_N22
\INST1_Goertzel|Selector42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector42~0_combout\ = (\INST1_Goertzel|reg.VA\(15) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(15) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(15),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector42~0_combout\);

-- Location: FF_X15_Y6_N3
\INST1_Goertzel|reg.VA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(14));

-- Location: LCCOMB_X19_Y5_N20
\INST1_Goertzel|Selector43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector43~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(14) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(14) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(14),
	datac => \INST1_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector43~0_combout\);

-- Location: FF_X15_Y6_N1
\INST1_Goertzel|reg.VA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(13));

-- Location: LCCOMB_X20_Y7_N4
\INST1_Goertzel|Selector44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector44~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(13) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(13) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(13),
	datac => \INST1_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector44~0_combout\);

-- Location: FF_X15_Y7_N31
\INST1_Goertzel|reg.VA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(12));

-- Location: LCCOMB_X21_Y7_N10
\INST1_Goertzel|Selector45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector45~0_combout\ = (\INST1_Goertzel|reg.VA\(12) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(12) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(12),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector45~0_combout\);

-- Location: FF_X15_Y7_N29
\INST1_Goertzel|reg.VA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(11));

-- Location: LCCOMB_X19_Y7_N8
\INST1_Goertzel|Selector46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector46~0_combout\ = (\INST1_Goertzel|reg.VA\(11) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(11) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(11),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector46~0_combout\);

-- Location: LCCOMB_X17_Y6_N6
\INST1_Goertzel|Mult0|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \INST1_Goertzel|Mult0|auto_generated|op_1~29\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~27\))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~27\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y6_N8
\INST1_Goertzel|Mult0|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~29\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~29\ & VCC)))) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((\INST1_Goertzel|Mult0|auto_generated|op_1~29\) # (GND))) # (!\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\INST1_Goertzel|Mult0|auto_generated|op_1~29\))))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~31\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ & (\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~29\)) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	datab => \INST1_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~29\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y6_N10
\INST1_Goertzel|Mult0|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\ & ((GND) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~31\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\ & 
-- (\INST1_Goertzel|Mult0|auto_generated|op_1~31\ $ (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~33\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~31\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y6_N12
\INST1_Goertzel|Mult0|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~33\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~33\))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~35\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~33\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y6_N14
\INST1_Goertzel|Mult0|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\ & ((GND) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~35\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\ & 
-- (\INST1_Goertzel|Mult0|auto_generated|op_1~35\ $ (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~37\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~35\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X17_Y6_N16
\INST1_Goertzel|Mult0|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~37\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~37\))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~39\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~37\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X17_Y6_N18
\INST1_Goertzel|Mult0|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\ & ((GND) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~39\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\ & 
-- (\INST1_Goertzel|Mult0|auto_generated|op_1~39\ $ (GND)))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~41\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~39\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X17_Y6_N20
\INST1_Goertzel|Mult0|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\ & (\INST1_Goertzel|Mult0|auto_generated|op_1~41\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\ & 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~41\))
-- \INST1_Goertzel|Mult0|auto_generated|op_1~43\ = CARRY((!\INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\ & !\INST1_Goertzel|Mult0|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~41\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	cout => \INST1_Goertzel|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X17_Y6_N22
\INST1_Goertzel|Mult0|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult0|auto_generated|op_1~44_combout\ = \INST1_Goertzel|Mult0|auto_generated|op_1~43\ $ (\INST1_Goertzel|Mult0|auto_generated|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Mult0|auto_generated|op_2~14_combout\,
	cin => \INST1_Goertzel|Mult0|auto_generated|op_1~43\,
	combout => \INST1_Goertzel|Mult0|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X16_Y6_N10
\INST1_Goertzel|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~36_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\ $ (\INST1_sampler|r_DATA\(11) $ (!\INST1_Goertzel|Add0~35\)))) # (GND)
-- \INST1_Goertzel|Add0~37\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\ & ((\INST1_sampler|r_DATA\(11)) # (!\INST1_Goertzel|Add0~35\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\ & (\INST1_sampler|r_DATA\(11) & 
-- !\INST1_Goertzel|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~35\,
	combout => \INST1_Goertzel|Add0~36_combout\,
	cout => \INST1_Goertzel|Add0~37\);

-- Location: LCCOMB_X16_Y6_N12
\INST1_Goertzel|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~38_combout\ = (\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ & (\INST1_Goertzel|Add0~37\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ & (!\INST1_Goertzel|Add0~37\)))) # 
-- (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ & (!\INST1_Goertzel|Add0~37\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((\INST1_Goertzel|Add0~37\) # (GND)))))
-- \INST1_Goertzel|Add0~39\ = CARRY((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\ & !\INST1_Goertzel|Add0~37\)) # (!\INST1_sampler|r_DATA\(11) & ((!\INST1_Goertzel|Add0~37\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~37\,
	combout => \INST1_Goertzel|Add0~38_combout\,
	cout => \INST1_Goertzel|Add0~39\);

-- Location: LCCOMB_X16_Y6_N14
\INST1_Goertzel|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~40_combout\ = ((\INST1_sampler|r_DATA\(11) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\ $ (!\INST1_Goertzel|Add0~39\)))) # (GND)
-- \INST1_Goertzel|Add0~41\ = CARRY((\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\) # (!\INST1_Goertzel|Add0~39\))) # (!\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\ & 
-- !\INST1_Goertzel|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~39\,
	combout => \INST1_Goertzel|Add0~40_combout\,
	cout => \INST1_Goertzel|Add0~41\);

-- Location: LCCOMB_X16_Y6_N16
\INST1_Goertzel|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~42_combout\ = (\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ & (\INST1_Goertzel|Add0~41\ & VCC)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ & (!\INST1_Goertzel|Add0~41\)))) # 
-- (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ & (!\INST1_Goertzel|Add0~41\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((\INST1_Goertzel|Add0~41\) # (GND)))))
-- \INST1_Goertzel|Add0~43\ = CARRY((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\ & !\INST1_Goertzel|Add0~41\)) # (!\INST1_sampler|r_DATA\(11) & ((!\INST1_Goertzel|Add0~41\) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~41\,
	combout => \INST1_Goertzel|Add0~42_combout\,
	cout => \INST1_Goertzel|Add0~43\);

-- Location: LCCOMB_X16_Y6_N18
\INST1_Goertzel|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~44_combout\ = ((\INST1_sampler|r_DATA\(11) $ (\INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\ $ (!\INST1_Goertzel|Add0~43\)))) # (GND)
-- \INST1_Goertzel|Add0~45\ = CARRY((\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\) # (!\INST1_Goertzel|Add0~43\))) # (!\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\ & 
-- !\INST1_Goertzel|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datab => \INST1_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Add0~43\,
	combout => \INST1_Goertzel|Add0~44_combout\,
	cout => \INST1_Goertzel|Add0~45\);

-- Location: LCCOMB_X16_Y6_N20
\INST1_Goertzel|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~46_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ & ((\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Add0~45\ & VCC)) # (!\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~45\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ & ((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~45\)) # (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Add0~45\) # (GND)))))
-- \INST1_Goertzel|Add0~47\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (!\INST1_sampler|r_DATA\(11) & !\INST1_Goertzel|Add0~45\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\ & ((!\INST1_Goertzel|Add0~45\) # 
-- (!\INST1_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~45\,
	combout => \INST1_Goertzel|Add0~46_combout\,
	cout => \INST1_Goertzel|Add0~47\);

-- Location: LCCOMB_X16_Y6_N22
\INST1_Goertzel|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~48_combout\ = ((\INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\ $ (\INST1_sampler|r_DATA\(11) $ (!\INST1_Goertzel|Add0~47\)))) # (GND)
-- \INST1_Goertzel|Add0~49\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\ & ((\INST1_sampler|r_DATA\(11)) # (!\INST1_Goertzel|Add0~47\))) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\ & (\INST1_sampler|r_DATA\(11) & 
-- !\INST1_Goertzel|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~47\,
	combout => \INST1_Goertzel|Add0~48_combout\,
	cout => \INST1_Goertzel|Add0~49\);

-- Location: LCCOMB_X16_Y6_N24
\INST1_Goertzel|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~50_combout\ = (\INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ & ((\INST1_sampler|r_DATA\(11) & (\INST1_Goertzel|Add0~49\ & VCC)) # (!\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~49\)))) # 
-- (!\INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ & ((\INST1_sampler|r_DATA\(11) & (!\INST1_Goertzel|Add0~49\)) # (!\INST1_sampler|r_DATA\(11) & ((\INST1_Goertzel|Add0~49\) # (GND)))))
-- \INST1_Goertzel|Add0~51\ = CARRY((\INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (!\INST1_sampler|r_DATA\(11) & !\INST1_Goertzel|Add0~49\)) # (!\INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\ & ((!\INST1_Goertzel|Add0~49\) # 
-- (!\INST1_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	datab => \INST1_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST1_Goertzel|Add0~49\,
	combout => \INST1_Goertzel|Add0~50_combout\,
	cout => \INST1_Goertzel|Add0~51\);

-- Location: LCCOMB_X16_Y6_N26
\INST1_Goertzel|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Add0~52_combout\ = \INST1_sampler|r_DATA\(11) $ (\INST1_Goertzel|Add0~51\ $ (!\INST1_Goertzel|Mult0|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_sampler|r_DATA\(11),
	datad => \INST1_Goertzel|Mult0|auto_generated|op_1~44_combout\,
	cin => \INST1_Goertzel|Add0~51\,
	combout => \INST1_Goertzel|Add0~52_combout\);

-- Location: FF_X19_Y6_N29
\INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y6_N20
\INST1_Goertzel|Selector88~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector88~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(23)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST1_Goertzel|reg.VA_prev2\(23),
	datad => \INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	combout => \INST1_Goertzel|Selector88~0_combout\);

-- Location: FF_X19_Y6_N21
\INST1_Goertzel|reg.VA_prev2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector88~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev2\(23));

-- Location: LCCOMB_X15_Y6_N10
\INST1_Goertzel|reg.VA[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[18]~63_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(18) $ (\INST1_Goertzel|Add0~36_combout\ $ (\INST1_Goertzel|reg.VA[17]~62\)))) # (GND)
-- \INST1_Goertzel|reg.VA[18]~64\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(18) & (\INST1_Goertzel|Add0~36_combout\ & !\INST1_Goertzel|reg.VA[17]~62\)) # (!\INST1_Goertzel|reg.VA_prev2\(18) & ((\INST1_Goertzel|Add0~36_combout\) # 
-- (!\INST1_Goertzel|reg.VA[17]~62\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(18),
	datab => \INST1_Goertzel|Add0~36_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[17]~62\,
	combout => \INST1_Goertzel|reg.VA[18]~63_combout\,
	cout => \INST1_Goertzel|reg.VA[18]~64\);

-- Location: LCCOMB_X15_Y6_N12
\INST1_Goertzel|reg.VA[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[19]~65_combout\ = (\INST1_Goertzel|reg.VA_prev2\(19) & ((\INST1_Goertzel|Add0~38_combout\ & (!\INST1_Goertzel|reg.VA[18]~64\)) # (!\INST1_Goertzel|Add0~38_combout\ & ((\INST1_Goertzel|reg.VA[18]~64\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(19) & ((\INST1_Goertzel|Add0~38_combout\ & (\INST1_Goertzel|reg.VA[18]~64\ & VCC)) # (!\INST1_Goertzel|Add0~38_combout\ & (!\INST1_Goertzel|reg.VA[18]~64\))))
-- \INST1_Goertzel|reg.VA[19]~66\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(19) & ((!\INST1_Goertzel|reg.VA[18]~64\) # (!\INST1_Goertzel|Add0~38_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(19) & (!\INST1_Goertzel|Add0~38_combout\ & 
-- !\INST1_Goertzel|reg.VA[18]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(19),
	datab => \INST1_Goertzel|Add0~38_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[18]~64\,
	combout => \INST1_Goertzel|reg.VA[19]~65_combout\,
	cout => \INST1_Goertzel|reg.VA[19]~66\);

-- Location: LCCOMB_X15_Y6_N14
\INST1_Goertzel|reg.VA[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[20]~67_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(20) $ (\INST1_Goertzel|Add0~40_combout\ $ (\INST1_Goertzel|reg.VA[19]~66\)))) # (GND)
-- \INST1_Goertzel|reg.VA[20]~68\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(20) & (\INST1_Goertzel|Add0~40_combout\ & !\INST1_Goertzel|reg.VA[19]~66\)) # (!\INST1_Goertzel|reg.VA_prev2\(20) & ((\INST1_Goertzel|Add0~40_combout\) # 
-- (!\INST1_Goertzel|reg.VA[19]~66\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(20),
	datab => \INST1_Goertzel|Add0~40_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[19]~66\,
	combout => \INST1_Goertzel|reg.VA[20]~67_combout\,
	cout => \INST1_Goertzel|reg.VA[20]~68\);

-- Location: LCCOMB_X15_Y6_N16
\INST1_Goertzel|reg.VA[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[21]~69_combout\ = (\INST1_Goertzel|reg.VA_prev2\(21) & ((\INST1_Goertzel|Add0~42_combout\ & (!\INST1_Goertzel|reg.VA[20]~68\)) # (!\INST1_Goertzel|Add0~42_combout\ & ((\INST1_Goertzel|reg.VA[20]~68\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(21) & ((\INST1_Goertzel|Add0~42_combout\ & (\INST1_Goertzel|reg.VA[20]~68\ & VCC)) # (!\INST1_Goertzel|Add0~42_combout\ & (!\INST1_Goertzel|reg.VA[20]~68\))))
-- \INST1_Goertzel|reg.VA[21]~70\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(21) & ((!\INST1_Goertzel|reg.VA[20]~68\) # (!\INST1_Goertzel|Add0~42_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(21) & (!\INST1_Goertzel|Add0~42_combout\ & 
-- !\INST1_Goertzel|reg.VA[20]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(21),
	datab => \INST1_Goertzel|Add0~42_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[20]~68\,
	combout => \INST1_Goertzel|reg.VA[21]~69_combout\,
	cout => \INST1_Goertzel|reg.VA[21]~70\);

-- Location: LCCOMB_X15_Y6_N18
\INST1_Goertzel|reg.VA[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[22]~71_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(22) $ (\INST1_Goertzel|Add0~44_combout\ $ (\INST1_Goertzel|reg.VA[21]~70\)))) # (GND)
-- \INST1_Goertzel|reg.VA[22]~72\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(22) & (\INST1_Goertzel|Add0~44_combout\ & !\INST1_Goertzel|reg.VA[21]~70\)) # (!\INST1_Goertzel|reg.VA_prev2\(22) & ((\INST1_Goertzel|Add0~44_combout\) # 
-- (!\INST1_Goertzel|reg.VA[21]~70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(22),
	datab => \INST1_Goertzel|Add0~44_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[21]~70\,
	combout => \INST1_Goertzel|reg.VA[22]~71_combout\,
	cout => \INST1_Goertzel|reg.VA[22]~72\);

-- Location: LCCOMB_X15_Y6_N20
\INST1_Goertzel|reg.VA[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[23]~73_combout\ = (\INST1_Goertzel|Add0~46_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(23) & (!\INST1_Goertzel|reg.VA[22]~72\)) # (!\INST1_Goertzel|reg.VA_prev2\(23) & (\INST1_Goertzel|reg.VA[22]~72\ & VCC)))) # 
-- (!\INST1_Goertzel|Add0~46_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(23) & ((\INST1_Goertzel|reg.VA[22]~72\) # (GND))) # (!\INST1_Goertzel|reg.VA_prev2\(23) & (!\INST1_Goertzel|reg.VA[22]~72\))))
-- \INST1_Goertzel|reg.VA[23]~74\ = CARRY((\INST1_Goertzel|Add0~46_combout\ & (\INST1_Goertzel|reg.VA_prev2\(23) & !\INST1_Goertzel|reg.VA[22]~72\)) # (!\INST1_Goertzel|Add0~46_combout\ & ((\INST1_Goertzel|reg.VA_prev2\(23)) # 
-- (!\INST1_Goertzel|reg.VA[22]~72\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Add0~46_combout\,
	datab => \INST1_Goertzel|reg.VA_prev2\(23),
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[22]~72\,
	combout => \INST1_Goertzel|reg.VA[23]~73_combout\,
	cout => \INST1_Goertzel|reg.VA[23]~74\);

-- Location: LCCOMB_X15_Y6_N22
\INST1_Goertzel|reg.VA[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[24]~75_combout\ = ((\INST1_Goertzel|reg.VA_prev2\(24) $ (\INST1_Goertzel|Add0~48_combout\ $ (\INST1_Goertzel|reg.VA[23]~74\)))) # (GND)
-- \INST1_Goertzel|reg.VA[24]~76\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(24) & (\INST1_Goertzel|Add0~48_combout\ & !\INST1_Goertzel|reg.VA[23]~74\)) # (!\INST1_Goertzel|reg.VA_prev2\(24) & ((\INST1_Goertzel|Add0~48_combout\) # 
-- (!\INST1_Goertzel|reg.VA[23]~74\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(24),
	datab => \INST1_Goertzel|Add0~48_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[23]~74\,
	combout => \INST1_Goertzel|reg.VA[24]~75_combout\,
	cout => \INST1_Goertzel|reg.VA[24]~76\);

-- Location: LCCOMB_X15_Y6_N24
\INST1_Goertzel|reg.VA[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[25]~77_combout\ = (\INST1_Goertzel|reg.VA_prev2\(25) & ((\INST1_Goertzel|Add0~50_combout\ & (!\INST1_Goertzel|reg.VA[24]~76\)) # (!\INST1_Goertzel|Add0~50_combout\ & ((\INST1_Goertzel|reg.VA[24]~76\) # (GND))))) # 
-- (!\INST1_Goertzel|reg.VA_prev2\(25) & ((\INST1_Goertzel|Add0~50_combout\ & (\INST1_Goertzel|reg.VA[24]~76\ & VCC)) # (!\INST1_Goertzel|Add0~50_combout\ & (!\INST1_Goertzel|reg.VA[24]~76\))))
-- \INST1_Goertzel|reg.VA[25]~78\ = CARRY((\INST1_Goertzel|reg.VA_prev2\(25) & ((!\INST1_Goertzel|reg.VA[24]~76\) # (!\INST1_Goertzel|Add0~50_combout\))) # (!\INST1_Goertzel|reg.VA_prev2\(25) & (!\INST1_Goertzel|Add0~50_combout\ & 
-- !\INST1_Goertzel|reg.VA[24]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(25),
	datab => \INST1_Goertzel|Add0~50_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|reg.VA[24]~76\,
	combout => \INST1_Goertzel|reg.VA[25]~77_combout\,
	cout => \INST1_Goertzel|reg.VA[25]~78\);

-- Location: LCCOMB_X15_Y6_N26
\INST1_Goertzel|reg.VA[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA[26]~79_combout\ = \INST1_Goertzel|reg.VA_prev2\(26) $ (\INST1_Goertzel|reg.VA[25]~78\ $ (\INST1_Goertzel|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev2\(26),
	datad => \INST1_Goertzel|Add0~52_combout\,
	cin => \INST1_Goertzel|reg.VA[25]~78\,
	combout => \INST1_Goertzel|reg.VA[26]~79_combout\);

-- Location: FF_X15_Y6_N27
\INST1_Goertzel|reg.VA[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(26));

-- Location: LCCOMB_X20_Y7_N8
\INST1_Goertzel|Selector31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector31~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST1_Goertzel|reg.VA\(26))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST1_Goertzel|reg.VA\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|reg.VA\(26),
	combout => \INST1_Goertzel|Selector31~0_combout\);

-- Location: FF_X15_Y6_N25
\INST1_Goertzel|reg.VA[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(25));

-- Location: LCCOMB_X20_Y7_N2
\INST1_Goertzel|Selector32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector32~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST1_Goertzel|reg.VA\(25))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST1_Goertzel|reg.VA\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|reg.VA\(25),
	combout => \INST1_Goertzel|Selector32~0_combout\);

-- Location: FF_X15_Y6_N23
\INST1_Goertzel|reg.VA[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(24));

-- Location: LCCOMB_X19_Y5_N12
\INST1_Goertzel|Selector33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector33~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(24) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(24) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(24),
	datac => \INST1_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector33~0_combout\);

-- Location: FF_X15_Y6_N21
\INST1_Goertzel|reg.VA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(23));

-- Location: LCCOMB_X19_Y6_N28
\INST1_Goertzel|Selector34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector34~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(23) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(23) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(23),
	datac => \INST1_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector34~0_combout\);

-- Location: FF_X15_Y6_N19
\INST1_Goertzel|reg.VA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(22));

-- Location: LCCOMB_X19_Y6_N30
\INST1_Goertzel|Selector35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector35~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(22) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(22) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(22),
	datac => \INST1_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector35~0_combout\);

-- Location: FF_X15_Y6_N17
\INST1_Goertzel|reg.VA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(21));

-- Location: LCCOMB_X19_Y6_N4
\INST1_Goertzel|Selector36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector36~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(21) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(21) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(21),
	datac => \INST1_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector36~0_combout\);

-- Location: FF_X15_Y6_N15
\INST1_Goertzel|reg.VA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(20));

-- Location: LCCOMB_X19_Y6_N18
\INST1_Goertzel|Selector37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector37~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(20) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(20) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(20),
	datac => \INST1_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector37~0_combout\);

-- Location: FF_X15_Y6_N13
\INST1_Goertzel|reg.VA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(19));

-- Location: LCCOMB_X19_Y5_N2
\INST1_Goertzel|Selector38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector38~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST1_Goertzel|reg.VA\(19))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST1_Goertzel|reg.VA\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|reg.VA\(19),
	combout => \INST1_Goertzel|Selector38~0_combout\);

-- Location: FF_X15_Y7_N27
\INST1_Goertzel|reg.VA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(10));

-- Location: LCCOMB_X21_Y7_N24
\INST1_Goertzel|Selector47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector47~0_combout\ = (\INST1_Goertzel|reg.VA\(10) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(10) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(10),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector47~0_combout\);

-- Location: FF_X15_Y6_N11
\INST1_Goertzel|reg.VA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(18));

-- Location: LCCOMB_X21_Y7_N20
\INST1_Goertzel|Selector39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector39~0_combout\ = (\INST1_Goertzel|reg.VA\(18) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(18) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(18),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector39~0_combout\);

-- Location: FF_X15_Y7_N25
\INST1_Goertzel|reg.VA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(9));

-- Location: LCCOMB_X19_Y6_N6
\INST1_Goertzel|Selector48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector48~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(9) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (((\INST1_Goertzel|reg.VA\(9) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA\(9),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector48~0_combout\);

-- Location: FF_X15_Y7_N23
\INST1_Goertzel|reg.VA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(8));

-- Location: LCCOMB_X20_Y7_N26
\INST1_Goertzel|Selector49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector49~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(8) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(8) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(8),
	datac => \INST1_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector49~0_combout\);

-- Location: FF_X15_Y7_N21
\INST1_Goertzel|reg.VA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(7));

-- Location: LCCOMB_X20_Y7_N12
\INST1_Goertzel|Selector50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector50~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(7) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|reg.VA\(7) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA\(7),
	datac => \INST1_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector50~0_combout\);

-- Location: FF_X15_Y7_N19
\INST1_Goertzel|reg.VA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(6));

-- Location: LCCOMB_X20_Y7_N6
\INST1_Goertzel|Selector51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector51~0_combout\ = (\INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST1_Goertzel|reg.VA\(6) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ 
-- & (\INST1_Goertzel|reg.VA\(6) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.VA\(6),
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector51~0_combout\);

-- Location: FF_X15_Y7_N17
\INST1_Goertzel|reg.VA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(5));

-- Location: LCCOMB_X21_Y7_N26
\INST1_Goertzel|Selector52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector52~0_combout\ = (\INST1_Goertzel|reg.VA\(5) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|reg.VA\(5) & 
-- (\INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & (\INST1_Goertzel|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(5),
	datab => \INST1_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector52~0_combout\);

-- Location: FF_X15_Y7_N15
\INST1_Goertzel|reg.VA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(4));

-- Location: LCCOMB_X19_Y5_N10
\INST1_Goertzel|Selector53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector53~0_combout\ = (\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST1_Goertzel|reg.VA\(4) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ 
-- & (\INST1_Goertzel|reg.VA\(4) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.VA\(4),
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector53~0_combout\);

-- Location: FF_X15_Y7_N11
\INST1_Goertzel|reg.VA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(2));

-- Location: LCCOMB_X19_Y5_N6
\INST1_Goertzel|Selector55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector55~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg.VA\(2) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (((\INST1_Goertzel|reg.VA\(2) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|reg.VA\(2),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector55~0_combout\);

-- Location: FF_X15_Y7_N9
\INST1_Goertzel|reg.VA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(1));

-- Location: LCCOMB_X19_Y7_N2
\INST1_Goertzel|Selector56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector56~0_combout\ = (\INST1_Goertzel|reg.VA\(1) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(1) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(1),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector56~0_combout\);

-- Location: FF_X15_Y7_N7
\INST1_Goertzel|reg.VA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(0));

-- Location: LCCOMB_X19_Y7_N24
\INST1_Goertzel|Selector57~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector57~1_combout\ = (\INST1_Goertzel|reg.VA\(0) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg.VA\(0) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(0),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST1_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector57~1_combout\);

-- Location: FF_X15_Y7_N13
\INST1_Goertzel|reg.VA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA\(3));

-- Location: LCCOMB_X19_Y5_N0
\INST1_Goertzel|Selector54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector54~0_combout\ = (\INST1_Goertzel|reg.VA\(3) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|reg.VA\(3) & 
-- (\INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & (\INST1_Goertzel|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.VA\(3),
	datab => \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST1_Goertzel|Selector54~0_combout\);

-- Location: LCCOMB_X19_Y5_N28
\INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ = \INST1_Goertzel|Selector54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Selector54~0_combout\,
	combout => \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y5_N29
\INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\);

-- Location: DSPMULT_X18_Y9_N0
\INST1_Goertzel|Mult1|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y9_N2
\INST1_Goertzel|Mult1|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X21_Y7_N17
\INST1_Goertzel|reg.result[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(0),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][0]~q\);

-- Location: LCCOMB_X20_Y9_N6
\INST1_Goertzel|r_Real[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[0]~27_combout\ = (\INST1_Goertzel|Mult1|auto_generated|w251w\(14) & (\INST1_Goertzel|reg.result[0][0]~q\ $ (VCC))) # (!\INST1_Goertzel|Mult1|auto_generated|w251w\(14) & ((\INST1_Goertzel|reg.result[0][0]~q\) # (GND)))
-- \INST1_Goertzel|r_Real[0]~28\ = CARRY((\INST1_Goertzel|reg.result[0][0]~q\) # (!\INST1_Goertzel|Mult1|auto_generated|w251w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|w251w\(14),
	datab => \INST1_Goertzel|reg.result[0][0]~q\,
	datad => VCC,
	combout => \INST1_Goertzel|r_Real[0]~27_combout\,
	cout => \INST1_Goertzel|r_Real[0]~28\);

-- Location: FF_X20_Y9_N7
\INST1_Goertzel|r_Real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(0));

-- Location: LCCOMB_X19_Y7_N16
\INST1_Goertzel|reg.result[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][1]~feeder_combout\ = \INST1_Goertzel|reg.VA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(1),
	combout => \INST1_Goertzel|reg.result[0][1]~feeder_combout\);

-- Location: FF_X19_Y7_N17
\INST1_Goertzel|reg.result[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][1]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][1]~q\);

-- Location: LCCOMB_X20_Y9_N8
\INST1_Goertzel|r_Real[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[1]~29_combout\ = (\INST1_Goertzel|Mult1|auto_generated|w251w\(15) & ((\INST1_Goertzel|reg.result[0][1]~q\ & (!\INST1_Goertzel|r_Real[0]~28\)) # (!\INST1_Goertzel|reg.result[0][1]~q\ & ((\INST1_Goertzel|r_Real[0]~28\) # (GND))))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|w251w\(15) & ((\INST1_Goertzel|reg.result[0][1]~q\ & (\INST1_Goertzel|r_Real[0]~28\ & VCC)) # (!\INST1_Goertzel|reg.result[0][1]~q\ & (!\INST1_Goertzel|r_Real[0]~28\))))
-- \INST1_Goertzel|r_Real[1]~30\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|w251w\(15) & ((!\INST1_Goertzel|r_Real[0]~28\) # (!\INST1_Goertzel|reg.result[0][1]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|w251w\(15) & 
-- (!\INST1_Goertzel|reg.result[0][1]~q\ & !\INST1_Goertzel|r_Real[0]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|w251w\(15),
	datab => \INST1_Goertzel|reg.result[0][1]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[0]~28\,
	combout => \INST1_Goertzel|r_Real[1]~29_combout\,
	cout => \INST1_Goertzel|r_Real[1]~30\);

-- Location: FF_X20_Y9_N9
\INST1_Goertzel|r_Real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(1));

-- Location: FF_X20_Y9_N1
\INST1_Goertzel|reg.result[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(2),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][2]~q\);

-- Location: LCCOMB_X20_Y9_N10
\INST1_Goertzel|r_Real[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[2]~31_combout\ = ((\INST1_Goertzel|reg.result[0][2]~q\ $ (\INST1_Goertzel|Mult1|auto_generated|w251w\(16) $ (\INST1_Goertzel|r_Real[1]~30\)))) # (GND)
-- \INST1_Goertzel|r_Real[2]~32\ = CARRY((\INST1_Goertzel|reg.result[0][2]~q\ & ((!\INST1_Goertzel|r_Real[1]~30\) # (!\INST1_Goertzel|Mult1|auto_generated|w251w\(16)))) # (!\INST1_Goertzel|reg.result[0][2]~q\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|w251w\(16) & !\INST1_Goertzel|r_Real[1]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][2]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|w251w\(16),
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[1]~30\,
	combout => \INST1_Goertzel|r_Real[2]~31_combout\,
	cout => \INST1_Goertzel|r_Real[2]~32\);

-- Location: FF_X20_Y9_N11
\INST1_Goertzel|r_Real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(2));

-- Location: LCCOMB_X20_Y9_N2
\INST1_Goertzel|reg.result[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][3]~feeder_combout\ = \INST1_Goertzel|reg.VA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(3),
	combout => \INST1_Goertzel|reg.result[0][3]~feeder_combout\);

-- Location: FF_X20_Y9_N3
\INST1_Goertzel|reg.result[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][3]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][3]~q\);

-- Location: LCCOMB_X20_Y9_N12
\INST1_Goertzel|r_Real[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[3]~33_combout\ = (\INST1_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST1_Goertzel|reg.result[0][3]~q\ & (!\INST1_Goertzel|r_Real[2]~32\)) # (!\INST1_Goertzel|reg.result[0][3]~q\ & ((\INST1_Goertzel|r_Real[2]~32\) # (GND))))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST1_Goertzel|reg.result[0][3]~q\ & (\INST1_Goertzel|r_Real[2]~32\ & VCC)) # (!\INST1_Goertzel|reg.result[0][3]~q\ & (!\INST1_Goertzel|r_Real[2]~32\))))
-- \INST1_Goertzel|r_Real[3]~34\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|w251w\(17) & ((!\INST1_Goertzel|r_Real[2]~32\) # (!\INST1_Goertzel|reg.result[0][3]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|w251w\(17) & 
-- (!\INST1_Goertzel|reg.result[0][3]~q\ & !\INST1_Goertzel|r_Real[2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|w251w\(17),
	datab => \INST1_Goertzel|reg.result[0][3]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[2]~32\,
	combout => \INST1_Goertzel|r_Real[3]~33_combout\,
	cout => \INST1_Goertzel|r_Real[3]~34\);

-- Location: FF_X20_Y9_N13
\INST1_Goertzel|r_Real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(3));

-- Location: DSPMULT_X18_Y8_N0
\INST1_Goertzel|Mult1|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y8_N2
\INST1_Goertzel|Mult1|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y9_N10
\INST1_Goertzel|Mult1|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~1\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & \INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~1\);

-- Location: FF_X20_Y9_N5
\INST1_Goertzel|reg.result[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(4),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][4]~q\);

-- Location: LCCOMB_X20_Y9_N14
\INST1_Goertzel|r_Real[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[4]~35_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\ $ (\INST1_Goertzel|reg.result[0][4]~q\ $ (\INST1_Goertzel|r_Real[3]~34\)))) # (GND)
-- \INST1_Goertzel|r_Real[4]~36\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\ & (\INST1_Goertzel|reg.result[0][4]~q\ & !\INST1_Goertzel|r_Real[3]~34\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][4]~q\) # (!\INST1_Goertzel|r_Real[3]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	datab => \INST1_Goertzel|reg.result[0][4]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[3]~34\,
	combout => \INST1_Goertzel|r_Real[4]~35_combout\,
	cout => \INST1_Goertzel|r_Real[4]~36\);

-- Location: FF_X20_Y9_N15
\INST1_Goertzel|r_Real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(4));

-- Location: LCCOMB_X19_Y9_N12
\INST1_Goertzel|Mult1|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~1\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~1\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~3\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~1\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~1\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~1\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y7_N22
\INST1_Goertzel|reg.result[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][5]~feeder_combout\ = \INST1_Goertzel|reg.VA\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(5),
	combout => \INST1_Goertzel|reg.result[0][5]~feeder_combout\);

-- Location: FF_X21_Y7_N23
\INST1_Goertzel|reg.result[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][5]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][5]~q\);

-- Location: LCCOMB_X20_Y9_N16
\INST1_Goertzel|r_Real[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[5]~37_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ & ((\INST1_Goertzel|reg.result[0][5]~q\ & (!\INST1_Goertzel|r_Real[4]~36\)) # (!\INST1_Goertzel|reg.result[0][5]~q\ & ((\INST1_Goertzel|r_Real[4]~36\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ & ((\INST1_Goertzel|reg.result[0][5]~q\ & (\INST1_Goertzel|r_Real[4]~36\ & VCC)) # (!\INST1_Goertzel|reg.result[0][5]~q\ & (!\INST1_Goertzel|r_Real[4]~36\))))
-- \INST1_Goertzel|r_Real[5]~38\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ & ((!\INST1_Goertzel|r_Real[4]~36\) # (!\INST1_Goertzel|reg.result[0][5]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][5]~q\ & !\INST1_Goertzel|r_Real[4]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	datab => \INST1_Goertzel|reg.result[0][5]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[4]~36\,
	combout => \INST1_Goertzel|r_Real[5]~37_combout\,
	cout => \INST1_Goertzel|r_Real[5]~38\);

-- Location: FF_X20_Y9_N17
\INST1_Goertzel|r_Real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(5));

-- Location: LCCOMB_X19_Y9_N14
\INST1_Goertzel|Mult1|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~5\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~3\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~3\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X20_Y7_N16
\INST1_Goertzel|reg.result[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][6]~feeder_combout\ = \INST1_Goertzel|reg.VA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(6),
	combout => \INST1_Goertzel|reg.result[0][6]~feeder_combout\);

-- Location: FF_X20_Y7_N17
\INST1_Goertzel|reg.result[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][6]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][6]~q\);

-- Location: LCCOMB_X20_Y9_N18
\INST1_Goertzel|r_Real[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[6]~39_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\ $ (\INST1_Goertzel|reg.result[0][6]~q\ $ (\INST1_Goertzel|r_Real[5]~38\)))) # (GND)
-- \INST1_Goertzel|r_Real[6]~40\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\ & (\INST1_Goertzel|reg.result[0][6]~q\ & !\INST1_Goertzel|r_Real[5]~38\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][6]~q\) # (!\INST1_Goertzel|r_Real[5]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	datab => \INST1_Goertzel|reg.result[0][6]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[5]~38\,
	combout => \INST1_Goertzel|r_Real[6]~39_combout\,
	cout => \INST1_Goertzel|r_Real[6]~40\);

-- Location: FF_X20_Y9_N19
\INST1_Goertzel|r_Real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(6));

-- Location: LCCOMB_X19_Y9_N16
\INST1_Goertzel|Mult1|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~5\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~5\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~7\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~5\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~5\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~5\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X20_Y7_N10
\INST1_Goertzel|reg.result[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][7]~feeder_combout\ = \INST1_Goertzel|reg.VA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(7),
	combout => \INST1_Goertzel|reg.result[0][7]~feeder_combout\);

-- Location: FF_X20_Y7_N11
\INST1_Goertzel|reg.result[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][7]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][7]~q\);

-- Location: LCCOMB_X20_Y9_N20
\INST1_Goertzel|r_Real[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[7]~41_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ & ((\INST1_Goertzel|reg.result[0][7]~q\ & (!\INST1_Goertzel|r_Real[6]~40\)) # (!\INST1_Goertzel|reg.result[0][7]~q\ & ((\INST1_Goertzel|r_Real[6]~40\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ & ((\INST1_Goertzel|reg.result[0][7]~q\ & (\INST1_Goertzel|r_Real[6]~40\ & VCC)) # (!\INST1_Goertzel|reg.result[0][7]~q\ & (!\INST1_Goertzel|r_Real[6]~40\))))
-- \INST1_Goertzel|r_Real[7]~42\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ & ((!\INST1_Goertzel|r_Real[6]~40\) # (!\INST1_Goertzel|reg.result[0][7]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][7]~q\ & !\INST1_Goertzel|r_Real[6]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	datab => \INST1_Goertzel|reg.result[0][7]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[6]~40\,
	combout => \INST1_Goertzel|r_Real[7]~41_combout\,
	cout => \INST1_Goertzel|r_Real[7]~42\);

-- Location: FF_X20_Y9_N21
\INST1_Goertzel|r_Real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(7));

-- Location: LCCOMB_X20_Y7_N24
\INST1_Goertzel|reg.result[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][8]~feeder_combout\ = \INST1_Goertzel|reg.VA\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(8),
	combout => \INST1_Goertzel|reg.result[0][8]~feeder_combout\);

-- Location: FF_X20_Y7_N25
\INST1_Goertzel|reg.result[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][8]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][8]~q\);

-- Location: LCCOMB_X19_Y9_N18
\INST1_Goertzel|Mult1|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~9\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~7\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~7\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X20_Y9_N22
\INST1_Goertzel|r_Real[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[8]~43_combout\ = ((\INST1_Goertzel|reg.result[0][8]~q\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\ $ (\INST1_Goertzel|r_Real[7]~42\)))) # (GND)
-- \INST1_Goertzel|r_Real[8]~44\ = CARRY((\INST1_Goertzel|reg.result[0][8]~q\ & ((!\INST1_Goertzel|r_Real[7]~42\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\))) # (!\INST1_Goertzel|reg.result[0][8]~q\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\ & !\INST1_Goertzel|r_Real[7]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][8]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[7]~42\,
	combout => \INST1_Goertzel|r_Real[8]~43_combout\,
	cout => \INST1_Goertzel|r_Real[8]~44\);

-- Location: FF_X20_Y9_N23
\INST1_Goertzel|r_Real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(8));

-- Location: FF_X19_Y6_N25
\INST1_Goertzel|reg.result[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(9),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][9]~q\);

-- Location: LCCOMB_X19_Y9_N20
\INST1_Goertzel|Mult1|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~9\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~9\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~11\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~9\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~9\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~9\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X20_Y9_N24
\INST1_Goertzel|r_Real[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[9]~45_combout\ = (\INST1_Goertzel|reg.result[0][9]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ & (!\INST1_Goertzel|r_Real[8]~44\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ & 
-- (\INST1_Goertzel|r_Real[8]~44\ & VCC)))) # (!\INST1_Goertzel|reg.result[0][9]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((\INST1_Goertzel|r_Real[8]~44\) # (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\INST1_Goertzel|r_Real[8]~44\))))
-- \INST1_Goertzel|r_Real[9]~46\ = CARRY((\INST1_Goertzel|reg.result[0][9]~q\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\ & !\INST1_Goertzel|r_Real[8]~44\)) # (!\INST1_Goertzel|reg.result[0][9]~q\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\) # (!\INST1_Goertzel|r_Real[8]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][9]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[8]~44\,
	combout => \INST1_Goertzel|r_Real[9]~45_combout\,
	cout => \INST1_Goertzel|r_Real[9]~46\);

-- Location: FF_X20_Y9_N25
\INST1_Goertzel|r_Real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(9));

-- Location: FF_X21_Y7_N13
\INST1_Goertzel|reg.result[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(10),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][10]~q\);

-- Location: LCCOMB_X19_Y9_N22
\INST1_Goertzel|Mult1|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~13\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~11\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~11\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X20_Y9_N26
\INST1_Goertzel|r_Real[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[10]~47_combout\ = ((\INST1_Goertzel|reg.result[0][10]~q\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\ $ (\INST1_Goertzel|r_Real[9]~46\)))) # (GND)
-- \INST1_Goertzel|r_Real[10]~48\ = CARRY((\INST1_Goertzel|reg.result[0][10]~q\ & ((!\INST1_Goertzel|r_Real[9]~46\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\))) # (!\INST1_Goertzel|reg.result[0][10]~q\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\ & !\INST1_Goertzel|r_Real[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][10]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[9]~46\,
	combout => \INST1_Goertzel|r_Real[10]~47_combout\,
	cout => \INST1_Goertzel|r_Real[10]~48\);

-- Location: FF_X20_Y9_N27
\INST1_Goertzel|r_Real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(10));

-- Location: FF_X19_Y7_N27
\INST1_Goertzel|reg.result[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(11),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][11]~q\);

-- Location: LCCOMB_X19_Y9_N24
\INST1_Goertzel|Mult1|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~13\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~13\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~15\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~13\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~13\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~13\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X20_Y9_N28
\INST1_Goertzel|r_Real[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[11]~49_combout\ = (\INST1_Goertzel|reg.result[0][11]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ & (!\INST1_Goertzel|r_Real[10]~48\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (\INST1_Goertzel|r_Real[10]~48\ & VCC)))) # (!\INST1_Goertzel|reg.result[0][11]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ & ((\INST1_Goertzel|r_Real[10]~48\) # (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\INST1_Goertzel|r_Real[10]~48\))))
-- \INST1_Goertzel|r_Real[11]~50\ = CARRY((\INST1_Goertzel|reg.result[0][11]~q\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\ & !\INST1_Goertzel|r_Real[10]~48\)) # (!\INST1_Goertzel|reg.result[0][11]~q\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\) # (!\INST1_Goertzel|r_Real[10]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][11]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[10]~48\,
	combout => \INST1_Goertzel|r_Real[11]~49_combout\,
	cout => \INST1_Goertzel|r_Real[11]~50\);

-- Location: FF_X20_Y9_N29
\INST1_Goertzel|r_Real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(11));

-- Location: LCCOMB_X19_Y9_N26
\INST1_Goertzel|Mult1|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~17\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~15\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~15\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~17\);

-- Location: FF_X21_Y7_N7
\INST1_Goertzel|reg.result[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(12),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][12]~q\);

-- Location: LCCOMB_X20_Y9_N30
\INST1_Goertzel|r_Real[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[12]~51_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\ $ (\INST1_Goertzel|reg.result[0][12]~q\ $ (\INST1_Goertzel|r_Real[11]~50\)))) # (GND)
-- \INST1_Goertzel|r_Real[12]~52\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\ & (\INST1_Goertzel|reg.result[0][12]~q\ & !\INST1_Goertzel|r_Real[11]~50\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][12]~q\) # (!\INST1_Goertzel|r_Real[11]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	datab => \INST1_Goertzel|reg.result[0][12]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[11]~50\,
	combout => \INST1_Goertzel|r_Real[12]~51_combout\,
	cout => \INST1_Goertzel|r_Real[12]~52\);

-- Location: FF_X20_Y9_N31
\INST1_Goertzel|r_Real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(12));

-- Location: FF_X20_Y8_N29
\INST1_Goertzel|reg.result[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(13),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][13]~q\);

-- Location: LCCOMB_X19_Y9_N28
\INST1_Goertzel|Mult1|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~17\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~17\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~19\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~17\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~17\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~17\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X20_Y8_N0
\INST1_Goertzel|r_Real[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[13]~53_combout\ = (\INST1_Goertzel|reg.result[0][13]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ & (!\INST1_Goertzel|r_Real[12]~52\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ & 
-- (\INST1_Goertzel|r_Real[12]~52\ & VCC)))) # (!\INST1_Goertzel|reg.result[0][13]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ & ((\INST1_Goertzel|r_Real[12]~52\) # (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\INST1_Goertzel|r_Real[12]~52\))))
-- \INST1_Goertzel|r_Real[13]~54\ = CARRY((\INST1_Goertzel|reg.result[0][13]~q\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\ & !\INST1_Goertzel|r_Real[12]~52\)) # (!\INST1_Goertzel|reg.result[0][13]~q\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\) # (!\INST1_Goertzel|r_Real[12]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][13]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[12]~52\,
	combout => \INST1_Goertzel|r_Real[13]~53_combout\,
	cout => \INST1_Goertzel|r_Real[13]~54\);

-- Location: FF_X20_Y8_N1
\INST1_Goertzel|r_Real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(13));

-- Location: LCCOMB_X19_Y9_N30
\INST1_Goertzel|Mult1|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~21\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~19\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~19\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X20_Y8_N30
\INST1_Goertzel|reg.result[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][14]~feeder_combout\ = \INST1_Goertzel|reg.VA\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(14),
	combout => \INST1_Goertzel|reg.result[0][14]~feeder_combout\);

-- Location: FF_X20_Y8_N31
\INST1_Goertzel|reg.result[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][14]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][14]~q\);

-- Location: LCCOMB_X20_Y8_N2
\INST1_Goertzel|r_Real[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[14]~55_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\ $ (\INST1_Goertzel|reg.result[0][14]~q\ $ (\INST1_Goertzel|r_Real[13]~54\)))) # (GND)
-- \INST1_Goertzel|r_Real[14]~56\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\ & (\INST1_Goertzel|reg.result[0][14]~q\ & !\INST1_Goertzel|r_Real[13]~54\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][14]~q\) # (!\INST1_Goertzel|r_Real[13]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	datab => \INST1_Goertzel|reg.result[0][14]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[13]~54\,
	combout => \INST1_Goertzel|r_Real[14]~55_combout\,
	cout => \INST1_Goertzel|r_Real[14]~56\);

-- Location: FF_X20_Y8_N3
\INST1_Goertzel|r_Real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(14));

-- Location: LCCOMB_X19_Y8_N0
\INST1_Goertzel|Mult1|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~21\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~21\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~23\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~21\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~21\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~21\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y7_N4
\INST1_Goertzel|reg.result[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][15]~feeder_combout\ = \INST1_Goertzel|reg.VA\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(15),
	combout => \INST1_Goertzel|reg.result[0][15]~feeder_combout\);

-- Location: FF_X19_Y7_N5
\INST1_Goertzel|reg.result[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][15]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][15]~q\);

-- Location: LCCOMB_X20_Y8_N4
\INST1_Goertzel|r_Real[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[15]~57_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ & ((\INST1_Goertzel|reg.result[0][15]~q\ & (!\INST1_Goertzel|r_Real[14]~56\)) # (!\INST1_Goertzel|reg.result[0][15]~q\ & ((\INST1_Goertzel|r_Real[14]~56\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ & ((\INST1_Goertzel|reg.result[0][15]~q\ & (\INST1_Goertzel|r_Real[14]~56\ & VCC)) # (!\INST1_Goertzel|reg.result[0][15]~q\ & (!\INST1_Goertzel|r_Real[14]~56\))))
-- \INST1_Goertzel|r_Real[15]~58\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ & ((!\INST1_Goertzel|r_Real[14]~56\) # (!\INST1_Goertzel|reg.result[0][15]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][15]~q\ & !\INST1_Goertzel|r_Real[14]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	datab => \INST1_Goertzel|reg.result[0][15]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[14]~56\,
	combout => \INST1_Goertzel|r_Real[15]~57_combout\,
	cout => \INST1_Goertzel|r_Real[15]~58\);

-- Location: FF_X20_Y8_N5
\INST1_Goertzel|r_Real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(15));

-- Location: LCCOMB_X19_Y8_N2
\INST1_Goertzel|Mult1|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~25\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~23\))) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ & (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~23\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y7_N6
\INST1_Goertzel|reg.result[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][16]~feeder_combout\ = \INST1_Goertzel|reg.VA\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(16),
	combout => \INST1_Goertzel|reg.result[0][16]~feeder_combout\);

-- Location: FF_X19_Y7_N7
\INST1_Goertzel|reg.result[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][16]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][16]~q\);

-- Location: LCCOMB_X20_Y8_N6
\INST1_Goertzel|r_Real[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[16]~59_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\ $ (\INST1_Goertzel|reg.result[0][16]~q\ $ (\INST1_Goertzel|r_Real[15]~58\)))) # (GND)
-- \INST1_Goertzel|r_Real[16]~60\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\ & (\INST1_Goertzel|reg.result[0][16]~q\ & !\INST1_Goertzel|r_Real[15]~58\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][16]~q\) # (!\INST1_Goertzel|r_Real[15]~58\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	datab => \INST1_Goertzel|reg.result[0][16]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[15]~58\,
	combout => \INST1_Goertzel|r_Real[16]~59_combout\,
	cout => \INST1_Goertzel|r_Real[16]~60\);

-- Location: FF_X20_Y8_N7
\INST1_Goertzel|r_Real[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(16));

-- Location: LCCOMB_X19_Y7_N0
\INST1_Goertzel|reg.result[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][17]~feeder_combout\ = \INST1_Goertzel|reg.VA\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(17),
	combout => \INST1_Goertzel|reg.result[0][17]~feeder_combout\);

-- Location: FF_X19_Y7_N1
\INST1_Goertzel|reg.result[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][17]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][17]~q\);

-- Location: LCCOMB_X19_Y8_N4
\INST1_Goertzel|Mult1|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\INST1_Goertzel|Mult1|auto_generated|op_1~25\)))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~25\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~27\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~25\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((!\INST1_Goertzel|Mult1|auto_generated|op_1~25\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~25\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X20_Y8_N8
\INST1_Goertzel|r_Real[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[17]~61_combout\ = (\INST1_Goertzel|reg.result[0][17]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ & (!\INST1_Goertzel|r_Real[16]~60\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ & 
-- (\INST1_Goertzel|r_Real[16]~60\ & VCC)))) # (!\INST1_Goertzel|reg.result[0][17]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((\INST1_Goertzel|r_Real[16]~60\) # (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ & 
-- (!\INST1_Goertzel|r_Real[16]~60\))))
-- \INST1_Goertzel|r_Real[17]~62\ = CARRY((\INST1_Goertzel|reg.result[0][17]~q\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\ & !\INST1_Goertzel|r_Real[16]~60\)) # (!\INST1_Goertzel|reg.result[0][17]~q\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\) # (!\INST1_Goertzel|r_Real[16]~60\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][17]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[16]~60\,
	combout => \INST1_Goertzel|r_Real[17]~61_combout\,
	cout => \INST1_Goertzel|r_Real[17]~62\);

-- Location: FF_X20_Y8_N9
\INST1_Goertzel|r_Real[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(17));

-- Location: LCCOMB_X21_Y7_N4
\INST1_Goertzel|reg.result[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][18]~feeder_combout\ = \INST1_Goertzel|reg.VA\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(18),
	combout => \INST1_Goertzel|reg.result[0][18]~feeder_combout\);

-- Location: FF_X21_Y7_N5
\INST1_Goertzel|reg.result[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][18]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][18]~q\);

-- Location: LCCOMB_X17_Y8_N6
\INST1_Goertzel|Mult1|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\ = \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (VCC)
-- \INST1_Goertzel|Mult1|auto_generated|op_2~1\ = CARRY(\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~1\);

-- Location: LCCOMB_X19_Y8_N6
\INST1_Goertzel|Mult1|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \INST1_Goertzel|Mult1|auto_generated|op_1~29\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ & (\INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~27\)) # 
-- (!\INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ & ((\INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~27\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X20_Y8_N10
\INST1_Goertzel|r_Real[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[18]~63_combout\ = ((\INST1_Goertzel|reg.result[0][18]~q\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\ $ (\INST1_Goertzel|r_Real[17]~62\)))) # (GND)
-- \INST1_Goertzel|r_Real[18]~64\ = CARRY((\INST1_Goertzel|reg.result[0][18]~q\ & ((!\INST1_Goertzel|r_Real[17]~62\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\))) # (!\INST1_Goertzel|reg.result[0][18]~q\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\ & !\INST1_Goertzel|r_Real[17]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][18]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[17]~62\,
	combout => \INST1_Goertzel|r_Real[18]~63_combout\,
	cout => \INST1_Goertzel|r_Real[18]~64\);

-- Location: FF_X20_Y8_N11
\INST1_Goertzel|r_Real[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(18));

-- Location: LCCOMB_X17_Y8_N8
\INST1_Goertzel|Mult1|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\INST1_Goertzel|Mult1|auto_generated|op_2~1\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_2~1\) # (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~3\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~1\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~1\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X19_Y8_N8
\INST1_Goertzel|Mult1|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~29\ & VCC)) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~29\))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~31\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~29\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X19_Y5_N24
\INST1_Goertzel|reg.result[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][19]~feeder_combout\ = \INST1_Goertzel|reg.VA\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(19),
	combout => \INST1_Goertzel|reg.result[0][19]~feeder_combout\);

-- Location: FF_X19_Y5_N25
\INST1_Goertzel|reg.result[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][19]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][19]~q\);

-- Location: LCCOMB_X20_Y8_N12
\INST1_Goertzel|r_Real[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[19]~65_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ & ((\INST1_Goertzel|reg.result[0][19]~q\ & (!\INST1_Goertzel|r_Real[18]~64\)) # (!\INST1_Goertzel|reg.result[0][19]~q\ & ((\INST1_Goertzel|r_Real[18]~64\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ & ((\INST1_Goertzel|reg.result[0][19]~q\ & (\INST1_Goertzel|r_Real[18]~64\ & VCC)) # (!\INST1_Goertzel|reg.result[0][19]~q\ & (!\INST1_Goertzel|r_Real[18]~64\))))
-- \INST1_Goertzel|r_Real[19]~66\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ & ((!\INST1_Goertzel|r_Real[18]~64\) # (!\INST1_Goertzel|reg.result[0][19]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][19]~q\ & !\INST1_Goertzel|r_Real[18]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	datab => \INST1_Goertzel|reg.result[0][19]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[18]~64\,
	combout => \INST1_Goertzel|r_Real[19]~65_combout\,
	cout => \INST1_Goertzel|r_Real[19]~66\);

-- Location: FF_X20_Y8_N13
\INST1_Goertzel|r_Real[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(19));

-- Location: LCCOMB_X17_Y8_N10
\INST1_Goertzel|Mult1|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & (\INST1_Goertzel|Mult1|auto_generated|op_2~3\ $ (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_2~3\ & VCC))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~5\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\INST1_Goertzel|Mult1|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~3\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X19_Y8_N10
\INST1_Goertzel|Mult1|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\ & ((GND) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~31\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\ & 
-- (\INST1_Goertzel|Mult1|auto_generated|op_1~31\ $ (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~33\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~31\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~33\);

-- Location: FF_X19_Y6_N27
\INST1_Goertzel|reg.result[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(20),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][20]~q\);

-- Location: LCCOMB_X20_Y8_N14
\INST1_Goertzel|r_Real[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[20]~67_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\ $ (\INST1_Goertzel|reg.result[0][20]~q\ $ (\INST1_Goertzel|r_Real[19]~66\)))) # (GND)
-- \INST1_Goertzel|r_Real[20]~68\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\ & (\INST1_Goertzel|reg.result[0][20]~q\ & !\INST1_Goertzel|r_Real[19]~66\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][20]~q\) # (!\INST1_Goertzel|r_Real[19]~66\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	datab => \INST1_Goertzel|reg.result[0][20]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[19]~66\,
	combout => \INST1_Goertzel|r_Real[20]~67_combout\,
	cout => \INST1_Goertzel|r_Real[20]~68\);

-- Location: FF_X20_Y8_N15
\INST1_Goertzel|r_Real[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(20));

-- Location: LCCOMB_X17_Y8_N12
\INST1_Goertzel|Mult1|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\INST1_Goertzel|Mult1|auto_generated|op_2~5\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_2~5\) # (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~7\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~5\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~5\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X19_Y8_N12
\INST1_Goertzel|Mult1|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~33\ & VCC)) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~33\))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~35\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~33\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~35\);

-- Location: FF_X19_Y6_N13
\INST1_Goertzel|reg.result[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(21),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][21]~q\);

-- Location: LCCOMB_X20_Y8_N16
\INST1_Goertzel|r_Real[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[21]~69_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ & ((\INST1_Goertzel|reg.result[0][21]~q\ & (!\INST1_Goertzel|r_Real[20]~68\)) # (!\INST1_Goertzel|reg.result[0][21]~q\ & ((\INST1_Goertzel|r_Real[20]~68\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ & ((\INST1_Goertzel|reg.result[0][21]~q\ & (\INST1_Goertzel|r_Real[20]~68\ & VCC)) # (!\INST1_Goertzel|reg.result[0][21]~q\ & (!\INST1_Goertzel|r_Real[20]~68\))))
-- \INST1_Goertzel|r_Real[21]~70\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ & ((!\INST1_Goertzel|r_Real[20]~68\) # (!\INST1_Goertzel|reg.result[0][21]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][21]~q\ & !\INST1_Goertzel|r_Real[20]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	datab => \INST1_Goertzel|reg.result[0][21]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[20]~68\,
	combout => \INST1_Goertzel|r_Real[21]~69_combout\,
	cout => \INST1_Goertzel|r_Real[21]~70\);

-- Location: FF_X20_Y8_N17
\INST1_Goertzel|r_Real[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(21));

-- Location: LCCOMB_X17_Y8_N14
\INST1_Goertzel|Mult1|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & (\INST1_Goertzel|Mult1|auto_generated|op_2~7\ $ (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_2~7\ & VCC))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~9\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & !\INST1_Goertzel|Mult1|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~7\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X19_Y8_N14
\INST1_Goertzel|Mult1|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\ & ((GND) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~35\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\ & 
-- (\INST1_Goertzel|Mult1|auto_generated|op_1~35\ $ (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~37\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~35\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~37\);

-- Location: FF_X19_Y6_N15
\INST1_Goertzel|reg.result[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(22),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][22]~q\);

-- Location: LCCOMB_X20_Y8_N18
\INST1_Goertzel|r_Real[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[22]~71_combout\ = ((\INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\ $ (\INST1_Goertzel|reg.result[0][22]~q\ $ (\INST1_Goertzel|r_Real[21]~70\)))) # (GND)
-- \INST1_Goertzel|r_Real[22]~72\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\ & (\INST1_Goertzel|reg.result[0][22]~q\ & !\INST1_Goertzel|r_Real[21]~70\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\ & 
-- ((\INST1_Goertzel|reg.result[0][22]~q\) # (!\INST1_Goertzel|r_Real[21]~70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	datab => \INST1_Goertzel|reg.result[0][22]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[21]~70\,
	combout => \INST1_Goertzel|r_Real[22]~71_combout\,
	cout => \INST1_Goertzel|r_Real[22]~72\);

-- Location: FF_X20_Y8_N19
\INST1_Goertzel|r_Real[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(22));

-- Location: LCCOMB_X17_Y8_N16
\INST1_Goertzel|Mult1|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\INST1_Goertzel|Mult1|auto_generated|op_2~9\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_2~9\) # (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~11\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~9\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~9\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X19_Y8_N16
\INST1_Goertzel|Mult1|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~37\ & VCC)) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~37\))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~39\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~37\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X19_Y6_N16
\INST1_Goertzel|reg.result[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][23]~feeder_combout\ = \INST1_Goertzel|reg.VA\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(23),
	combout => \INST1_Goertzel|reg.result[0][23]~feeder_combout\);

-- Location: FF_X19_Y6_N17
\INST1_Goertzel|reg.result[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][23]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][23]~q\);

-- Location: LCCOMB_X20_Y8_N20
\INST1_Goertzel|r_Real[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[23]~73_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ & ((\INST1_Goertzel|reg.result[0][23]~q\ & (!\INST1_Goertzel|r_Real[22]~72\)) # (!\INST1_Goertzel|reg.result[0][23]~q\ & ((\INST1_Goertzel|r_Real[22]~72\) # 
-- (GND))))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ & ((\INST1_Goertzel|reg.result[0][23]~q\ & (\INST1_Goertzel|r_Real[22]~72\ & VCC)) # (!\INST1_Goertzel|reg.result[0][23]~q\ & (!\INST1_Goertzel|r_Real[22]~72\))))
-- \INST1_Goertzel|r_Real[23]~74\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ & ((!\INST1_Goertzel|r_Real[22]~72\) # (!\INST1_Goertzel|reg.result[0][23]~q\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\ & 
-- (!\INST1_Goertzel|reg.result[0][23]~q\ & !\INST1_Goertzel|r_Real[22]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	datab => \INST1_Goertzel|reg.result[0][23]~q\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[22]~72\,
	combout => \INST1_Goertzel|r_Real[23]~73_combout\,
	cout => \INST1_Goertzel|r_Real[23]~74\);

-- Location: FF_X20_Y8_N21
\INST1_Goertzel|r_Real[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(23));

-- Location: FF_X19_Y5_N27
\INST1_Goertzel|reg.result[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST1_Goertzel|reg.VA\(24),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][24]~q\);

-- Location: LCCOMB_X17_Y8_N18
\INST1_Goertzel|Mult1|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & (\INST1_Goertzel|Mult1|auto_generated|op_2~11\ $ (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_2~11\ & VCC))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~13\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\INST1_Goertzel|Mult1|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~11\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X19_Y8_N18
\INST1_Goertzel|Mult1|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\ & ((GND) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~39\))) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\ & 
-- (\INST1_Goertzel|Mult1|auto_generated|op_1~39\ $ (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~41\ = CARRY((\INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~39\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X20_Y8_N22
\INST1_Goertzel|r_Real[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[24]~75_combout\ = ((\INST1_Goertzel|reg.result[0][24]~q\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\ $ (\INST1_Goertzel|r_Real[23]~74\)))) # (GND)
-- \INST1_Goertzel|r_Real[24]~76\ = CARRY((\INST1_Goertzel|reg.result[0][24]~q\ & ((!\INST1_Goertzel|r_Real[23]~74\) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\))) # (!\INST1_Goertzel|reg.result[0][24]~q\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\ & !\INST1_Goertzel|r_Real[23]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][24]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[23]~74\,
	combout => \INST1_Goertzel|r_Real[24]~75_combout\,
	cout => \INST1_Goertzel|r_Real[24]~76\);

-- Location: FF_X20_Y8_N23
\INST1_Goertzel|r_Real[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(24));

-- Location: LCCOMB_X20_Y7_N30
\INST1_Goertzel|reg.result[0][25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][25]~feeder_combout\ = \INST1_Goertzel|reg.VA\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(25),
	combout => \INST1_Goertzel|reg.result[0][25]~feeder_combout\);

-- Location: FF_X20_Y7_N31
\INST1_Goertzel|reg.result[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][25]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][25]~q\);

-- Location: LCCOMB_X17_Y8_N20
\INST1_Goertzel|Mult1|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\ = (\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\INST1_Goertzel|Mult1|auto_generated|op_2~13\)) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_2~13\) # (GND)))
-- \INST1_Goertzel|Mult1|auto_generated|op_2~15\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~13\) # (!\INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~13\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X19_Y8_N20
\INST1_Goertzel|Mult1|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ = (\INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~41\ & VCC)) # (!\INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\ & 
-- (!\INST1_Goertzel|Mult1|auto_generated|op_1~41\))
-- \INST1_Goertzel|Mult1|auto_generated|op_1~43\ = CARRY((!\INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\ & !\INST1_Goertzel|Mult1|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~41\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	cout => \INST1_Goertzel|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X20_Y8_N24
\INST1_Goertzel|r_Real[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[25]~77_combout\ = (\INST1_Goertzel|reg.result[0][25]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ & (!\INST1_Goertzel|r_Real[24]~76\)) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ & 
-- (\INST1_Goertzel|r_Real[24]~76\ & VCC)))) # (!\INST1_Goertzel|reg.result[0][25]~q\ & ((\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((\INST1_Goertzel|r_Real[24]~76\) # (GND))) # (!\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ & 
-- (!\INST1_Goertzel|r_Real[24]~76\))))
-- \INST1_Goertzel|r_Real[25]~78\ = CARRY((\INST1_Goertzel|reg.result[0][25]~q\ & (\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\ & !\INST1_Goertzel|r_Real[24]~76\)) # (!\INST1_Goertzel|reg.result[0][25]~q\ & 
-- ((\INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\) # (!\INST1_Goertzel|r_Real[24]~76\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.result[0][25]~q\,
	datab => \INST1_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Real[24]~76\,
	combout => \INST1_Goertzel|r_Real[25]~77_combout\,
	cout => \INST1_Goertzel|r_Real[25]~78\);

-- Location: FF_X20_Y8_N25
\INST1_Goertzel|r_Real[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(25));

-- Location: LCCOMB_X20_Y7_N0
\INST1_Goertzel|reg.result[0][26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|reg.result[0][26]~feeder_combout\ = \INST1_Goertzel|reg.VA\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|reg.VA\(26),
	combout => \INST1_Goertzel|reg.result[0][26]~feeder_combout\);

-- Location: FF_X20_Y7_N1
\INST1_Goertzel|reg.result[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|reg.result[0][26]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.result[0][26]~q\);

-- Location: LCCOMB_X17_Y8_N22
\INST1_Goertzel|Mult1|auto_generated|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_2~16_combout\ = \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (!\INST1_Goertzel|Mult1|auto_generated|op_2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_2~15\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X19_Y8_N22
\INST1_Goertzel|Mult1|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult1|auto_generated|op_1~44_combout\ = \INST1_Goertzel|Mult1|auto_generated|op_1~43\ $ (\INST1_Goertzel|Mult1|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST1_Goertzel|Mult1|auto_generated|op_2~16_combout\,
	cin => \INST1_Goertzel|Mult1|auto_generated|op_1~43\,
	combout => \INST1_Goertzel|Mult1|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X20_Y8_N26
\INST1_Goertzel|r_Real[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Real[26]~79_combout\ = \INST1_Goertzel|reg.result[0][26]~q\ $ (\INST1_Goertzel|r_Real[25]~78\ $ (\INST1_Goertzel|Mult1|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|reg.result[0][26]~q\,
	datad => \INST1_Goertzel|Mult1|auto_generated|op_1~44_combout\,
	cin => \INST1_Goertzel|r_Real[25]~78\,
	combout => \INST1_Goertzel|r_Real[26]~79_combout\);

-- Location: FF_X20_Y8_N27
\INST1_Goertzel|r_Real[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Real[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Real\(26));

-- Location: IOIBUF_X41_Y10_N22
\i_ADC2[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(3),
	o => \i_ADC2[3]~input_o\);

-- Location: FF_X37_Y10_N13
\INST2_sampler|r_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[3]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(3));

-- Location: LCCOMB_X33_Y10_N2
\INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\);

-- Location: FF_X33_Y10_N3
\INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y10_N30
\INST2_Goertzel|Selector111~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector111~0_combout\ = (\INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(0) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(0) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(0),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector111~0_combout\);

-- Location: FF_X33_Y10_N31
\INST2_Goertzel|reg.VA_prev2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector111~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(0));

-- Location: IOIBUF_X41_Y14_N15
\i_ADC2[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(2),
	o => \i_ADC2[2]~input_o\);

-- Location: FF_X37_Y10_N11
\INST2_sampler|r_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[2]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(2));

-- Location: LCCOMB_X33_Y9_N12
\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Selector53~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X33_Y9_N13
\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y9_N10
\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Selector39~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1feeder_combout\);

-- Location: FF_X33_Y9_N11
\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\);

-- Location: IOIBUF_X41_Y5_N8
\i_ADC2[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(11),
	o => \i_ADC2[11]~input_o\);

-- Location: FF_X37_Y10_N5
\INST2_sampler|r_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[11]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(11));

-- Location: FF_X33_Y10_N9
\INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector51~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y10_N0
\INST2_Goertzel|Selector105~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector105~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA_prev2\(6) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST2_Goertzel|reg.VA_prev2\(6) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(6),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector105~0_combout\);

-- Location: FF_X38_Y10_N1
\INST2_Goertzel|reg.VA_prev2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector105~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(6));

-- Location: LCCOMB_X35_Y11_N18
\INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Selector50~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X35_Y11_N19
\INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y11_N8
\INST2_Goertzel|Selector104~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector104~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(7)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(7),
	datad => \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector104~0_combout\);

-- Location: FF_X35_Y11_N9
\INST2_Goertzel|reg.VA_prev2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector104~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(7));

-- Location: FF_X35_Y10_N29
\INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\);

-- Location: FF_X33_Y9_N21
\INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y9_N2
\INST2_Goertzel|Selector89~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector89~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(22)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(22),
	datad => \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector89~0_combout\);

-- Location: FF_X33_Y9_N3
\INST2_Goertzel|reg.VA_prev2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector89~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(22));

-- Location: FF_X32_Y10_N29
\INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y10_N14
\INST2_Goertzel|Selector88~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector88~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(23)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(23),
	datad => \INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector88~0_combout\);

-- Location: FF_X32_Y10_N15
\INST2_Goertzel|reg.VA_prev2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector88~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(23));

-- Location: FF_X33_Y9_N15
\INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y9_N28
\INST2_Goertzel|Selector87~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector87~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(24)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(24),
	datad => \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector87~0_combout\);

-- Location: FF_X33_Y9_N29
\INST2_Goertzel|reg.VA_prev2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(24));

-- Location: FF_X33_Y9_N9
\INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y9_N6
\INST2_Goertzel|Selector86~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector86~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(25)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(25),
	datad => \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector86~0_combout\);

-- Location: FF_X33_Y9_N7
\INST2_Goertzel|reg.VA_prev2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector86~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(25));

-- Location: DSPMULT_X34_Y9_N0
\INST2_Goertzel|Mult0|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y9_N2
\INST2_Goertzel|Mult0|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y9_N4
\INST2_Goertzel|Mult0|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ = \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ $ (VCC)
-- \INST2_Goertzel|Mult0|auto_generated|op_2~1\ = CARRY(\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X35_Y9_N6
\INST2_Goertzel|Mult0|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & (!\INST2_Goertzel|Mult0|auto_generated|op_2~1\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST2_Goertzel|Mult0|auto_generated|op_2~1\) # (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~3\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~1\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~1\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X35_Y9_N8
\INST2_Goertzel|Mult0|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & (\INST2_Goertzel|Mult0|auto_generated|op_2~3\ $ (GND))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_2~3\ & VCC))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~5\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & !\INST2_Goertzel|Mult0|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~3\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X35_Y9_N10
\INST2_Goertzel|Mult0|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & (!\INST2_Goertzel|Mult0|auto_generated|op_2~5\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST2_Goertzel|Mult0|auto_generated|op_2~5\) # (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~7\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~5\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~5\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X35_Y9_N12
\INST2_Goertzel|Mult0|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\INST2_Goertzel|Mult0|auto_generated|op_2~7\ $ (GND))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_2~7\ & VCC))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~9\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\INST2_Goertzel|Mult0|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~7\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X35_Y9_N14
\INST2_Goertzel|Mult0|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & (!\INST2_Goertzel|Mult0|auto_generated|op_2~9\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST2_Goertzel|Mult0|auto_generated|op_2~9\) # (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~11\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~9\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~9\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X35_Y9_N16
\INST2_Goertzel|Mult0|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\INST2_Goertzel|Mult0|auto_generated|op_2~11\ $ (GND))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_2~11\ & VCC))
-- \INST2_Goertzel|Mult0|auto_generated|op_2~13\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\INST2_Goertzel|Mult0|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~11\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X35_Y9_N18
\INST2_Goertzel|Mult0|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_2~14_combout\ = \INST2_Goertzel|Mult0|auto_generated|op_2~13\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_2~13\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_2~14_combout\);

-- Location: FF_X32_Y10_N3
\INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y10_N0
\INST2_Goertzel|Selector103~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector103~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(8)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(8),
	datad => \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector103~0_combout\);

-- Location: FF_X32_Y10_N1
\INST2_Goertzel|reg.VA_prev2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector103~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(8));

-- Location: IOIBUF_X41_Y8_N15
\i_ADC2[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(8),
	o => \i_ADC2[8]~input_o\);

-- Location: FF_X37_Y10_N23
\INST2_sampler|r_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[8]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(8));

-- Location: LCCOMB_X35_Y10_N12
\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Selector48~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\);

-- Location: FF_X35_Y10_N13
\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y10_N10
\INST2_Goertzel|Selector102~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector102~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA_prev2\(9) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST2_Goertzel|reg.VA_prev2\(9) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(9),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector102~0_combout\);

-- Location: FF_X35_Y10_N11
\INST2_Goertzel|reg.VA_prev2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector102~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(9));

-- Location: IOIBUF_X41_Y10_N1
\i_ADC2[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(9),
	o => \i_ADC2[9]~input_o\);

-- Location: FF_X37_Y10_N25
\INST2_sampler|r_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[9]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(9));

-- Location: LCCOMB_X35_Y11_N4
\INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Selector47~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1feeder_combout\);

-- Location: FF_X35_Y11_N5
\INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\);

-- Location: IOIBUF_X41_Y10_N8
\i_ADC2[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(10),
	o => \i_ADC2[10]~input_o\);

-- Location: FF_X37_Y10_N27
\INST2_sampler|r_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[10]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(10));

-- Location: FF_X35_Y10_N23
\INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y10_N20
\INST2_Goertzel|Selector100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector100~0_combout\ = (\INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(11),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector100~0_combout\);

-- Location: FF_X35_Y10_N21
\INST2_Goertzel|reg.VA_prev2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector100~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(11));

-- Location: FF_X35_Y10_N17
\INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y10_N26
\INST2_Goertzel|Selector99~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector99~0_combout\ = (\INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(12),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector99~0_combout\);

-- Location: FF_X35_Y10_N27
\INST2_Goertzel|reg.VA_prev2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector99~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(12));

-- Location: FF_X35_Y11_N7
\INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y11_N12
\INST2_Goertzel|Selector96~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector96~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(15)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(15),
	datad => \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector96~0_combout\);

-- Location: FF_X35_Y11_N13
\INST2_Goertzel|reg.VA_prev2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector96~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(15));

-- Location: FF_X35_Y11_N17
\INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y11_N14
\INST2_Goertzel|Selector95~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector95~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(16)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(16),
	datad => \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector95~0_combout\);

-- Location: FF_X35_Y11_N15
\INST2_Goertzel|reg.VA_prev2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector95~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(16));

-- Location: DSPMULT_X34_Y10_N0
\INST2_Goertzel|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y10_N2
\INST2_Goertzel|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X36_Y10_N10
\INST2_Goertzel|Mult0|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~1\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\ & \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~dataout\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X36_Y10_N12
\INST2_Goertzel|Mult0|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~1\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~1\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~3\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~1\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~1\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~1\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X36_Y10_N14
\INST2_Goertzel|Mult0|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~5\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~3\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~3\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X36_Y10_N16
\INST2_Goertzel|Mult0|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~5\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~5\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~7\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~5\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~5\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~5\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X36_Y10_N18
\INST2_Goertzel|Mult0|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~9\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~7\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~7\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X36_Y10_N20
\INST2_Goertzel|Mult0|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~9\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~9\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~11\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~9\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~9\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~9\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X36_Y10_N22
\INST2_Goertzel|Mult0|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~13\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~11\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~11\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X36_Y10_N24
\INST2_Goertzel|Mult0|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~13\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~13\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~15\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~13\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~13\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~13\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X36_Y10_N26
\INST2_Goertzel|Mult0|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~17\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~15\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~15\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X36_Y10_N28
\INST2_Goertzel|Mult0|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~17\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~17\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~19\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~17\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~17\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~17\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X36_Y10_N30
\INST2_Goertzel|Mult0|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~21\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~19\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~19\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X36_Y9_N0
\INST2_Goertzel|Mult0|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~21\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~21\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~23\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~21\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~21\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~21\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X36_Y9_N2
\INST2_Goertzel|Mult0|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~25\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~23\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~23\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X36_Y9_N4
\INST2_Goertzel|Mult0|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~25\)))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~25\)) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~27\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~25\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~25\) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~25\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~27\);

-- Location: IOIBUF_X41_Y2_N1
\i_ADC2[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(7),
	o => \i_ADC2[7]~input_o\);

-- Location: FF_X37_Y10_N21
\INST2_sampler|r_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[7]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(7));

-- Location: IOIBUF_X41_Y10_N15
\i_ADC2[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(6),
	o => \i_ADC2[6]~input_o\);

-- Location: FF_X37_Y10_N19
\INST2_sampler|r_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[6]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(6));

-- Location: IOIBUF_X41_Y9_N22
\i_ADC2[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(5),
	o => \i_ADC2[5]~input_o\);

-- Location: FF_X37_Y10_N17
\INST2_sampler|r_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[5]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(5));

-- Location: IOIBUF_X41_Y5_N1
\i_ADC2[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(4),
	o => \i_ADC2[4]~input_o\);

-- Location: FF_X37_Y10_N15
\INST2_sampler|r_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[4]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(4));

-- Location: IOIBUF_X41_Y15_N1
\i_ADC2[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(1),
	o => \i_ADC2[1]~input_o\);

-- Location: FF_X37_Y10_N9
\INST2_sampler|r_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[1]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(1));

-- Location: IOIBUF_X41_Y15_N8
\i_ADC2[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC2(0),
	o => \i_ADC2[0]~input_o\);

-- Location: FF_X37_Y10_N7
\INST2_sampler|r_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC2[0]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_sampler|r_DATA\(0));

-- Location: LCCOMB_X37_Y10_N6
\INST2_Goertzel|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~0_combout\ = (\INST2_Goertzel|Mult0|auto_generated|w257w\(14) & (\INST2_sampler|r_DATA\(0) $ (VCC))) # (!\INST2_Goertzel|Mult0|auto_generated|w257w\(14) & (\INST2_sampler|r_DATA\(0) & VCC))
-- \INST2_Goertzel|Add0~1\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|w257w\(14) & \INST2_sampler|r_DATA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|w257w\(14),
	datab => \INST2_sampler|r_DATA\(0),
	datad => VCC,
	combout => \INST2_Goertzel|Add0~0_combout\,
	cout => \INST2_Goertzel|Add0~1\);

-- Location: LCCOMB_X37_Y10_N8
\INST2_Goertzel|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~2_combout\ = (\INST2_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST2_sampler|r_DATA\(1) & (\INST2_Goertzel|Add0~1\ & VCC)) # (!\INST2_sampler|r_DATA\(1) & (!\INST2_Goertzel|Add0~1\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST2_sampler|r_DATA\(1) & (!\INST2_Goertzel|Add0~1\)) # (!\INST2_sampler|r_DATA\(1) & ((\INST2_Goertzel|Add0~1\) # (GND)))))
-- \INST2_Goertzel|Add0~3\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|w257w\(15) & (!\INST2_sampler|r_DATA\(1) & !\INST2_Goertzel|Add0~1\)) # (!\INST2_Goertzel|Mult0|auto_generated|w257w\(15) & ((!\INST2_Goertzel|Add0~1\) # (!\INST2_sampler|r_DATA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|w257w\(15),
	datab => \INST2_sampler|r_DATA\(1),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~1\,
	combout => \INST2_Goertzel|Add0~2_combout\,
	cout => \INST2_Goertzel|Add0~3\);

-- Location: LCCOMB_X37_Y10_N10
\INST2_Goertzel|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~4_combout\ = ((\INST2_sampler|r_DATA\(2) $ (\INST2_Goertzel|Mult0|auto_generated|w257w\(16) $ (!\INST2_Goertzel|Add0~3\)))) # (GND)
-- \INST2_Goertzel|Add0~5\ = CARRY((\INST2_sampler|r_DATA\(2) & ((\INST2_Goertzel|Mult0|auto_generated|w257w\(16)) # (!\INST2_Goertzel|Add0~3\))) # (!\INST2_sampler|r_DATA\(2) & (\INST2_Goertzel|Mult0|auto_generated|w257w\(16) & !\INST2_Goertzel|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(2),
	datab => \INST2_Goertzel|Mult0|auto_generated|w257w\(16),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~3\,
	combout => \INST2_Goertzel|Add0~4_combout\,
	cout => \INST2_Goertzel|Add0~5\);

-- Location: LCCOMB_X37_Y10_N12
\INST2_Goertzel|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~6_combout\ = (\INST2_sampler|r_DATA\(3) & ((\INST2_Goertzel|Mult0|auto_generated|w257w\(17) & (\INST2_Goertzel|Add0~5\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|w257w\(17) & (!\INST2_Goertzel|Add0~5\)))) # 
-- (!\INST2_sampler|r_DATA\(3) & ((\INST2_Goertzel|Mult0|auto_generated|w257w\(17) & (!\INST2_Goertzel|Add0~5\)) # (!\INST2_Goertzel|Mult0|auto_generated|w257w\(17) & ((\INST2_Goertzel|Add0~5\) # (GND)))))
-- \INST2_Goertzel|Add0~7\ = CARRY((\INST2_sampler|r_DATA\(3) & (!\INST2_Goertzel|Mult0|auto_generated|w257w\(17) & !\INST2_Goertzel|Add0~5\)) # (!\INST2_sampler|r_DATA\(3) & ((!\INST2_Goertzel|Add0~5\) # (!\INST2_Goertzel|Mult0|auto_generated|w257w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(3),
	datab => \INST2_Goertzel|Mult0|auto_generated|w257w\(17),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~5\,
	combout => \INST2_Goertzel|Add0~6_combout\,
	cout => \INST2_Goertzel|Add0~7\);

-- Location: LCCOMB_X37_Y10_N14
\INST2_Goertzel|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~8_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\ $ (\INST2_sampler|r_DATA\(4) $ (!\INST2_Goertzel|Add0~7\)))) # (GND)
-- \INST2_Goertzel|Add0~9\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\ & ((\INST2_sampler|r_DATA\(4)) # (!\INST2_Goertzel|Add0~7\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\ & (\INST2_sampler|r_DATA\(4) & 
-- !\INST2_Goertzel|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	datab => \INST2_sampler|r_DATA\(4),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~7\,
	combout => \INST2_Goertzel|Add0~8_combout\,
	cout => \INST2_Goertzel|Add0~9\);

-- Location: LCCOMB_X37_Y10_N16
\INST2_Goertzel|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~10_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((\INST2_sampler|r_DATA\(5) & (\INST2_Goertzel|Add0~9\ & VCC)) # (!\INST2_sampler|r_DATA\(5) & (!\INST2_Goertzel|Add0~9\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((\INST2_sampler|r_DATA\(5) & (!\INST2_Goertzel|Add0~9\)) # (!\INST2_sampler|r_DATA\(5) & ((\INST2_Goertzel|Add0~9\) # (GND)))))
-- \INST2_Goertzel|Add0~11\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ & (!\INST2_sampler|r_DATA\(5) & !\INST2_Goertzel|Add0~9\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((!\INST2_Goertzel|Add0~9\) # 
-- (!\INST2_sampler|r_DATA\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	datab => \INST2_sampler|r_DATA\(5),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~9\,
	combout => \INST2_Goertzel|Add0~10_combout\,
	cout => \INST2_Goertzel|Add0~11\);

-- Location: LCCOMB_X37_Y10_N18
\INST2_Goertzel|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~12_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\ $ (\INST2_sampler|r_DATA\(6) $ (!\INST2_Goertzel|Add0~11\)))) # (GND)
-- \INST2_Goertzel|Add0~13\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\ & ((\INST2_sampler|r_DATA\(6)) # (!\INST2_Goertzel|Add0~11\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\ & (\INST2_sampler|r_DATA\(6) & 
-- !\INST2_Goertzel|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	datab => \INST2_sampler|r_DATA\(6),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~11\,
	combout => \INST2_Goertzel|Add0~12_combout\,
	cout => \INST2_Goertzel|Add0~13\);

-- Location: LCCOMB_X37_Y10_N20
\INST2_Goertzel|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~14_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((\INST2_sampler|r_DATA\(7) & (\INST2_Goertzel|Add0~13\ & VCC)) # (!\INST2_sampler|r_DATA\(7) & (!\INST2_Goertzel|Add0~13\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((\INST2_sampler|r_DATA\(7) & (!\INST2_Goertzel|Add0~13\)) # (!\INST2_sampler|r_DATA\(7) & ((\INST2_Goertzel|Add0~13\) # (GND)))))
-- \INST2_Goertzel|Add0~15\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ & (!\INST2_sampler|r_DATA\(7) & !\INST2_Goertzel|Add0~13\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((!\INST2_Goertzel|Add0~13\) # 
-- (!\INST2_sampler|r_DATA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	datab => \INST2_sampler|r_DATA\(7),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~13\,
	combout => \INST2_Goertzel|Add0~14_combout\,
	cout => \INST2_Goertzel|Add0~15\);

-- Location: LCCOMB_X37_Y10_N22
\INST2_Goertzel|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~16_combout\ = ((\INST2_sampler|r_DATA\(8) $ (\INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\ $ (!\INST2_Goertzel|Add0~15\)))) # (GND)
-- \INST2_Goertzel|Add0~17\ = CARRY((\INST2_sampler|r_DATA\(8) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\) # (!\INST2_Goertzel|Add0~15\))) # (!\INST2_sampler|r_DATA\(8) & (\INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\ & 
-- !\INST2_Goertzel|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(8),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~15\,
	combout => \INST2_Goertzel|Add0~16_combout\,
	cout => \INST2_Goertzel|Add0~17\);

-- Location: LCCOMB_X37_Y10_N24
\INST2_Goertzel|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~18_combout\ = (\INST2_sampler|r_DATA\(9) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (\INST2_Goertzel|Add0~17\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (!\INST2_Goertzel|Add0~17\)))) # 
-- (!\INST2_sampler|r_DATA\(9) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (!\INST2_Goertzel|Add0~17\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ & ((\INST2_Goertzel|Add0~17\) # (GND)))))
-- \INST2_Goertzel|Add0~19\ = CARRY((\INST2_sampler|r_DATA\(9) & (!\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\ & !\INST2_Goertzel|Add0~17\)) # (!\INST2_sampler|r_DATA\(9) & ((!\INST2_Goertzel|Add0~17\) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(9),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~17\,
	combout => \INST2_Goertzel|Add0~18_combout\,
	cout => \INST2_Goertzel|Add0~19\);

-- Location: LCCOMB_X37_Y10_N26
\INST2_Goertzel|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~20_combout\ = ((\INST2_sampler|r_DATA\(10) $ (\INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\ $ (!\INST2_Goertzel|Add0~19\)))) # (GND)
-- \INST2_Goertzel|Add0~21\ = CARRY((\INST2_sampler|r_DATA\(10) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\) # (!\INST2_Goertzel|Add0~19\))) # (!\INST2_sampler|r_DATA\(10) & (\INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\ & 
-- !\INST2_Goertzel|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(10),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~19\,
	combout => \INST2_Goertzel|Add0~20_combout\,
	cout => \INST2_Goertzel|Add0~21\);

-- Location: LCCOMB_X37_Y10_N28
\INST2_Goertzel|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~22_combout\ = (\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (\INST2_Goertzel|Add0~21\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (!\INST2_Goertzel|Add0~21\)))) # 
-- (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (!\INST2_Goertzel|Add0~21\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ & ((\INST2_Goertzel|Add0~21\) # (GND)))))
-- \INST2_Goertzel|Add0~23\ = CARRY((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\ & !\INST2_Goertzel|Add0~21\)) # (!\INST2_sampler|r_DATA\(11) & ((!\INST2_Goertzel|Add0~21\) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~21\,
	combout => \INST2_Goertzel|Add0~22_combout\,
	cout => \INST2_Goertzel|Add0~23\);

-- Location: LCCOMB_X37_Y10_N30
\INST2_Goertzel|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~24_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\ $ (\INST2_sampler|r_DATA\(11) $ (!\INST2_Goertzel|Add0~23\)))) # (GND)
-- \INST2_Goertzel|Add0~25\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\ & ((\INST2_sampler|r_DATA\(11)) # (!\INST2_Goertzel|Add0~23\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\ & (\INST2_sampler|r_DATA\(11) & 
-- !\INST2_Goertzel|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~23\,
	combout => \INST2_Goertzel|Add0~24_combout\,
	cout => \INST2_Goertzel|Add0~25\);

-- Location: LCCOMB_X37_Y9_N0
\INST2_Goertzel|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~26_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Add0~25\ & VCC)) # (!\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~25\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~25\)) # (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Add0~25\) # (GND)))))
-- \INST2_Goertzel|Add0~27\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ & (!\INST2_sampler|r_DATA\(11) & !\INST2_Goertzel|Add0~25\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((!\INST2_Goertzel|Add0~25\) # 
-- (!\INST2_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~25\,
	combout => \INST2_Goertzel|Add0~26_combout\,
	cout => \INST2_Goertzel|Add0~27\);

-- Location: LCCOMB_X37_Y9_N2
\INST2_Goertzel|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~28_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\ $ (\INST2_sampler|r_DATA\(11) $ (!\INST2_Goertzel|Add0~27\)))) # (GND)
-- \INST2_Goertzel|Add0~29\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\ & ((\INST2_sampler|r_DATA\(11)) # (!\INST2_Goertzel|Add0~27\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\ & (\INST2_sampler|r_DATA\(11) & 
-- !\INST2_Goertzel|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~27\,
	combout => \INST2_Goertzel|Add0~28_combout\,
	cout => \INST2_Goertzel|Add0~29\);

-- Location: LCCOMB_X37_Y9_N4
\INST2_Goertzel|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~30_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Add0~29\ & VCC)) # (!\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~29\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~29\)) # (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Add0~29\) # (GND)))))
-- \INST2_Goertzel|Add0~31\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ & (!\INST2_sampler|r_DATA\(11) & !\INST2_Goertzel|Add0~29\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((!\INST2_Goertzel|Add0~29\) # 
-- (!\INST2_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~29\,
	combout => \INST2_Goertzel|Add0~30_combout\,
	cout => \INST2_Goertzel|Add0~31\);

-- Location: LCCOMB_X37_Y9_N6
\INST2_Goertzel|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~32_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\ $ (\INST2_sampler|r_DATA\(11) $ (!\INST2_Goertzel|Add0~31\)))) # (GND)
-- \INST2_Goertzel|Add0~33\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\ & ((\INST2_sampler|r_DATA\(11)) # (!\INST2_Goertzel|Add0~31\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\ & (\INST2_sampler|r_DATA\(11) & 
-- !\INST2_Goertzel|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~31\,
	combout => \INST2_Goertzel|Add0~32_combout\,
	cout => \INST2_Goertzel|Add0~33\);

-- Location: LCCOMB_X37_Y9_N8
\INST2_Goertzel|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~34_combout\ = (\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (\INST2_Goertzel|Add0~33\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST2_Goertzel|Add0~33\)))) # 
-- (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST2_Goertzel|Add0~33\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ & ((\INST2_Goertzel|Add0~33\) # (GND)))))
-- \INST2_Goertzel|Add0~35\ = CARRY((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\ & !\INST2_Goertzel|Add0~33\)) # (!\INST2_sampler|r_DATA\(11) & ((!\INST2_Goertzel|Add0~33\) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~33\,
	combout => \INST2_Goertzel|Add0~34_combout\,
	cout => \INST2_Goertzel|Add0~35\);

-- Location: FF_X33_Y10_N23
\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X33_Y10_N24
\INST2_Goertzel|Selector94~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector94~0_combout\ = (\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(17) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(17) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(17),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector94~0_combout\);

-- Location: FF_X33_Y10_N25
\INST2_Goertzel|reg.VA_prev2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector94~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(17));

-- Location: FF_X33_Y10_N29
\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y9_N30
\INST2_Goertzel|Selector97~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector97~0_combout\ = (\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST2_Goertzel|reg.VA_prev2\(14))))) # 
-- (!\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST2_Goertzel|reg.VA_prev2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST2_Goertzel|reg.VA_prev2\(14),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST2_Goertzel|Selector97~0_combout\);

-- Location: FF_X38_Y9_N31
\INST2_Goertzel|reg.VA_prev2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector97~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(14));

-- Location: FF_X33_Y10_N27
\INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector44~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y9_N28
\INST2_Goertzel|Selector98~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector98~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST2_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(13),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector98~0_combout\);

-- Location: FF_X38_Y9_N29
\INST2_Goertzel|reg.VA_prev2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector98~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(13));

-- Location: LCCOMB_X35_Y11_N10
\INST2_Goertzel|Selector101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector101~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(10)) # ((\INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & \INST1_Goertzel|reg.state.CALCULATE~q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(10),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST2_Goertzel|Selector101~0_combout\);

-- Location: FF_X35_Y11_N11
\INST2_Goertzel|reg.VA_prev2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector101~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(10));

-- Location: LCCOMB_X32_Y10_N8
\INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Selector52~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\);

-- Location: FF_X32_Y10_N9
\INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y10_N10
\INST2_Goertzel|Selector106~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector106~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(5)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(5),
	datad => \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector106~0_combout\);

-- Location: FF_X32_Y10_N11
\INST2_Goertzel|reg.VA_prev2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector106~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(5));

-- Location: LCCOMB_X33_Y9_N18
\INST2_Goertzel|Selector107~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector107~0_combout\ = (\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(4) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(4) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(4),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector107~0_combout\);

-- Location: FF_X33_Y9_N19
\INST2_Goertzel|reg.VA_prev2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector107~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(4));

-- Location: LCCOMB_X32_Y10_N16
\INST2_Goertzel|Selector108~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector108~0_combout\ = (\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(3) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(3) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(3),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector108~0_combout\);

-- Location: FF_X32_Y10_N17
\INST2_Goertzel|reg.VA_prev2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector108~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(3));

-- Location: FF_X33_Y10_N7
\INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y10_N2
\INST2_Goertzel|Selector109~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector109~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST2_Goertzel|reg.VA_prev2\(2))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST2_Goertzel|reg.VA_prev2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST2_Goertzel|reg.VA_prev2\(2),
	datad => \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector109~0_combout\);

-- Location: FF_X38_Y10_N3
\INST2_Goertzel|reg.VA_prev2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector109~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(2));

-- Location: LCCOMB_X33_Y10_N16
\INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Selector56~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\);

-- Location: FF_X33_Y10_N17
\INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y10_N4
\INST2_Goertzel|Selector110~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector110~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA_prev2\(1) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST2_Goertzel|reg.VA_prev2\(1) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(1),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector110~0_combout\);

-- Location: FF_X38_Y10_N5
\INST2_Goertzel|reg.VA_prev2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector110~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(1));

-- Location: LCCOMB_X38_Y10_N6
\INST2_Goertzel|reg.VA[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[0]~27_combout\ = (\INST2_Goertzel|reg.VA_prev2\(0) & (\INST2_Goertzel|Add0~0_combout\ $ (VCC))) # (!\INST2_Goertzel|reg.VA_prev2\(0) & ((\INST2_Goertzel|Add0~0_combout\) # (GND)))
-- \INST2_Goertzel|reg.VA[0]~28\ = CARRY((\INST2_Goertzel|Add0~0_combout\) # (!\INST2_Goertzel|reg.VA_prev2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(0),
	datab => \INST2_Goertzel|Add0~0_combout\,
	datad => VCC,
	combout => \INST2_Goertzel|reg.VA[0]~27_combout\,
	cout => \INST2_Goertzel|reg.VA[0]~28\);

-- Location: LCCOMB_X38_Y10_N8
\INST2_Goertzel|reg.VA[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[1]~29_combout\ = (\INST2_Goertzel|Add0~2_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(1) & (!\INST2_Goertzel|reg.VA[0]~28\)) # (!\INST2_Goertzel|reg.VA_prev2\(1) & (\INST2_Goertzel|reg.VA[0]~28\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~2_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(1) & ((\INST2_Goertzel|reg.VA[0]~28\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(1) & (!\INST2_Goertzel|reg.VA[0]~28\))))
-- \INST2_Goertzel|reg.VA[1]~30\ = CARRY((\INST2_Goertzel|Add0~2_combout\ & (\INST2_Goertzel|reg.VA_prev2\(1) & !\INST2_Goertzel|reg.VA[0]~28\)) # (!\INST2_Goertzel|Add0~2_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(1)) # (!\INST2_Goertzel|reg.VA[0]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~2_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(1),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[0]~28\,
	combout => \INST2_Goertzel|reg.VA[1]~29_combout\,
	cout => \INST2_Goertzel|reg.VA[1]~30\);

-- Location: LCCOMB_X38_Y10_N10
\INST2_Goertzel|reg.VA[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[2]~31_combout\ = ((\INST2_Goertzel|Add0~4_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(2) $ (\INST2_Goertzel|reg.VA[1]~30\)))) # (GND)
-- \INST2_Goertzel|reg.VA[2]~32\ = CARRY((\INST2_Goertzel|Add0~4_combout\ & ((!\INST2_Goertzel|reg.VA[1]~30\) # (!\INST2_Goertzel|reg.VA_prev2\(2)))) # (!\INST2_Goertzel|Add0~4_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(2) & !\INST2_Goertzel|reg.VA[1]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~4_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(2),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[1]~30\,
	combout => \INST2_Goertzel|reg.VA[2]~31_combout\,
	cout => \INST2_Goertzel|reg.VA[2]~32\);

-- Location: LCCOMB_X38_Y10_N12
\INST2_Goertzel|reg.VA[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[3]~33_combout\ = (\INST2_Goertzel|Add0~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(3) & (!\INST2_Goertzel|reg.VA[2]~32\)) # (!\INST2_Goertzel|reg.VA_prev2\(3) & (\INST2_Goertzel|reg.VA[2]~32\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(3) & ((\INST2_Goertzel|reg.VA[2]~32\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(3) & (!\INST2_Goertzel|reg.VA[2]~32\))))
-- \INST2_Goertzel|reg.VA[3]~34\ = CARRY((\INST2_Goertzel|Add0~6_combout\ & (\INST2_Goertzel|reg.VA_prev2\(3) & !\INST2_Goertzel|reg.VA[2]~32\)) # (!\INST2_Goertzel|Add0~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(3)) # (!\INST2_Goertzel|reg.VA[2]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~6_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(3),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[2]~32\,
	combout => \INST2_Goertzel|reg.VA[3]~33_combout\,
	cout => \INST2_Goertzel|reg.VA[3]~34\);

-- Location: LCCOMB_X38_Y10_N14
\INST2_Goertzel|reg.VA[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[4]~35_combout\ = ((\INST2_Goertzel|Add0~8_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(4) $ (\INST2_Goertzel|reg.VA[3]~34\)))) # (GND)
-- \INST2_Goertzel|reg.VA[4]~36\ = CARRY((\INST2_Goertzel|Add0~8_combout\ & ((!\INST2_Goertzel|reg.VA[3]~34\) # (!\INST2_Goertzel|reg.VA_prev2\(4)))) # (!\INST2_Goertzel|Add0~8_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(4) & !\INST2_Goertzel|reg.VA[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~8_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(4),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[3]~34\,
	combout => \INST2_Goertzel|reg.VA[4]~35_combout\,
	cout => \INST2_Goertzel|reg.VA[4]~36\);

-- Location: LCCOMB_X38_Y10_N16
\INST2_Goertzel|reg.VA[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[5]~37_combout\ = (\INST2_Goertzel|Add0~10_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(5) & (!\INST2_Goertzel|reg.VA[4]~36\)) # (!\INST2_Goertzel|reg.VA_prev2\(5) & (\INST2_Goertzel|reg.VA[4]~36\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~10_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(5) & ((\INST2_Goertzel|reg.VA[4]~36\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(5) & (!\INST2_Goertzel|reg.VA[4]~36\))))
-- \INST2_Goertzel|reg.VA[5]~38\ = CARRY((\INST2_Goertzel|Add0~10_combout\ & (\INST2_Goertzel|reg.VA_prev2\(5) & !\INST2_Goertzel|reg.VA[4]~36\)) # (!\INST2_Goertzel|Add0~10_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(5)) # (!\INST2_Goertzel|reg.VA[4]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~10_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(5),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[4]~36\,
	combout => \INST2_Goertzel|reg.VA[5]~37_combout\,
	cout => \INST2_Goertzel|reg.VA[5]~38\);

-- Location: LCCOMB_X38_Y10_N18
\INST2_Goertzel|reg.VA[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[6]~39_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(6) $ (\INST2_Goertzel|Add0~12_combout\ $ (\INST2_Goertzel|reg.VA[5]~38\)))) # (GND)
-- \INST2_Goertzel|reg.VA[6]~40\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(6) & (\INST2_Goertzel|Add0~12_combout\ & !\INST2_Goertzel|reg.VA[5]~38\)) # (!\INST2_Goertzel|reg.VA_prev2\(6) & ((\INST2_Goertzel|Add0~12_combout\) # (!\INST2_Goertzel|reg.VA[5]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(6),
	datab => \INST2_Goertzel|Add0~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[5]~38\,
	combout => \INST2_Goertzel|reg.VA[6]~39_combout\,
	cout => \INST2_Goertzel|reg.VA[6]~40\);

-- Location: LCCOMB_X38_Y10_N20
\INST2_Goertzel|reg.VA[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[7]~41_combout\ = (\INST2_Goertzel|reg.VA_prev2\(7) & ((\INST2_Goertzel|Add0~14_combout\ & (!\INST2_Goertzel|reg.VA[6]~40\)) # (!\INST2_Goertzel|Add0~14_combout\ & ((\INST2_Goertzel|reg.VA[6]~40\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(7) & ((\INST2_Goertzel|Add0~14_combout\ & (\INST2_Goertzel|reg.VA[6]~40\ & VCC)) # (!\INST2_Goertzel|Add0~14_combout\ & (!\INST2_Goertzel|reg.VA[6]~40\))))
-- \INST2_Goertzel|reg.VA[7]~42\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(7) & ((!\INST2_Goertzel|reg.VA[6]~40\) # (!\INST2_Goertzel|Add0~14_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(7) & (!\INST2_Goertzel|Add0~14_combout\ & 
-- !\INST2_Goertzel|reg.VA[6]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(7),
	datab => \INST2_Goertzel|Add0~14_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[6]~40\,
	combout => \INST2_Goertzel|reg.VA[7]~41_combout\,
	cout => \INST2_Goertzel|reg.VA[7]~42\);

-- Location: LCCOMB_X38_Y10_N22
\INST2_Goertzel|reg.VA[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[8]~43_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(8) $ (\INST2_Goertzel|Add0~16_combout\ $ (\INST2_Goertzel|reg.VA[7]~42\)))) # (GND)
-- \INST2_Goertzel|reg.VA[8]~44\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(8) & (\INST2_Goertzel|Add0~16_combout\ & !\INST2_Goertzel|reg.VA[7]~42\)) # (!\INST2_Goertzel|reg.VA_prev2\(8) & ((\INST2_Goertzel|Add0~16_combout\) # (!\INST2_Goertzel|reg.VA[7]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(8),
	datab => \INST2_Goertzel|Add0~16_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[7]~42\,
	combout => \INST2_Goertzel|reg.VA[8]~43_combout\,
	cout => \INST2_Goertzel|reg.VA[8]~44\);

-- Location: LCCOMB_X38_Y10_N24
\INST2_Goertzel|reg.VA[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[9]~45_combout\ = (\INST2_Goertzel|reg.VA_prev2\(9) & ((\INST2_Goertzel|Add0~18_combout\ & (!\INST2_Goertzel|reg.VA[8]~44\)) # (!\INST2_Goertzel|Add0~18_combout\ & ((\INST2_Goertzel|reg.VA[8]~44\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(9) & ((\INST2_Goertzel|Add0~18_combout\ & (\INST2_Goertzel|reg.VA[8]~44\ & VCC)) # (!\INST2_Goertzel|Add0~18_combout\ & (!\INST2_Goertzel|reg.VA[8]~44\))))
-- \INST2_Goertzel|reg.VA[9]~46\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(9) & ((!\INST2_Goertzel|reg.VA[8]~44\) # (!\INST2_Goertzel|Add0~18_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(9) & (!\INST2_Goertzel|Add0~18_combout\ & 
-- !\INST2_Goertzel|reg.VA[8]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(9),
	datab => \INST2_Goertzel|Add0~18_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[8]~44\,
	combout => \INST2_Goertzel|reg.VA[9]~45_combout\,
	cout => \INST2_Goertzel|reg.VA[9]~46\);

-- Location: LCCOMB_X38_Y10_N26
\INST2_Goertzel|reg.VA[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[10]~47_combout\ = ((\INST2_Goertzel|Add0~20_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(10) $ (\INST2_Goertzel|reg.VA[9]~46\)))) # (GND)
-- \INST2_Goertzel|reg.VA[10]~48\ = CARRY((\INST2_Goertzel|Add0~20_combout\ & ((!\INST2_Goertzel|reg.VA[9]~46\) # (!\INST2_Goertzel|reg.VA_prev2\(10)))) # (!\INST2_Goertzel|Add0~20_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(10) & 
-- !\INST2_Goertzel|reg.VA[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~20_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(10),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[9]~46\,
	combout => \INST2_Goertzel|reg.VA[10]~47_combout\,
	cout => \INST2_Goertzel|reg.VA[10]~48\);

-- Location: LCCOMB_X38_Y10_N28
\INST2_Goertzel|reg.VA[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[11]~49_combout\ = (\INST2_Goertzel|reg.VA_prev2\(11) & ((\INST2_Goertzel|Add0~22_combout\ & (!\INST2_Goertzel|reg.VA[10]~48\)) # (!\INST2_Goertzel|Add0~22_combout\ & ((\INST2_Goertzel|reg.VA[10]~48\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(11) & ((\INST2_Goertzel|Add0~22_combout\ & (\INST2_Goertzel|reg.VA[10]~48\ & VCC)) # (!\INST2_Goertzel|Add0~22_combout\ & (!\INST2_Goertzel|reg.VA[10]~48\))))
-- \INST2_Goertzel|reg.VA[11]~50\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(11) & ((!\INST2_Goertzel|reg.VA[10]~48\) # (!\INST2_Goertzel|Add0~22_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(11) & (!\INST2_Goertzel|Add0~22_combout\ & 
-- !\INST2_Goertzel|reg.VA[10]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(11),
	datab => \INST2_Goertzel|Add0~22_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[10]~48\,
	combout => \INST2_Goertzel|reg.VA[11]~49_combout\,
	cout => \INST2_Goertzel|reg.VA[11]~50\);

-- Location: LCCOMB_X38_Y10_N30
\INST2_Goertzel|reg.VA[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[12]~51_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(12) $ (\INST2_Goertzel|Add0~24_combout\ $ (\INST2_Goertzel|reg.VA[11]~50\)))) # (GND)
-- \INST2_Goertzel|reg.VA[12]~52\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(12) & (\INST2_Goertzel|Add0~24_combout\ & !\INST2_Goertzel|reg.VA[11]~50\)) # (!\INST2_Goertzel|reg.VA_prev2\(12) & ((\INST2_Goertzel|Add0~24_combout\) # 
-- (!\INST2_Goertzel|reg.VA[11]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(12),
	datab => \INST2_Goertzel|Add0~24_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[11]~50\,
	combout => \INST2_Goertzel|reg.VA[12]~51_combout\,
	cout => \INST2_Goertzel|reg.VA[12]~52\);

-- Location: LCCOMB_X38_Y9_N0
\INST2_Goertzel|reg.VA[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[13]~53_combout\ = (\INST2_Goertzel|Add0~26_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(13) & (!\INST2_Goertzel|reg.VA[12]~52\)) # (!\INST2_Goertzel|reg.VA_prev2\(13) & (\INST2_Goertzel|reg.VA[12]~52\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~26_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(13) & ((\INST2_Goertzel|reg.VA[12]~52\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(13) & (!\INST2_Goertzel|reg.VA[12]~52\))))
-- \INST2_Goertzel|reg.VA[13]~54\ = CARRY((\INST2_Goertzel|Add0~26_combout\ & (\INST2_Goertzel|reg.VA_prev2\(13) & !\INST2_Goertzel|reg.VA[12]~52\)) # (!\INST2_Goertzel|Add0~26_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(13)) # 
-- (!\INST2_Goertzel|reg.VA[12]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~26_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(13),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[12]~52\,
	combout => \INST2_Goertzel|reg.VA[13]~53_combout\,
	cout => \INST2_Goertzel|reg.VA[13]~54\);

-- Location: LCCOMB_X38_Y9_N2
\INST2_Goertzel|reg.VA[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[14]~55_combout\ = ((\INST2_Goertzel|Add0~28_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(14) $ (\INST2_Goertzel|reg.VA[13]~54\)))) # (GND)
-- \INST2_Goertzel|reg.VA[14]~56\ = CARRY((\INST2_Goertzel|Add0~28_combout\ & ((!\INST2_Goertzel|reg.VA[13]~54\) # (!\INST2_Goertzel|reg.VA_prev2\(14)))) # (!\INST2_Goertzel|Add0~28_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(14) & 
-- !\INST2_Goertzel|reg.VA[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~28_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(14),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[13]~54\,
	combout => \INST2_Goertzel|reg.VA[14]~55_combout\,
	cout => \INST2_Goertzel|reg.VA[14]~56\);

-- Location: LCCOMB_X38_Y9_N4
\INST2_Goertzel|reg.VA[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[15]~57_combout\ = (\INST2_Goertzel|reg.VA_prev2\(15) & ((\INST2_Goertzel|Add0~30_combout\ & (!\INST2_Goertzel|reg.VA[14]~56\)) # (!\INST2_Goertzel|Add0~30_combout\ & ((\INST2_Goertzel|reg.VA[14]~56\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(15) & ((\INST2_Goertzel|Add0~30_combout\ & (\INST2_Goertzel|reg.VA[14]~56\ & VCC)) # (!\INST2_Goertzel|Add0~30_combout\ & (!\INST2_Goertzel|reg.VA[14]~56\))))
-- \INST2_Goertzel|reg.VA[15]~58\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(15) & ((!\INST2_Goertzel|reg.VA[14]~56\) # (!\INST2_Goertzel|Add0~30_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(15) & (!\INST2_Goertzel|Add0~30_combout\ & 
-- !\INST2_Goertzel|reg.VA[14]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(15),
	datab => \INST2_Goertzel|Add0~30_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[14]~56\,
	combout => \INST2_Goertzel|reg.VA[15]~57_combout\,
	cout => \INST2_Goertzel|reg.VA[15]~58\);

-- Location: LCCOMB_X38_Y9_N6
\INST2_Goertzel|reg.VA[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[16]~59_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(16) $ (\INST2_Goertzel|Add0~32_combout\ $ (\INST2_Goertzel|reg.VA[15]~58\)))) # (GND)
-- \INST2_Goertzel|reg.VA[16]~60\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(16) & (\INST2_Goertzel|Add0~32_combout\ & !\INST2_Goertzel|reg.VA[15]~58\)) # (!\INST2_Goertzel|reg.VA_prev2\(16) & ((\INST2_Goertzel|Add0~32_combout\) # 
-- (!\INST2_Goertzel|reg.VA[15]~58\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(16),
	datab => \INST2_Goertzel|Add0~32_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[15]~58\,
	combout => \INST2_Goertzel|reg.VA[16]~59_combout\,
	cout => \INST2_Goertzel|reg.VA[16]~60\);

-- Location: LCCOMB_X38_Y9_N8
\INST2_Goertzel|reg.VA[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[17]~61_combout\ = (\INST2_Goertzel|Add0~34_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(17) & (!\INST2_Goertzel|reg.VA[16]~60\)) # (!\INST2_Goertzel|reg.VA_prev2\(17) & (\INST2_Goertzel|reg.VA[16]~60\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~34_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(17) & ((\INST2_Goertzel|reg.VA[16]~60\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(17) & (!\INST2_Goertzel|reg.VA[16]~60\))))
-- \INST2_Goertzel|reg.VA[17]~62\ = CARRY((\INST2_Goertzel|Add0~34_combout\ & (\INST2_Goertzel|reg.VA_prev2\(17) & !\INST2_Goertzel|reg.VA[16]~60\)) # (!\INST2_Goertzel|Add0~34_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(17)) # 
-- (!\INST2_Goertzel|reg.VA[16]~60\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~34_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(17),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[16]~60\,
	combout => \INST2_Goertzel|reg.VA[17]~61_combout\,
	cout => \INST2_Goertzel|reg.VA[17]~62\);

-- Location: FF_X38_Y9_N9
\INST2_Goertzel|reg.VA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(17));

-- Location: LCCOMB_X33_Y10_N22
\INST2_Goertzel|Selector40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector40~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(17) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(17) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(17),
	datac => \INST2_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector40~0_combout\);

-- Location: FF_X38_Y9_N7
\INST2_Goertzel|reg.VA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(16));

-- Location: LCCOMB_X35_Y11_N16
\INST2_Goertzel|Selector41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector41~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST2_Goertzel|reg.VA\(16))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST2_Goertzel|reg.VA\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	datad => \INST2_Goertzel|reg.VA\(16),
	combout => \INST2_Goertzel|Selector41~0_combout\);

-- Location: FF_X38_Y9_N5
\INST2_Goertzel|reg.VA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(15));

-- Location: LCCOMB_X35_Y11_N6
\INST2_Goertzel|Selector42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector42~0_combout\ = (\INST2_Goertzel|reg.VA\(15) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST2_Goertzel|reg.VA\(15) & 
-- (((\INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(15),
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector42~0_combout\);

-- Location: FF_X38_Y9_N3
\INST2_Goertzel|reg.VA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(14));

-- Location: LCCOMB_X33_Y10_N28
\INST2_Goertzel|Selector43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector43~0_combout\ = (\INST2_Goertzel|reg.VA\(14) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(14) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(14),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector43~0_combout\);

-- Location: FF_X38_Y9_N1
\INST2_Goertzel|reg.VA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(13));

-- Location: LCCOMB_X33_Y10_N26
\INST2_Goertzel|Selector44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector44~0_combout\ = (\INST2_Goertzel|reg.VA\(13) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(13) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(13),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector44~0_combout\);

-- Location: FF_X38_Y10_N31
\INST2_Goertzel|reg.VA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(12));

-- Location: LCCOMB_X35_Y10_N16
\INST2_Goertzel|Selector45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector45~0_combout\ = (\INST1_Goertzel|Selector0~0_combout\ & ((\INST2_Goertzel|reg.VA\(12)) # ((\INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|Selector0~0_combout\ & 
-- (((\INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector0~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(12),
	datac => \INST2_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector45~0_combout\);

-- Location: FF_X38_Y10_N29
\INST2_Goertzel|reg.VA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(11));

-- Location: LCCOMB_X35_Y10_N22
\INST2_Goertzel|Selector46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector46~0_combout\ = (\INST1_Goertzel|Selector0~0_combout\ & ((\INST2_Goertzel|reg.VA\(11)) # ((\INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|Selector0~0_combout\ & 
-- (((\INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector0~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(11),
	datac => \INST2_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector46~0_combout\);

-- Location: FF_X38_Y10_N27
\INST2_Goertzel|reg.VA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(10));

-- Location: LCCOMB_X35_Y11_N30
\INST2_Goertzel|Selector47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector47~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST2_Goertzel|reg.VA\(10))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (((\INST1_Goertzel|Selector0~0_combout\ & \INST2_Goertzel|reg.VA\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST2_Goertzel|reg.VA\(10),
	combout => \INST2_Goertzel|Selector47~0_combout\);

-- Location: FF_X38_Y10_N25
\INST2_Goertzel|reg.VA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(9));

-- Location: LCCOMB_X35_Y10_N14
\INST2_Goertzel|Selector48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector48~0_combout\ = (\INST2_Goertzel|reg.VA\(9) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST2_Goertzel|reg.VA\(9) & 
-- (\INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(9),
	datab => \INST2_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector48~0_combout\);

-- Location: FF_X38_Y10_N23
\INST2_Goertzel|reg.VA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(8));

-- Location: LCCOMB_X32_Y10_N2
\INST2_Goertzel|Selector49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector49~0_combout\ = (\INST2_Goertzel|reg.VA\(8) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(8) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(8),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector49~0_combout\);

-- Location: LCCOMB_X36_Y9_N6
\INST2_Goertzel|Mult0|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \INST2_Goertzel|Mult0|auto_generated|op_1~29\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~27\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \INST2_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~27\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X36_Y9_N8
\INST2_Goertzel|Mult0|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ = (\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~29\)) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST2_Goertzel|Mult0|auto_generated|op_1~29\) # (GND))))) # (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ & 
-- (\INST2_Goertzel|Mult0|auto_generated|op_1~29\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ & (!\INST2_Goertzel|Mult0|auto_generated|op_1~29\))))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~31\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((!\INST2_Goertzel|Mult0|auto_generated|op_1~29\) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \INST2_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~29\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X36_Y9_N10
\INST2_Goertzel|Mult0|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\ & ((GND) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~31\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\ & 
-- (\INST2_Goertzel|Mult0|auto_generated|op_1~31\ $ (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~33\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~31\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X36_Y9_N12
\INST2_Goertzel|Mult0|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~33\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~33\))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~35\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~33\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X36_Y9_N14
\INST2_Goertzel|Mult0|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\ & ((GND) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~35\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\ & 
-- (\INST2_Goertzel|Mult0|auto_generated|op_1~35\ $ (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~37\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~35\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X36_Y9_N16
\INST2_Goertzel|Mult0|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~37\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~37\))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~39\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~37\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X36_Y9_N18
\INST2_Goertzel|Mult0|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\ & ((GND) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~39\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\ & 
-- (\INST2_Goertzel|Mult0|auto_generated|op_1~39\ $ (GND)))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~41\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~39\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X36_Y9_N20
\INST2_Goertzel|Mult0|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\ & (\INST2_Goertzel|Mult0|auto_generated|op_1~41\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\ & 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~41\))
-- \INST2_Goertzel|Mult0|auto_generated|op_1~43\ = CARRY((!\INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\ & !\INST2_Goertzel|Mult0|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~41\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	cout => \INST2_Goertzel|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X36_Y9_N22
\INST2_Goertzel|Mult0|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult0|auto_generated|op_1~44_combout\ = \INST2_Goertzel|Mult0|auto_generated|op_1~43\ $ (\INST2_Goertzel|Mult0|auto_generated|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult0|auto_generated|op_2~14_combout\,
	cin => \INST2_Goertzel|Mult0|auto_generated|op_1~43\,
	combout => \INST2_Goertzel|Mult0|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X37_Y9_N10
\INST2_Goertzel|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~36_combout\ = ((\INST2_sampler|r_DATA\(11) $ (\INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\ $ (!\INST2_Goertzel|Add0~35\)))) # (GND)
-- \INST2_Goertzel|Add0~37\ = CARRY((\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\) # (!\INST2_Goertzel|Add0~35\))) # (!\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\ & 
-- !\INST2_Goertzel|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~35\,
	combout => \INST2_Goertzel|Add0~36_combout\,
	cout => \INST2_Goertzel|Add0~37\);

-- Location: LCCOMB_X37_Y9_N12
\INST2_Goertzel|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~38_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Add0~37\ & VCC)) # (!\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~37\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~37\)) # (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Add0~37\) # (GND)))))
-- \INST2_Goertzel|Add0~39\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ & (!\INST2_sampler|r_DATA\(11) & !\INST2_Goertzel|Add0~37\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((!\INST2_Goertzel|Add0~37\) # 
-- (!\INST2_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~37\,
	combout => \INST2_Goertzel|Add0~38_combout\,
	cout => \INST2_Goertzel|Add0~39\);

-- Location: LCCOMB_X37_Y9_N14
\INST2_Goertzel|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~40_combout\ = ((\INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\ $ (\INST2_sampler|r_DATA\(11) $ (!\INST2_Goertzel|Add0~39\)))) # (GND)
-- \INST2_Goertzel|Add0~41\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\ & ((\INST2_sampler|r_DATA\(11)) # (!\INST2_Goertzel|Add0~39\))) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\ & (\INST2_sampler|r_DATA\(11) & 
-- !\INST2_Goertzel|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~39\,
	combout => \INST2_Goertzel|Add0~40_combout\,
	cout => \INST2_Goertzel|Add0~41\);

-- Location: LCCOMB_X37_Y9_N16
\INST2_Goertzel|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~42_combout\ = (\INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Add0~41\ & VCC)) # (!\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~41\)))) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Add0~41\)) # (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Add0~41\) # (GND)))))
-- \INST2_Goertzel|Add0~43\ = CARRY((\INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ & (!\INST2_sampler|r_DATA\(11) & !\INST2_Goertzel|Add0~41\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((!\INST2_Goertzel|Add0~41\) # 
-- (!\INST2_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	datab => \INST2_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST2_Goertzel|Add0~41\,
	combout => \INST2_Goertzel|Add0~42_combout\,
	cout => \INST2_Goertzel|Add0~43\);

-- Location: LCCOMB_X37_Y9_N18
\INST2_Goertzel|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~44_combout\ = ((\INST2_sampler|r_DATA\(11) $ (\INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\ $ (!\INST2_Goertzel|Add0~43\)))) # (GND)
-- \INST2_Goertzel|Add0~45\ = CARRY((\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\) # (!\INST2_Goertzel|Add0~43\))) # (!\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\ & 
-- !\INST2_Goertzel|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~43\,
	combout => \INST2_Goertzel|Add0~44_combout\,
	cout => \INST2_Goertzel|Add0~45\);

-- Location: LCCOMB_X37_Y9_N20
\INST2_Goertzel|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~46_combout\ = (\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (\INST2_Goertzel|Add0~45\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (!\INST2_Goertzel|Add0~45\)))) # 
-- (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (!\INST2_Goertzel|Add0~45\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ & ((\INST2_Goertzel|Add0~45\) # (GND)))))
-- \INST2_Goertzel|Add0~47\ = CARRY((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\ & !\INST2_Goertzel|Add0~45\)) # (!\INST2_sampler|r_DATA\(11) & ((!\INST2_Goertzel|Add0~45\) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~45\,
	combout => \INST2_Goertzel|Add0~46_combout\,
	cout => \INST2_Goertzel|Add0~47\);

-- Location: LCCOMB_X37_Y9_N22
\INST2_Goertzel|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~48_combout\ = ((\INST2_sampler|r_DATA\(11) $ (\INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\ $ (!\INST2_Goertzel|Add0~47\)))) # (GND)
-- \INST2_Goertzel|Add0~49\ = CARRY((\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\) # (!\INST2_Goertzel|Add0~47\))) # (!\INST2_sampler|r_DATA\(11) & (\INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\ & 
-- !\INST2_Goertzel|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~47\,
	combout => \INST2_Goertzel|Add0~48_combout\,
	cout => \INST2_Goertzel|Add0~49\);

-- Location: LCCOMB_X37_Y9_N24
\INST2_Goertzel|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~50_combout\ = (\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (\INST2_Goertzel|Add0~49\ & VCC)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (!\INST2_Goertzel|Add0~49\)))) # 
-- (!\INST2_sampler|r_DATA\(11) & ((\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (!\INST2_Goertzel|Add0~49\)) # (!\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ & ((\INST2_Goertzel|Add0~49\) # (GND)))))
-- \INST2_Goertzel|Add0~51\ = CARRY((\INST2_sampler|r_DATA\(11) & (!\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\ & !\INST2_Goertzel|Add0~49\)) # (!\INST2_sampler|r_DATA\(11) & ((!\INST2_Goertzel|Add0~49\) # 
-- (!\INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_sampler|r_DATA\(11),
	datab => \INST2_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Add0~49\,
	combout => \INST2_Goertzel|Add0~50_combout\,
	cout => \INST2_Goertzel|Add0~51\);

-- Location: LCCOMB_X37_Y9_N26
\INST2_Goertzel|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Add0~52_combout\ = \INST2_sampler|r_DATA\(11) $ (\INST2_Goertzel|Add0~51\ $ (!\INST2_Goertzel|Mult0|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_sampler|r_DATA\(11),
	datad => \INST2_Goertzel|Mult0|auto_generated|op_1~44_combout\,
	cin => \INST2_Goertzel|Add0~51\,
	combout => \INST2_Goertzel|Add0~52_combout\);

-- Location: FF_X32_Y10_N31
\INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y10_N4
\INST2_Goertzel|Selector85~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector85~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(26)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(26),
	datad => \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector85~0_combout\);

-- Location: FF_X32_Y10_N5
\INST2_Goertzel|reg.VA_prev2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector85~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(26));

-- Location: FF_X35_Y11_N27
\INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y11_N0
\INST2_Goertzel|Selector90~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector90~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(21)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(21),
	datad => \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector90~0_combout\);

-- Location: FF_X35_Y11_N1
\INST2_Goertzel|reg.VA_prev2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(21));

-- Location: LCCOMB_X35_Y10_N18
\INST2_Goertzel|Selector91~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector91~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST2_Goertzel|reg.VA_prev2\(20))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST2_Goertzel|reg.VA_prev2\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST2_Goertzel|reg.VA_prev2\(20),
	datad => \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	combout => \INST2_Goertzel|Selector91~0_combout\);

-- Location: FF_X35_Y10_N19
\INST2_Goertzel|reg.VA_prev2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector91~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(20));

-- Location: FF_X35_Y10_N31
\INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y10_N24
\INST2_Goertzel|Selector92~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector92~0_combout\ = (\INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(19) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(19) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(19),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector92~0_combout\);

-- Location: FF_X35_Y10_N25
\INST2_Goertzel|reg.VA_prev2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector92~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(19));

-- Location: LCCOMB_X33_Y9_N0
\INST2_Goertzel|Selector93~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector93~0_combout\ = (\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST2_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & (((\INST2_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST2_Goertzel|reg.VA_prev2\(18),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST2_Goertzel|Selector93~0_combout\);

-- Location: FF_X33_Y9_N1
\INST2_Goertzel|reg.VA_prev2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|Selector93~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev2\(18));

-- Location: LCCOMB_X38_Y9_N10
\INST2_Goertzel|reg.VA[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[18]~63_combout\ = ((\INST2_Goertzel|Add0~36_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(18) $ (\INST2_Goertzel|reg.VA[17]~62\)))) # (GND)
-- \INST2_Goertzel|reg.VA[18]~64\ = CARRY((\INST2_Goertzel|Add0~36_combout\ & ((!\INST2_Goertzel|reg.VA[17]~62\) # (!\INST2_Goertzel|reg.VA_prev2\(18)))) # (!\INST2_Goertzel|Add0~36_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(18) & 
-- !\INST2_Goertzel|reg.VA[17]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~36_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(18),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[17]~62\,
	combout => \INST2_Goertzel|reg.VA[18]~63_combout\,
	cout => \INST2_Goertzel|reg.VA[18]~64\);

-- Location: LCCOMB_X38_Y9_N12
\INST2_Goertzel|reg.VA[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[19]~65_combout\ = (\INST2_Goertzel|Add0~38_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(19) & (!\INST2_Goertzel|reg.VA[18]~64\)) # (!\INST2_Goertzel|reg.VA_prev2\(19) & (\INST2_Goertzel|reg.VA[18]~64\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~38_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(19) & ((\INST2_Goertzel|reg.VA[18]~64\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(19) & (!\INST2_Goertzel|reg.VA[18]~64\))))
-- \INST2_Goertzel|reg.VA[19]~66\ = CARRY((\INST2_Goertzel|Add0~38_combout\ & (\INST2_Goertzel|reg.VA_prev2\(19) & !\INST2_Goertzel|reg.VA[18]~64\)) # (!\INST2_Goertzel|Add0~38_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(19)) # 
-- (!\INST2_Goertzel|reg.VA[18]~64\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~38_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(19),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[18]~64\,
	combout => \INST2_Goertzel|reg.VA[19]~65_combout\,
	cout => \INST2_Goertzel|reg.VA[19]~66\);

-- Location: LCCOMB_X38_Y9_N14
\INST2_Goertzel|reg.VA[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[20]~67_combout\ = ((\INST2_Goertzel|Add0~40_combout\ $ (\INST2_Goertzel|reg.VA_prev2\(20) $ (\INST2_Goertzel|reg.VA[19]~66\)))) # (GND)
-- \INST2_Goertzel|reg.VA[20]~68\ = CARRY((\INST2_Goertzel|Add0~40_combout\ & ((!\INST2_Goertzel|reg.VA[19]~66\) # (!\INST2_Goertzel|reg.VA_prev2\(20)))) # (!\INST2_Goertzel|Add0~40_combout\ & (!\INST2_Goertzel|reg.VA_prev2\(20) & 
-- !\INST2_Goertzel|reg.VA[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~40_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(20),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[19]~66\,
	combout => \INST2_Goertzel|reg.VA[20]~67_combout\,
	cout => \INST2_Goertzel|reg.VA[20]~68\);

-- Location: LCCOMB_X38_Y9_N16
\INST2_Goertzel|reg.VA[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[21]~69_combout\ = (\INST2_Goertzel|Add0~42_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(21) & (!\INST2_Goertzel|reg.VA[20]~68\)) # (!\INST2_Goertzel|reg.VA_prev2\(21) & (\INST2_Goertzel|reg.VA[20]~68\ & VCC)))) # 
-- (!\INST2_Goertzel|Add0~42_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(21) & ((\INST2_Goertzel|reg.VA[20]~68\) # (GND))) # (!\INST2_Goertzel|reg.VA_prev2\(21) & (!\INST2_Goertzel|reg.VA[20]~68\))))
-- \INST2_Goertzel|reg.VA[21]~70\ = CARRY((\INST2_Goertzel|Add0~42_combout\ & (\INST2_Goertzel|reg.VA_prev2\(21) & !\INST2_Goertzel|reg.VA[20]~68\)) # (!\INST2_Goertzel|Add0~42_combout\ & ((\INST2_Goertzel|reg.VA_prev2\(21)) # 
-- (!\INST2_Goertzel|reg.VA[20]~68\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~42_combout\,
	datab => \INST2_Goertzel|reg.VA_prev2\(21),
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[20]~68\,
	combout => \INST2_Goertzel|reg.VA[21]~69_combout\,
	cout => \INST2_Goertzel|reg.VA[21]~70\);

-- Location: LCCOMB_X38_Y9_N18
\INST2_Goertzel|reg.VA[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[22]~71_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(22) $ (\INST2_Goertzel|Add0~44_combout\ $ (\INST2_Goertzel|reg.VA[21]~70\)))) # (GND)
-- \INST2_Goertzel|reg.VA[22]~72\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(22) & (\INST2_Goertzel|Add0~44_combout\ & !\INST2_Goertzel|reg.VA[21]~70\)) # (!\INST2_Goertzel|reg.VA_prev2\(22) & ((\INST2_Goertzel|Add0~44_combout\) # 
-- (!\INST2_Goertzel|reg.VA[21]~70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(22),
	datab => \INST2_Goertzel|Add0~44_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[21]~70\,
	combout => \INST2_Goertzel|reg.VA[22]~71_combout\,
	cout => \INST2_Goertzel|reg.VA[22]~72\);

-- Location: LCCOMB_X38_Y9_N20
\INST2_Goertzel|reg.VA[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[23]~73_combout\ = (\INST2_Goertzel|reg.VA_prev2\(23) & ((\INST2_Goertzel|Add0~46_combout\ & (!\INST2_Goertzel|reg.VA[22]~72\)) # (!\INST2_Goertzel|Add0~46_combout\ & ((\INST2_Goertzel|reg.VA[22]~72\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(23) & ((\INST2_Goertzel|Add0~46_combout\ & (\INST2_Goertzel|reg.VA[22]~72\ & VCC)) # (!\INST2_Goertzel|Add0~46_combout\ & (!\INST2_Goertzel|reg.VA[22]~72\))))
-- \INST2_Goertzel|reg.VA[23]~74\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(23) & ((!\INST2_Goertzel|reg.VA[22]~72\) # (!\INST2_Goertzel|Add0~46_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(23) & (!\INST2_Goertzel|Add0~46_combout\ & 
-- !\INST2_Goertzel|reg.VA[22]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(23),
	datab => \INST2_Goertzel|Add0~46_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[22]~72\,
	combout => \INST2_Goertzel|reg.VA[23]~73_combout\,
	cout => \INST2_Goertzel|reg.VA[23]~74\);

-- Location: LCCOMB_X38_Y9_N22
\INST2_Goertzel|reg.VA[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[24]~75_combout\ = ((\INST2_Goertzel|reg.VA_prev2\(24) $ (\INST2_Goertzel|Add0~48_combout\ $ (\INST2_Goertzel|reg.VA[23]~74\)))) # (GND)
-- \INST2_Goertzel|reg.VA[24]~76\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(24) & (\INST2_Goertzel|Add0~48_combout\ & !\INST2_Goertzel|reg.VA[23]~74\)) # (!\INST2_Goertzel|reg.VA_prev2\(24) & ((\INST2_Goertzel|Add0~48_combout\) # 
-- (!\INST2_Goertzel|reg.VA[23]~74\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(24),
	datab => \INST2_Goertzel|Add0~48_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[23]~74\,
	combout => \INST2_Goertzel|reg.VA[24]~75_combout\,
	cout => \INST2_Goertzel|reg.VA[24]~76\);

-- Location: LCCOMB_X38_Y9_N24
\INST2_Goertzel|reg.VA[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[25]~77_combout\ = (\INST2_Goertzel|reg.VA_prev2\(25) & ((\INST2_Goertzel|Add0~50_combout\ & (!\INST2_Goertzel|reg.VA[24]~76\)) # (!\INST2_Goertzel|Add0~50_combout\ & ((\INST2_Goertzel|reg.VA[24]~76\) # (GND))))) # 
-- (!\INST2_Goertzel|reg.VA_prev2\(25) & ((\INST2_Goertzel|Add0~50_combout\ & (\INST2_Goertzel|reg.VA[24]~76\ & VCC)) # (!\INST2_Goertzel|Add0~50_combout\ & (!\INST2_Goertzel|reg.VA[24]~76\))))
-- \INST2_Goertzel|reg.VA[25]~78\ = CARRY((\INST2_Goertzel|reg.VA_prev2\(25) & ((!\INST2_Goertzel|reg.VA[24]~76\) # (!\INST2_Goertzel|Add0~50_combout\))) # (!\INST2_Goertzel|reg.VA_prev2\(25) & (!\INST2_Goertzel|Add0~50_combout\ & 
-- !\INST2_Goertzel|reg.VA[24]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev2\(25),
	datab => \INST2_Goertzel|Add0~50_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|reg.VA[24]~76\,
	combout => \INST2_Goertzel|reg.VA[25]~77_combout\,
	cout => \INST2_Goertzel|reg.VA[25]~78\);

-- Location: LCCOMB_X38_Y9_N26
\INST2_Goertzel|reg.VA[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA[26]~79_combout\ = \INST2_Goertzel|Add0~52_combout\ $ (\INST2_Goertzel|reg.VA[25]~78\ $ (\INST2_Goertzel|reg.VA_prev2\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Add0~52_combout\,
	datad => \INST2_Goertzel|reg.VA_prev2\(26),
	cin => \INST2_Goertzel|reg.VA[25]~78\,
	combout => \INST2_Goertzel|reg.VA[26]~79_combout\);

-- Location: FF_X38_Y9_N27
\INST2_Goertzel|reg.VA[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(26));

-- Location: LCCOMB_X32_Y10_N30
\INST2_Goertzel|Selector31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector31~0_combout\ = (\INST2_Goertzel|reg.VA\(26) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(26) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(26),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector31~0_combout\);

-- Location: FF_X38_Y9_N25
\INST2_Goertzel|reg.VA[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(25));

-- Location: LCCOMB_X33_Y9_N8
\INST2_Goertzel|Selector32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector32~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(25) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(25) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(25),
	datac => \INST2_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector32~0_combout\);

-- Location: FF_X38_Y9_N23
\INST2_Goertzel|reg.VA[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(24));

-- Location: LCCOMB_X33_Y9_N14
\INST2_Goertzel|Selector33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector33~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(24) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(24) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(24),
	datac => \INST2_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector33~0_combout\);

-- Location: FF_X38_Y9_N21
\INST2_Goertzel|reg.VA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(23));

-- Location: LCCOMB_X32_Y10_N28
\INST2_Goertzel|Selector34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector34~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(23) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(23) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(23),
	datac => \INST2_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector34~0_combout\);

-- Location: FF_X38_Y9_N19
\INST2_Goertzel|reg.VA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(22));

-- Location: LCCOMB_X33_Y9_N20
\INST2_Goertzel|Selector35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector35~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(22) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(22) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(22),
	datac => \INST2_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector35~0_combout\);

-- Location: FF_X38_Y9_N17
\INST2_Goertzel|reg.VA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(21));

-- Location: LCCOMB_X35_Y11_N26
\INST2_Goertzel|Selector36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector36~0_combout\ = (\INST2_Goertzel|reg.VA\(21) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST2_Goertzel|reg.VA\(21) & 
-- (((\INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(21),
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector36~0_combout\);

-- Location: FF_X38_Y9_N15
\INST2_Goertzel|reg.VA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(20));

-- Location: LCCOMB_X35_Y10_N28
\INST2_Goertzel|Selector37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector37~0_combout\ = (\INST1_Goertzel|Selector0~0_combout\ & ((\INST2_Goertzel|reg.VA\(20)) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|Selector0~0_combout\ & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector0~0_combout\,
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	datad => \INST2_Goertzel|reg.VA\(20),
	combout => \INST2_Goertzel|Selector37~0_combout\);

-- Location: FF_X38_Y10_N21
\INST2_Goertzel|reg.VA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(7));

-- Location: LCCOMB_X35_Y11_N28
\INST2_Goertzel|Selector50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector50~0_combout\ = (\INST2_Goertzel|reg.VA\(7) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST2_Goertzel|reg.VA\(7) & 
-- (\INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(7),
	datab => \INST2_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector50~0_combout\);

-- Location: FF_X38_Y10_N19
\INST2_Goertzel|reg.VA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(6));

-- Location: LCCOMB_X33_Y10_N8
\INST2_Goertzel|Selector51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector51~0_combout\ = (\INST2_Goertzel|reg.VA\(6) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(6) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(6),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector51~0_combout\);

-- Location: FF_X38_Y9_N13
\INST2_Goertzel|reg.VA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(19));

-- Location: LCCOMB_X35_Y10_N30
\INST2_Goertzel|Selector38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector38~0_combout\ = (\INST1_Goertzel|Selector0~0_combout\ & ((\INST2_Goertzel|reg.VA\(19)) # ((\INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|Selector0~0_combout\ & 
-- (((\INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector0~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(19),
	datac => \INST2_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector38~0_combout\);

-- Location: FF_X38_Y10_N17
\INST2_Goertzel|reg.VA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(5));

-- Location: LCCOMB_X32_Y10_N22
\INST2_Goertzel|Selector52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector52~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\) # ((\INST2_Goertzel|reg.VA\(5) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST2_Goertzel|reg.VA\(5) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST2_Goertzel|reg.VA\(5),
	datac => \INST2_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector52~0_combout\);

-- Location: FF_X38_Y9_N11
\INST2_Goertzel|reg.VA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(18));

-- Location: LCCOMB_X33_Y9_N22
\INST2_Goertzel|Selector39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector39~0_combout\ = (\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST2_Goertzel|reg.VA\(18))))) # 
-- (!\INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & (\INST1_Goertzel|Selector0~0_combout\ & (\INST2_Goertzel|reg.VA\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST2_Goertzel|reg.VA\(18),
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector39~0_combout\);

-- Location: FF_X38_Y10_N15
\INST2_Goertzel|reg.VA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(4));

-- Location: LCCOMB_X33_Y9_N4
\INST2_Goertzel|Selector53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector53~0_combout\ = (\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST2_Goertzel|reg.VA\(4))))) # (!\INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ 
-- & (\INST1_Goertzel|Selector0~0_combout\ & (\INST2_Goertzel|reg.VA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST2_Goertzel|reg.VA\(4),
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST2_Goertzel|Selector53~0_combout\);

-- Location: FF_X38_Y10_N11
\INST2_Goertzel|reg.VA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(2));

-- Location: LCCOMB_X33_Y10_N6
\INST2_Goertzel|Selector55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector55~0_combout\ = (\INST2_Goertzel|reg.VA\(2) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(2) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(2),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector55~0_combout\);

-- Location: FF_X38_Y10_N9
\INST2_Goertzel|reg.VA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(1));

-- Location: LCCOMB_X33_Y10_N10
\INST2_Goertzel|Selector56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector56~0_combout\ = (\INST2_Goertzel|reg.VA\(1) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST2_Goertzel|reg.VA\(1) & 
-- (\INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & (\INST1_Goertzel|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(1),
	datab => \INST2_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector56~0_combout\);

-- Location: FF_X38_Y10_N7
\INST2_Goertzel|reg.VA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(0));

-- Location: LCCOMB_X33_Y10_N0
\INST2_Goertzel|Selector57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector57~0_combout\ = (\INST2_Goertzel|reg.VA\(0) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\)))) # (!\INST2_Goertzel|reg.VA\(0) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA\(0),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector57~0_combout\);

-- Location: FF_X38_Y10_N13
\INST2_Goertzel|reg.VA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA\(3));

-- Location: LCCOMB_X32_Y10_N20
\INST2_Goertzel|Selector54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Selector54~0_combout\ = (\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST2_Goertzel|reg.VA\(3) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ 
-- & (((\INST2_Goertzel|reg.VA\(3) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST2_Goertzel|reg.VA\(3),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST2_Goertzel|Selector54~0_combout\);

-- Location: LCCOMB_X32_Y10_N26
\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ = \INST2_Goertzel|Selector54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Selector54~0_combout\,
	combout => \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X32_Y10_N27
\INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\);

-- Location: DSPMULT_X34_Y13_N0
\INST2_Goertzel|Mult1|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y13_N2
\INST2_Goertzel|Mult1|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X32_Y13_N5
\INST2_Goertzel|reg.result[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(0),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][0]~q\);

-- Location: LCCOMB_X32_Y13_N6
\INST2_Goertzel|r_Real[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[0]~27_combout\ = (\INST2_Goertzel|Mult1|auto_generated|w251w\(14) & (\INST2_Goertzel|reg.result[0][0]~q\ $ (VCC))) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(14) & ((\INST2_Goertzel|reg.result[0][0]~q\) # (GND)))
-- \INST2_Goertzel|r_Real[0]~28\ = CARRY((\INST2_Goertzel|reg.result[0][0]~q\) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|w251w\(14),
	datab => \INST2_Goertzel|reg.result[0][0]~q\,
	datad => VCC,
	combout => \INST2_Goertzel|r_Real[0]~27_combout\,
	cout => \INST2_Goertzel|r_Real[0]~28\);

-- Location: FF_X32_Y13_N7
\INST2_Goertzel|r_Real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(0));

-- Location: FF_X33_Y10_N13
\INST2_Goertzel|reg.result[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(1),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][1]~q\);

-- Location: LCCOMB_X32_Y13_N8
\INST2_Goertzel|r_Real[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[1]~29_combout\ = (\INST2_Goertzel|reg.result[0][1]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|w251w\(15) & (!\INST2_Goertzel|r_Real[0]~28\)) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(15) & (\INST2_Goertzel|r_Real[0]~28\ & 
-- VCC)))) # (!\INST2_Goertzel|reg.result[0][1]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|w251w\(15) & ((\INST2_Goertzel|r_Real[0]~28\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(15) & (!\INST2_Goertzel|r_Real[0]~28\))))
-- \INST2_Goertzel|r_Real[1]~30\ = CARRY((\INST2_Goertzel|reg.result[0][1]~q\ & (\INST2_Goertzel|Mult1|auto_generated|w251w\(15) & !\INST2_Goertzel|r_Real[0]~28\)) # (!\INST2_Goertzel|reg.result[0][1]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|w251w\(15)) # 
-- (!\INST2_Goertzel|r_Real[0]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][1]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|w251w\(15),
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[0]~28\,
	combout => \INST2_Goertzel|r_Real[1]~29_combout\,
	cout => \INST2_Goertzel|r_Real[1]~30\);

-- Location: FF_X32_Y13_N9
\INST2_Goertzel|r_Real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(1));

-- Location: FF_X33_Y10_N15
\INST2_Goertzel|reg.result[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(2),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][2]~q\);

-- Location: LCCOMB_X32_Y13_N10
\INST2_Goertzel|r_Real[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[2]~31_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|w251w\(16) $ (\INST2_Goertzel|reg.result[0][2]~q\ $ (\INST2_Goertzel|r_Real[1]~30\)))) # (GND)
-- \INST2_Goertzel|r_Real[2]~32\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|w251w\(16) & (\INST2_Goertzel|reg.result[0][2]~q\ & !\INST2_Goertzel|r_Real[1]~30\)) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(16) & ((\INST2_Goertzel|reg.result[0][2]~q\) # 
-- (!\INST2_Goertzel|r_Real[1]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|w251w\(16),
	datab => \INST2_Goertzel|reg.result[0][2]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[1]~30\,
	combout => \INST2_Goertzel|r_Real[2]~31_combout\,
	cout => \INST2_Goertzel|r_Real[2]~32\);

-- Location: FF_X32_Y13_N11
\INST2_Goertzel|r_Real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(2));

-- Location: FF_X32_Y10_N25
\INST2_Goertzel|reg.result[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(3),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][3]~q\);

-- Location: LCCOMB_X32_Y13_N12
\INST2_Goertzel|r_Real[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[3]~33_combout\ = (\INST2_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST2_Goertzel|reg.result[0][3]~q\ & (!\INST2_Goertzel|r_Real[2]~32\)) # (!\INST2_Goertzel|reg.result[0][3]~q\ & ((\INST2_Goertzel|r_Real[2]~32\) # (GND))))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST2_Goertzel|reg.result[0][3]~q\ & (\INST2_Goertzel|r_Real[2]~32\ & VCC)) # (!\INST2_Goertzel|reg.result[0][3]~q\ & (!\INST2_Goertzel|r_Real[2]~32\))))
-- \INST2_Goertzel|r_Real[3]~34\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|w251w\(17) & ((!\INST2_Goertzel|r_Real[2]~32\) # (!\INST2_Goertzel|reg.result[0][3]~q\))) # (!\INST2_Goertzel|Mult1|auto_generated|w251w\(17) & 
-- (!\INST2_Goertzel|reg.result[0][3]~q\ & !\INST2_Goertzel|r_Real[2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|w251w\(17),
	datab => \INST2_Goertzel|reg.result[0][3]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[2]~32\,
	combout => \INST2_Goertzel|r_Real[3]~33_combout\,
	cout => \INST2_Goertzel|r_Real[3]~34\);

-- Location: FF_X32_Y13_N13
\INST2_Goertzel|r_Real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(3));

-- Location: FF_X33_Y9_N5
\INST2_Goertzel|reg.result[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(4),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][4]~q\);

-- Location: DSPMULT_X34_Y12_N0
\INST2_Goertzel|Mult1|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y12_N2
\INST2_Goertzel|Mult1|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X33_Y13_N10
\INST2_Goertzel|Mult1|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\ & 
-- (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~1\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\ & \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~dataout\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X32_Y13_N14
\INST2_Goertzel|r_Real[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[4]~35_combout\ = ((\INST2_Goertzel|reg.result[0][4]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\ $ (\INST2_Goertzel|r_Real[3]~34\)))) # (GND)
-- \INST2_Goertzel|r_Real[4]~36\ = CARRY((\INST2_Goertzel|reg.result[0][4]~q\ & ((!\INST2_Goertzel|r_Real[3]~34\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\))) # (!\INST2_Goertzel|reg.result[0][4]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\ & !\INST2_Goertzel|r_Real[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][4]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[3]~34\,
	combout => \INST2_Goertzel|r_Real[4]~35_combout\,
	cout => \INST2_Goertzel|r_Real[4]~36\);

-- Location: FF_X32_Y13_N15
\INST2_Goertzel|r_Real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(4));

-- Location: LCCOMB_X32_Y10_N6
\INST2_Goertzel|reg.result[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][5]~feeder_combout\ = \INST2_Goertzel|reg.VA\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(5),
	combout => \INST2_Goertzel|reg.result[0][5]~feeder_combout\);

-- Location: FF_X32_Y10_N7
\INST2_Goertzel|reg.result[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][5]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][5]~q\);

-- Location: LCCOMB_X33_Y13_N12
\INST2_Goertzel|Mult1|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~1\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~1\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~3\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~1\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~1\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~1\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X32_Y13_N16
\INST2_Goertzel|r_Real[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[5]~37_combout\ = (\INST2_Goertzel|reg.result[0][5]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ & (!\INST2_Goertzel|r_Real[4]~36\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ & 
-- (\INST2_Goertzel|r_Real[4]~36\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][5]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ & ((\INST2_Goertzel|r_Real[4]~36\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\INST2_Goertzel|r_Real[4]~36\))))
-- \INST2_Goertzel|r_Real[5]~38\ = CARRY((\INST2_Goertzel|reg.result[0][5]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\ & !\INST2_Goertzel|r_Real[4]~36\)) # (!\INST2_Goertzel|reg.result[0][5]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\) # (!\INST2_Goertzel|r_Real[4]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][5]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[4]~36\,
	combout => \INST2_Goertzel|r_Real[5]~37_combout\,
	cout => \INST2_Goertzel|r_Real[5]~38\);

-- Location: FF_X32_Y13_N17
\INST2_Goertzel|r_Real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(5));

-- Location: LCCOMB_X32_Y13_N2
\INST2_Goertzel|reg.result[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][6]~feeder_combout\ = \INST2_Goertzel|reg.VA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(6),
	combout => \INST2_Goertzel|reg.result[0][6]~feeder_combout\);

-- Location: FF_X32_Y13_N3
\INST2_Goertzel|reg.result[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][6]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][6]~q\);

-- Location: LCCOMB_X33_Y13_N14
\INST2_Goertzel|Mult1|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~5\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~3\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~3\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X32_Y13_N18
\INST2_Goertzel|r_Real[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[6]~39_combout\ = ((\INST2_Goertzel|reg.result[0][6]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\ $ (\INST2_Goertzel|r_Real[5]~38\)))) # (GND)
-- \INST2_Goertzel|r_Real[6]~40\ = CARRY((\INST2_Goertzel|reg.result[0][6]~q\ & ((!\INST2_Goertzel|r_Real[5]~38\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\))) # (!\INST2_Goertzel|reg.result[0][6]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\ & !\INST2_Goertzel|r_Real[5]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][6]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[5]~38\,
	combout => \INST2_Goertzel|r_Real[6]~39_combout\,
	cout => \INST2_Goertzel|r_Real[6]~40\);

-- Location: FF_X32_Y13_N19
\INST2_Goertzel|r_Real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(6));

-- Location: LCCOMB_X35_Y11_N20
\INST2_Goertzel|reg.result[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][7]~feeder_combout\ = \INST2_Goertzel|reg.VA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(7),
	combout => \INST2_Goertzel|reg.result[0][7]~feeder_combout\);

-- Location: FF_X35_Y11_N21
\INST2_Goertzel|reg.result[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][7]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][7]~q\);

-- Location: LCCOMB_X33_Y13_N16
\INST2_Goertzel|Mult1|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~5\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~5\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~7\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~5\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~5\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~5\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X32_Y13_N20
\INST2_Goertzel|r_Real[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[7]~41_combout\ = (\INST2_Goertzel|reg.result[0][7]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ & (!\INST2_Goertzel|r_Real[6]~40\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ & 
-- (\INST2_Goertzel|r_Real[6]~40\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][7]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ & ((\INST2_Goertzel|r_Real[6]~40\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\INST2_Goertzel|r_Real[6]~40\))))
-- \INST2_Goertzel|r_Real[7]~42\ = CARRY((\INST2_Goertzel|reg.result[0][7]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\ & !\INST2_Goertzel|r_Real[6]~40\)) # (!\INST2_Goertzel|reg.result[0][7]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\) # (!\INST2_Goertzel|r_Real[6]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][7]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[6]~40\,
	combout => \INST2_Goertzel|r_Real[7]~41_combout\,
	cout => \INST2_Goertzel|r_Real[7]~42\);

-- Location: FF_X32_Y13_N21
\INST2_Goertzel|r_Real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(7));

-- Location: FF_X32_Y10_N13
\INST2_Goertzel|reg.result[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(8),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][8]~q\);

-- Location: LCCOMB_X33_Y13_N18
\INST2_Goertzel|Mult1|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~9\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~7\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~7\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X32_Y13_N22
\INST2_Goertzel|r_Real[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[8]~43_combout\ = ((\INST2_Goertzel|reg.result[0][8]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\ $ (\INST2_Goertzel|r_Real[7]~42\)))) # (GND)
-- \INST2_Goertzel|r_Real[8]~44\ = CARRY((\INST2_Goertzel|reg.result[0][8]~q\ & ((!\INST2_Goertzel|r_Real[7]~42\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\))) # (!\INST2_Goertzel|reg.result[0][8]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\ & !\INST2_Goertzel|r_Real[7]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][8]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[7]~42\,
	combout => \INST2_Goertzel|r_Real[8]~43_combout\,
	cout => \INST2_Goertzel|r_Real[8]~44\);

-- Location: FF_X32_Y13_N23
\INST2_Goertzel|r_Real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(8));

-- Location: LCCOMB_X33_Y13_N20
\INST2_Goertzel|Mult1|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~9\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~9\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~11\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~9\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~9\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~9\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X35_Y10_N0
\INST2_Goertzel|reg.result[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][9]~feeder_combout\ = \INST2_Goertzel|reg.VA\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(9),
	combout => \INST2_Goertzel|reg.result[0][9]~feeder_combout\);

-- Location: FF_X35_Y10_N1
\INST2_Goertzel|reg.result[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][9]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][9]~q\);

-- Location: LCCOMB_X32_Y13_N24
\INST2_Goertzel|r_Real[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[9]~45_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((\INST2_Goertzel|reg.result[0][9]~q\ & (!\INST2_Goertzel|r_Real[8]~44\)) # (!\INST2_Goertzel|reg.result[0][9]~q\ & ((\INST2_Goertzel|r_Real[8]~44\) # 
-- (GND))))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((\INST2_Goertzel|reg.result[0][9]~q\ & (\INST2_Goertzel|r_Real[8]~44\ & VCC)) # (!\INST2_Goertzel|reg.result[0][9]~q\ & (!\INST2_Goertzel|r_Real[8]~44\))))
-- \INST2_Goertzel|r_Real[9]~46\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((!\INST2_Goertzel|r_Real[8]~44\) # (!\INST2_Goertzel|reg.result[0][9]~q\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\INST2_Goertzel|reg.result[0][9]~q\ & !\INST2_Goertzel|r_Real[8]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	datab => \INST2_Goertzel|reg.result[0][9]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[8]~44\,
	combout => \INST2_Goertzel|r_Real[9]~45_combout\,
	cout => \INST2_Goertzel|r_Real[9]~46\);

-- Location: FF_X32_Y13_N25
\INST2_Goertzel|r_Real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(9));

-- Location: LCCOMB_X35_Y11_N22
\INST2_Goertzel|reg.result[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][10]~feeder_combout\ = \INST2_Goertzel|reg.VA\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(10),
	combout => \INST2_Goertzel|reg.result[0][10]~feeder_combout\);

-- Location: FF_X35_Y11_N23
\INST2_Goertzel|reg.result[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][10]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][10]~q\);

-- Location: LCCOMB_X33_Y13_N22
\INST2_Goertzel|Mult1|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~13\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~11\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~11\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X32_Y13_N26
\INST2_Goertzel|r_Real[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[10]~47_combout\ = ((\INST2_Goertzel|reg.result[0][10]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\ $ (\INST2_Goertzel|r_Real[9]~46\)))) # (GND)
-- \INST2_Goertzel|r_Real[10]~48\ = CARRY((\INST2_Goertzel|reg.result[0][10]~q\ & ((!\INST2_Goertzel|r_Real[9]~46\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\))) # (!\INST2_Goertzel|reg.result[0][10]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\ & !\INST2_Goertzel|r_Real[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][10]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[9]~46\,
	combout => \INST2_Goertzel|r_Real[10]~47_combout\,
	cout => \INST2_Goertzel|r_Real[10]~48\);

-- Location: FF_X32_Y13_N27
\INST2_Goertzel|r_Real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(10));

-- Location: LCCOMB_X35_Y10_N2
\INST2_Goertzel|reg.result[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][11]~feeder_combout\ = \INST2_Goertzel|reg.VA\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(11),
	combout => \INST2_Goertzel|reg.result[0][11]~feeder_combout\);

-- Location: FF_X35_Y10_N3
\INST2_Goertzel|reg.result[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][11]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][11]~q\);

-- Location: LCCOMB_X33_Y13_N24
\INST2_Goertzel|Mult1|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~13\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~13\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~15\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~13\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~13\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~13\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X32_Y13_N28
\INST2_Goertzel|r_Real[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[11]~49_combout\ = (\INST2_Goertzel|reg.result[0][11]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ & (!\INST2_Goertzel|r_Real[10]~48\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (\INST2_Goertzel|r_Real[10]~48\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][11]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ & ((\INST2_Goertzel|r_Real[10]~48\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\INST2_Goertzel|r_Real[10]~48\))))
-- \INST2_Goertzel|r_Real[11]~50\ = CARRY((\INST2_Goertzel|reg.result[0][11]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\ & !\INST2_Goertzel|r_Real[10]~48\)) # (!\INST2_Goertzel|reg.result[0][11]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\) # (!\INST2_Goertzel|r_Real[10]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][11]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[10]~48\,
	combout => \INST2_Goertzel|r_Real[11]~49_combout\,
	cout => \INST2_Goertzel|r_Real[11]~50\);

-- Location: FF_X32_Y13_N29
\INST2_Goertzel|r_Real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(11));

-- Location: LCCOMB_X33_Y13_N26
\INST2_Goertzel|Mult1|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~17\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~15\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~15\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X35_Y10_N4
\INST2_Goertzel|reg.result[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][12]~feeder_combout\ = \INST2_Goertzel|reg.VA\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(12),
	combout => \INST2_Goertzel|reg.result[0][12]~feeder_combout\);

-- Location: FF_X35_Y10_N5
\INST2_Goertzel|reg.result[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][12]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][12]~q\);

-- Location: LCCOMB_X32_Y13_N30
\INST2_Goertzel|r_Real[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[12]~51_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\ $ (\INST2_Goertzel|reg.result[0][12]~q\ $ (\INST2_Goertzel|r_Real[11]~50\)))) # (GND)
-- \INST2_Goertzel|r_Real[12]~52\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\ & (\INST2_Goertzel|reg.result[0][12]~q\ & !\INST2_Goertzel|r_Real[11]~50\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\ & 
-- ((\INST2_Goertzel|reg.result[0][12]~q\) # (!\INST2_Goertzel|r_Real[11]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	datab => \INST2_Goertzel|reg.result[0][12]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[11]~50\,
	combout => \INST2_Goertzel|r_Real[12]~51_combout\,
	cout => \INST2_Goertzel|r_Real[12]~52\);

-- Location: FF_X32_Y13_N31
\INST2_Goertzel|r_Real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(12));

-- Location: LCCOMB_X33_Y13_N28
\INST2_Goertzel|Mult1|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~17\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~17\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~19\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~17\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~17\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~17\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~19\);

-- Location: FF_X33_Y10_N21
\INST2_Goertzel|reg.result[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(13),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][13]~q\);

-- Location: LCCOMB_X32_Y12_N0
\INST2_Goertzel|r_Real[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[13]~53_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ & ((\INST2_Goertzel|reg.result[0][13]~q\ & (!\INST2_Goertzel|r_Real[12]~52\)) # (!\INST2_Goertzel|reg.result[0][13]~q\ & ((\INST2_Goertzel|r_Real[12]~52\) # 
-- (GND))))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ & ((\INST2_Goertzel|reg.result[0][13]~q\ & (\INST2_Goertzel|r_Real[12]~52\ & VCC)) # (!\INST2_Goertzel|reg.result[0][13]~q\ & (!\INST2_Goertzel|r_Real[12]~52\))))
-- \INST2_Goertzel|r_Real[13]~54\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ & ((!\INST2_Goertzel|r_Real[12]~52\) # (!\INST2_Goertzel|reg.result[0][13]~q\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\INST2_Goertzel|reg.result[0][13]~q\ & !\INST2_Goertzel|r_Real[12]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	datab => \INST2_Goertzel|reg.result[0][13]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[12]~52\,
	combout => \INST2_Goertzel|r_Real[13]~53_combout\,
	cout => \INST2_Goertzel|r_Real[13]~54\);

-- Location: FF_X32_Y12_N1
\INST2_Goertzel|r_Real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(13));

-- Location: FF_X33_Y10_N19
\INST2_Goertzel|reg.result[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(14),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][14]~q\);

-- Location: LCCOMB_X33_Y13_N30
\INST2_Goertzel|Mult1|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~21\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~19\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~19\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X32_Y12_N2
\INST2_Goertzel|r_Real[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[14]~55_combout\ = ((\INST2_Goertzel|reg.result[0][14]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\ $ (\INST2_Goertzel|r_Real[13]~54\)))) # (GND)
-- \INST2_Goertzel|r_Real[14]~56\ = CARRY((\INST2_Goertzel|reg.result[0][14]~q\ & ((!\INST2_Goertzel|r_Real[13]~54\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\))) # (!\INST2_Goertzel|reg.result[0][14]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\ & !\INST2_Goertzel|r_Real[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][14]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[13]~54\,
	combout => \INST2_Goertzel|r_Real[14]~55_combout\,
	cout => \INST2_Goertzel|r_Real[14]~56\);

-- Location: FF_X32_Y12_N3
\INST2_Goertzel|r_Real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(14));

-- Location: LCCOMB_X35_Y11_N24
\INST2_Goertzel|reg.result[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][15]~feeder_combout\ = \INST2_Goertzel|reg.VA\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(15),
	combout => \INST2_Goertzel|reg.result[0][15]~feeder_combout\);

-- Location: FF_X35_Y11_N25
\INST2_Goertzel|reg.result[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][15]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][15]~q\);

-- Location: LCCOMB_X33_Y12_N0
\INST2_Goertzel|Mult1|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~21\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~21\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~23\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~21\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~21\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~21\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X32_Y12_N4
\INST2_Goertzel|r_Real[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[15]~57_combout\ = (\INST2_Goertzel|reg.result[0][15]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ & (!\INST2_Goertzel|r_Real[14]~56\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ & 
-- (\INST2_Goertzel|r_Real[14]~56\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][15]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ & ((\INST2_Goertzel|r_Real[14]~56\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\INST2_Goertzel|r_Real[14]~56\))))
-- \INST2_Goertzel|r_Real[15]~58\ = CARRY((\INST2_Goertzel|reg.result[0][15]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\ & !\INST2_Goertzel|r_Real[14]~56\)) # (!\INST2_Goertzel|reg.result[0][15]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\) # (!\INST2_Goertzel|r_Real[14]~56\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][15]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[14]~56\,
	combout => \INST2_Goertzel|r_Real[15]~57_combout\,
	cout => \INST2_Goertzel|r_Real[15]~58\);

-- Location: FF_X32_Y12_N5
\INST2_Goertzel|r_Real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(15));

-- Location: LCCOMB_X33_Y12_N2
\INST2_Goertzel|Mult1|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\INST2_Goertzel|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~25\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~23\))) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ & (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~23\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X35_Y11_N2
\INST2_Goertzel|reg.result[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][16]~feeder_combout\ = \INST2_Goertzel|reg.VA\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(16),
	combout => \INST2_Goertzel|reg.result[0][16]~feeder_combout\);

-- Location: FF_X35_Y11_N3
\INST2_Goertzel|reg.result[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][16]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][16]~q\);

-- Location: LCCOMB_X32_Y12_N6
\INST2_Goertzel|r_Real[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[16]~59_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\ $ (\INST2_Goertzel|reg.result[0][16]~q\ $ (\INST2_Goertzel|r_Real[15]~58\)))) # (GND)
-- \INST2_Goertzel|r_Real[16]~60\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\ & (\INST2_Goertzel|reg.result[0][16]~q\ & !\INST2_Goertzel|r_Real[15]~58\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\ & 
-- ((\INST2_Goertzel|reg.result[0][16]~q\) # (!\INST2_Goertzel|r_Real[15]~58\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	datab => \INST2_Goertzel|reg.result[0][16]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[15]~58\,
	combout => \INST2_Goertzel|r_Real[16]~59_combout\,
	cout => \INST2_Goertzel|r_Real[16]~60\);

-- Location: FF_X32_Y12_N7
\INST2_Goertzel|r_Real[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(16));

-- Location: LCCOMB_X33_Y12_N4
\INST2_Goertzel|Mult1|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\INST2_Goertzel|Mult1|auto_generated|op_1~25\)))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~25\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~27\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~25\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((!\INST2_Goertzel|Mult1|auto_generated|op_1~25\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~25\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~27\);

-- Location: FF_X33_Y10_N5
\INST2_Goertzel|reg.result[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(17),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][17]~q\);

-- Location: LCCOMB_X32_Y12_N8
\INST2_Goertzel|r_Real[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[17]~61_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((\INST2_Goertzel|reg.result[0][17]~q\ & (!\INST2_Goertzel|r_Real[16]~60\)) # (!\INST2_Goertzel|reg.result[0][17]~q\ & ((\INST2_Goertzel|r_Real[16]~60\) # 
-- (GND))))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((\INST2_Goertzel|reg.result[0][17]~q\ & (\INST2_Goertzel|r_Real[16]~60\ & VCC)) # (!\INST2_Goertzel|reg.result[0][17]~q\ & (!\INST2_Goertzel|r_Real[16]~60\))))
-- \INST2_Goertzel|r_Real[17]~62\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((!\INST2_Goertzel|r_Real[16]~60\) # (!\INST2_Goertzel|reg.result[0][17]~q\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\ & 
-- (!\INST2_Goertzel|reg.result[0][17]~q\ & !\INST2_Goertzel|r_Real[16]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	datab => \INST2_Goertzel|reg.result[0][17]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[16]~60\,
	combout => \INST2_Goertzel|r_Real[17]~61_combout\,
	cout => \INST2_Goertzel|r_Real[17]~62\);

-- Location: FF_X32_Y12_N9
\INST2_Goertzel|r_Real[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(17));

-- Location: LCCOMB_X35_Y12_N12
\INST2_Goertzel|Mult1|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\ = \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (VCC)
-- \INST2_Goertzel|Mult1|auto_generated|op_2~1\ = CARRY(\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~1\);

-- Location: LCCOMB_X33_Y12_N6
\INST2_Goertzel|Mult1|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \INST2_Goertzel|Mult1|auto_generated|op_1~29\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ & (\INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~27\)) # 
-- (!\INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ & ((\INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~27\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~29\);

-- Location: FF_X33_Y9_N27
\INST2_Goertzel|reg.result[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(18),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][18]~q\);

-- Location: LCCOMB_X32_Y12_N10
\INST2_Goertzel|r_Real[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[18]~63_combout\ = ((\INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\ $ (\INST2_Goertzel|reg.result[0][18]~q\ $ (\INST2_Goertzel|r_Real[17]~62\)))) # (GND)
-- \INST2_Goertzel|r_Real[18]~64\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\ & (\INST2_Goertzel|reg.result[0][18]~q\ & !\INST2_Goertzel|r_Real[17]~62\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\ & 
-- ((\INST2_Goertzel|reg.result[0][18]~q\) # (!\INST2_Goertzel|r_Real[17]~62\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	datab => \INST2_Goertzel|reg.result[0][18]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[17]~62\,
	combout => \INST2_Goertzel|r_Real[18]~63_combout\,
	cout => \INST2_Goertzel|r_Real[18]~64\);

-- Location: FF_X32_Y12_N11
\INST2_Goertzel|r_Real[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(18));

-- Location: FF_X35_Y10_N7
\INST2_Goertzel|reg.result[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(19),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][19]~q\);

-- Location: LCCOMB_X35_Y12_N14
\INST2_Goertzel|Mult1|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\INST2_Goertzel|Mult1|auto_generated|op_2~1\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_2~1\) # (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~3\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~1\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~1\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X33_Y12_N8
\INST2_Goertzel|Mult1|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~29\ & VCC)) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~29\))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~31\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~29\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X32_Y12_N12
\INST2_Goertzel|r_Real[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[19]~65_combout\ = (\INST2_Goertzel|reg.result[0][19]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ & (!\INST2_Goertzel|r_Real[18]~64\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ & 
-- (\INST2_Goertzel|r_Real[18]~64\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][19]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ & ((\INST2_Goertzel|r_Real[18]~64\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ & 
-- (!\INST2_Goertzel|r_Real[18]~64\))))
-- \INST2_Goertzel|r_Real[19]~66\ = CARRY((\INST2_Goertzel|reg.result[0][19]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\ & !\INST2_Goertzel|r_Real[18]~64\)) # (!\INST2_Goertzel|reg.result[0][19]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\) # (!\INST2_Goertzel|r_Real[18]~64\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][19]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[18]~64\,
	combout => \INST2_Goertzel|r_Real[19]~65_combout\,
	cout => \INST2_Goertzel|r_Real[19]~66\);

-- Location: FF_X32_Y12_N13
\INST2_Goertzel|r_Real[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(19));

-- Location: LCCOMB_X35_Y10_N8
\INST2_Goertzel|reg.result[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][20]~feeder_combout\ = \INST2_Goertzel|reg.VA\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(20),
	combout => \INST2_Goertzel|reg.result[0][20]~feeder_combout\);

-- Location: FF_X35_Y10_N9
\INST2_Goertzel|reg.result[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][20]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][20]~q\);

-- Location: LCCOMB_X35_Y12_N16
\INST2_Goertzel|Mult1|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & (\INST2_Goertzel|Mult1|auto_generated|op_2~3\ $ (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_2~3\ & VCC))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~5\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\INST2_Goertzel|Mult1|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~3\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X33_Y12_N10
\INST2_Goertzel|Mult1|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\ & ((GND) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~31\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\ & 
-- (\INST2_Goertzel|Mult1|auto_generated|op_1~31\ $ (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~33\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~31\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X32_Y12_N14
\INST2_Goertzel|r_Real[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[20]~67_combout\ = ((\INST2_Goertzel|reg.result[0][20]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\ $ (\INST2_Goertzel|r_Real[19]~66\)))) # (GND)
-- \INST2_Goertzel|r_Real[20]~68\ = CARRY((\INST2_Goertzel|reg.result[0][20]~q\ & ((!\INST2_Goertzel|r_Real[19]~66\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\))) # (!\INST2_Goertzel|reg.result[0][20]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\ & !\INST2_Goertzel|r_Real[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][20]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[19]~66\,
	combout => \INST2_Goertzel|r_Real[20]~67_combout\,
	cout => \INST2_Goertzel|r_Real[20]~68\);

-- Location: FF_X32_Y12_N15
\INST2_Goertzel|r_Real[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(20));

-- Location: LCCOMB_X32_Y12_N28
\INST2_Goertzel|reg.result[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][21]~feeder_combout\ = \INST2_Goertzel|reg.VA\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(21),
	combout => \INST2_Goertzel|reg.result[0][21]~feeder_combout\);

-- Location: FF_X32_Y12_N29
\INST2_Goertzel|reg.result[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][21]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][21]~q\);

-- Location: LCCOMB_X35_Y12_N18
\INST2_Goertzel|Mult1|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\INST2_Goertzel|Mult1|auto_generated|op_2~5\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_2~5\) # (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~7\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~5\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~5\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X33_Y12_N12
\INST2_Goertzel|Mult1|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~33\ & VCC)) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~33\))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~35\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~33\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X32_Y12_N16
\INST2_Goertzel|r_Real[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[21]~69_combout\ = (\INST2_Goertzel|reg.result[0][21]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ & (!\INST2_Goertzel|r_Real[20]~68\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ & 
-- (\INST2_Goertzel|r_Real[20]~68\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][21]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ & ((\INST2_Goertzel|r_Real[20]~68\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ & 
-- (!\INST2_Goertzel|r_Real[20]~68\))))
-- \INST2_Goertzel|r_Real[21]~70\ = CARRY((\INST2_Goertzel|reg.result[0][21]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\ & !\INST2_Goertzel|r_Real[20]~68\)) # (!\INST2_Goertzel|reg.result[0][21]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\) # (!\INST2_Goertzel|r_Real[20]~68\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][21]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[20]~68\,
	combout => \INST2_Goertzel|r_Real[21]~69_combout\,
	cout => \INST2_Goertzel|r_Real[21]~70\);

-- Location: FF_X32_Y12_N17
\INST2_Goertzel|r_Real[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(21));

-- Location: FF_X33_Y9_N17
\INST2_Goertzel|reg.result[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(22),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][22]~q\);

-- Location: LCCOMB_X35_Y12_N20
\INST2_Goertzel|Mult1|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & (\INST2_Goertzel|Mult1|auto_generated|op_2~7\ $ (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_2~7\ & VCC))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~9\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & !\INST2_Goertzel|Mult1|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~7\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X33_Y12_N14
\INST2_Goertzel|Mult1|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\ & ((GND) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~35\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\ & 
-- (\INST2_Goertzel|Mult1|auto_generated|op_1~35\ $ (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~37\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~35\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X32_Y12_N18
\INST2_Goertzel|r_Real[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[22]~71_combout\ = ((\INST2_Goertzel|reg.result[0][22]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\ $ (\INST2_Goertzel|r_Real[21]~70\)))) # (GND)
-- \INST2_Goertzel|r_Real[22]~72\ = CARRY((\INST2_Goertzel|reg.result[0][22]~q\ & ((!\INST2_Goertzel|r_Real[21]~70\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\))) # (!\INST2_Goertzel|reg.result[0][22]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\ & !\INST2_Goertzel|r_Real[21]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][22]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[21]~70\,
	combout => \INST2_Goertzel|r_Real[22]~71_combout\,
	cout => \INST2_Goertzel|r_Real[22]~72\);

-- Location: FF_X32_Y12_N19
\INST2_Goertzel|r_Real[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(22));

-- Location: LCCOMB_X32_Y12_N30
\INST2_Goertzel|reg.result[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][23]~feeder_combout\ = \INST2_Goertzel|reg.VA\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(23),
	combout => \INST2_Goertzel|reg.result[0][23]~feeder_combout\);

-- Location: FF_X32_Y12_N31
\INST2_Goertzel|reg.result[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][23]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][23]~q\);

-- Location: LCCOMB_X35_Y12_N22
\INST2_Goertzel|Mult1|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\INST2_Goertzel|Mult1|auto_generated|op_2~9\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_2~9\) # (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~11\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~9\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~9\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X33_Y12_N16
\INST2_Goertzel|Mult1|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~37\ & VCC)) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~37\))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~39\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~37\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X32_Y12_N20
\INST2_Goertzel|r_Real[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[23]~73_combout\ = (\INST2_Goertzel|reg.result[0][23]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ & (!\INST2_Goertzel|r_Real[22]~72\)) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ & 
-- (\INST2_Goertzel|r_Real[22]~72\ & VCC)))) # (!\INST2_Goertzel|reg.result[0][23]~q\ & ((\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ & ((\INST2_Goertzel|r_Real[22]~72\) # (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ & 
-- (!\INST2_Goertzel|r_Real[22]~72\))))
-- \INST2_Goertzel|r_Real[23]~74\ = CARRY((\INST2_Goertzel|reg.result[0][23]~q\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\ & !\INST2_Goertzel|r_Real[22]~72\)) # (!\INST2_Goertzel|reg.result[0][23]~q\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\) # (!\INST2_Goertzel|r_Real[22]~72\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][23]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[22]~72\,
	combout => \INST2_Goertzel|r_Real[23]~73_combout\,
	cout => \INST2_Goertzel|r_Real[23]~74\);

-- Location: FF_X32_Y12_N21
\INST2_Goertzel|r_Real[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(23));

-- Location: LCCOMB_X33_Y9_N30
\INST2_Goertzel|reg.result[0][24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][24]~feeder_combout\ = \INST2_Goertzel|reg.VA\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(24),
	combout => \INST2_Goertzel|reg.result[0][24]~feeder_combout\);

-- Location: FF_X33_Y9_N31
\INST2_Goertzel|reg.result[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][24]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][24]~q\);

-- Location: LCCOMB_X35_Y12_N24
\INST2_Goertzel|Mult1|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & (\INST2_Goertzel|Mult1|auto_generated|op_2~11\ $ (GND))) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_2~11\ & VCC))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~13\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\INST2_Goertzel|Mult1|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~11\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X33_Y12_N18
\INST2_Goertzel|Mult1|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\ & ((GND) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~39\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\ & 
-- (\INST2_Goertzel|Mult1|auto_generated|op_1~39\ $ (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~41\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~39\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X32_Y12_N22
\INST2_Goertzel|r_Real[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[24]~75_combout\ = ((\INST2_Goertzel|reg.result[0][24]~q\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\ $ (\INST2_Goertzel|r_Real[23]~74\)))) # (GND)
-- \INST2_Goertzel|r_Real[24]~76\ = CARRY((\INST2_Goertzel|reg.result[0][24]~q\ & ((!\INST2_Goertzel|r_Real[23]~74\) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\))) # (!\INST2_Goertzel|reg.result[0][24]~q\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\ & !\INST2_Goertzel|r_Real[23]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|reg.result[0][24]~q\,
	datab => \INST2_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[23]~74\,
	combout => \INST2_Goertzel|r_Real[24]~75_combout\,
	cout => \INST2_Goertzel|r_Real[24]~76\);

-- Location: FF_X32_Y12_N23
\INST2_Goertzel|r_Real[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(24));

-- Location: LCCOMB_X35_Y12_N26
\INST2_Goertzel|Mult1|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\ = (\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\INST2_Goertzel|Mult1|auto_generated|op_2~13\)) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- ((\INST2_Goertzel|Mult1|auto_generated|op_2~13\) # (GND)))
-- \INST2_Goertzel|Mult1|auto_generated|op_2~15\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~13\) # (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~13\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X33_Y12_N20
\INST2_Goertzel|Mult1|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\ & (\INST2_Goertzel|Mult1|auto_generated|op_1~41\ & VCC)) # (!\INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\ & 
-- (!\INST2_Goertzel|Mult1|auto_generated|op_1~41\))
-- \INST2_Goertzel|Mult1|auto_generated|op_1~43\ = CARRY((!\INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\ & !\INST2_Goertzel|Mult1|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~41\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	cout => \INST2_Goertzel|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X33_Y9_N24
\INST2_Goertzel|reg.result[0][25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|reg.result[0][25]~feeder_combout\ = \INST2_Goertzel|reg.VA\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|reg.VA\(25),
	combout => \INST2_Goertzel|reg.result[0][25]~feeder_combout\);

-- Location: FF_X33_Y9_N25
\INST2_Goertzel|reg.result[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|reg.result[0][25]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][25]~q\);

-- Location: LCCOMB_X32_Y12_N24
\INST2_Goertzel|r_Real[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[25]~77_combout\ = (\INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((\INST2_Goertzel|reg.result[0][25]~q\ & (!\INST2_Goertzel|r_Real[24]~76\)) # (!\INST2_Goertzel|reg.result[0][25]~q\ & ((\INST2_Goertzel|r_Real[24]~76\) # 
-- (GND))))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((\INST2_Goertzel|reg.result[0][25]~q\ & (\INST2_Goertzel|r_Real[24]~76\ & VCC)) # (!\INST2_Goertzel|reg.result[0][25]~q\ & (!\INST2_Goertzel|r_Real[24]~76\))))
-- \INST2_Goertzel|r_Real[25]~78\ = CARRY((\INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((!\INST2_Goertzel|r_Real[24]~76\) # (!\INST2_Goertzel|reg.result[0][25]~q\))) # (!\INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\ & 
-- (!\INST2_Goertzel|reg.result[0][25]~q\ & !\INST2_Goertzel|r_Real[24]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	datab => \INST2_Goertzel|reg.result[0][25]~q\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Real[24]~76\,
	combout => \INST2_Goertzel|r_Real[25]~77_combout\,
	cout => \INST2_Goertzel|r_Real[25]~78\);

-- Location: FF_X32_Y12_N25
\INST2_Goertzel|r_Real[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(25));

-- Location: FF_X32_Y10_N19
\INST2_Goertzel|reg.result[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST2_Goertzel|reg.VA\(26),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|reg.result[0][26]~q\);

-- Location: LCCOMB_X35_Y12_N28
\INST2_Goertzel|Mult1|auto_generated|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_2~16_combout\ = \INST2_Goertzel|Mult1|auto_generated|op_2~15\ $ (!\INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_2~15\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X33_Y12_N22
\INST2_Goertzel|Mult1|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult1|auto_generated|op_1~44_combout\ = \INST2_Goertzel|Mult1|auto_generated|op_1~43\ $ (\INST2_Goertzel|Mult1|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult1|auto_generated|op_2~16_combout\,
	cin => \INST2_Goertzel|Mult1|auto_generated|op_1~43\,
	combout => \INST2_Goertzel|Mult1|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X32_Y12_N26
\INST2_Goertzel|r_Real[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Real[26]~79_combout\ = \INST2_Goertzel|reg.result[0][26]~q\ $ (\INST2_Goertzel|r_Real[25]~78\ $ (\INST2_Goertzel|Mult1|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|reg.result[0][26]~q\,
	datad => \INST2_Goertzel|Mult1|auto_generated|op_1~44_combout\,
	cin => \INST2_Goertzel|r_Real[25]~78\,
	combout => \INST2_Goertzel|r_Real[26]~79_combout\);

-- Location: FF_X32_Y12_N27
\INST2_Goertzel|r_Real[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Real[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Real\(26));

-- Location: IOIBUF_X21_Y29_N8
\i_ADC3[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(3),
	o => \i_ADC3[3]~input_o\);

-- Location: FF_X20_Y17_N13
\INST3_sampler|r_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[3]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(3));

-- Location: LCCOMB_X19_Y15_N12
\INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y15_N13
\INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y17_N0
\INST3_Goertzel|Selector111~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector111~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(0))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(0),
	datad => \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector111~0_combout\);

-- Location: FF_X21_Y17_N1
\INST3_Goertzel|reg.VA_prev2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector111~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(0));

-- Location: IOIBUF_X26_Y29_N15
\i_ADC3[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(0),
	o => \i_ADC3[0]~input_o\);

-- Location: FF_X20_Y17_N7
\INST3_sampler|r_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[0]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(0));

-- Location: LCCOMB_X17_Y15_N28
\INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector55~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\);

-- Location: FF_X17_Y15_N29
\INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\);

-- Location: IOIBUF_X23_Y29_N15
\i_ADC3[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(2),
	o => \i_ADC3[2]~input_o\);

-- Location: FF_X20_Y17_N11
\INST3_sampler|r_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[2]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(2));

-- Location: LCCOMB_X19_Y15_N10
\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST3_Goertzel|Selector52~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y15_N11
\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y15_N28
\INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector51~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y15_N29
\INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y15_N14
\INST3_Goertzel|Selector105~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector105~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA_prev2\(6) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST3_Goertzel|reg.VA_prev2\(6) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(6),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector105~0_combout\);

-- Location: FF_X19_Y15_N15
\INST3_Goertzel|reg.VA_prev2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector105~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(6));

-- Location: IOIBUF_X26_Y29_N8
\i_ADC3[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(11),
	o => \i_ADC3[11]~input_o\);

-- Location: LCCOMB_X20_Y17_N4
\INST3_sampler|r_DATA[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_sampler|r_DATA[11]~feeder_combout\ = \i_ADC3[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_ADC3[11]~input_o\,
	combout => \INST3_sampler|r_DATA[11]~feeder_combout\);

-- Location: FF_X20_Y17_N5
\INST3_sampler|r_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_sampler|r_DATA[11]~feeder_combout\,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(11));

-- Location: LCCOMB_X19_Y18_N28
\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector50~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y18_N29
\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N22
\INST3_Goertzel|Selector104~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector104~0_combout\ = (\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(7))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(7),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector104~0_combout\);

-- Location: FF_X19_Y18_N23
\INST3_Goertzel|reg.VA_prev2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector104~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(7));

-- Location: FF_X20_Y18_N31
\INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y18_N24
\INST3_Goertzel|Selector103~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector103~0_combout\ = (\INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(8) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(8) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(8),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector103~0_combout\);

-- Location: FF_X20_Y18_N25
\INST3_Goertzel|reg.VA_prev2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector103~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(8));

-- Location: IOIBUF_X21_Y29_N29
\i_ADC3[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(8),
	o => \i_ADC3[8]~input_o\);

-- Location: FF_X20_Y17_N23
\INST3_sampler|r_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[8]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(8));

-- Location: FF_X20_Y18_N13
\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector48~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y18_N6
\INST3_Goertzel|Selector102~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector102~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(9)) # ((\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & \INST1_Goertzel|reg.state.CALCULATE~q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(9),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector102~0_combout\);

-- Location: FF_X20_Y18_N7
\INST3_Goertzel|reg.VA_prev2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector102~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(9));

-- Location: IOIBUF_X21_Y29_N15
\i_ADC3[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(9),
	o => \i_ADC3[9]~input_o\);

-- Location: FF_X20_Y17_N25
\INST3_sampler|r_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[9]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(9));

-- Location: IOIBUF_X23_Y29_N1
\i_ADC3[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(10),
	o => \i_ADC3[10]~input_o\);

-- Location: FF_X20_Y17_N27
\INST3_sampler|r_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[10]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(10));

-- Location: FF_X22_Y16_N11
\INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y16_N20
\INST3_Goertzel|Selector89~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector89~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(22))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(22),
	datad => \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector89~0_combout\);

-- Location: FF_X22_Y16_N21
\INST3_Goertzel|reg.VA_prev2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector89~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(22));

-- Location: FF_X19_Y15_N23
\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y16_N30
\INST3_Goertzel|Selector88~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector88~0_combout\ = (\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(23))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(23),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector88~0_combout\);

-- Location: FF_X21_Y16_N31
\INST3_Goertzel|reg.VA_prev2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector88~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(23));

-- Location: FF_X19_Y15_N1
\INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y15_N6
\INST3_Goertzel|Selector87~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector87~0_combout\ = (\INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(24) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(24) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(24),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector87~0_combout\);

-- Location: FF_X19_Y15_N7
\INST3_Goertzel|reg.VA_prev2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(24));

-- Location: FF_X22_Y16_N25
\INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y16_N6
\INST3_Goertzel|Selector86~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector86~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(25))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(25),
	datad => \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector86~0_combout\);

-- Location: FF_X22_Y16_N7
\INST3_Goertzel|reg.VA_prev2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector86~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(25));

-- Location: FF_X22_Y16_N31
\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y16_N28
\INST3_Goertzel|Selector85~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector85~0_combout\ = (\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(26))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(26),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector85~0_combout\);

-- Location: FF_X22_Y16_N29
\INST3_Goertzel|reg.VA_prev2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector85~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(26));

-- Location: DSPMULT_X18_Y16_N0
\INST3_Goertzel|Mult0|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y16_N2
\INST3_Goertzel|Mult0|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y16_N4
\INST3_Goertzel|Mult0|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ = \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\ $ (VCC)
-- \INST3_Goertzel|Mult0|auto_generated|op_2~1\ = CARRY(\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X17_Y16_N6
\INST3_Goertzel|Mult0|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & (!\INST3_Goertzel|Mult0|auto_generated|op_2~1\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST3_Goertzel|Mult0|auto_generated|op_2~1\) # (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~3\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~1\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~1\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X17_Y16_N8
\INST3_Goertzel|Mult0|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & (\INST3_Goertzel|Mult0|auto_generated|op_2~3\ $ (GND))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_2~3\ & VCC))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~5\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\ & !\INST3_Goertzel|Mult0|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~3\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X17_Y16_N10
\INST3_Goertzel|Mult0|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & (!\INST3_Goertzel|Mult0|auto_generated|op_2~5\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST3_Goertzel|Mult0|auto_generated|op_2~5\) # (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~7\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~5\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~5\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X17_Y16_N12
\INST3_Goertzel|Mult0|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\INST3_Goertzel|Mult0|auto_generated|op_2~7\ $ (GND))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_2~7\ & VCC))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~9\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\INST3_Goertzel|Mult0|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~7\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X17_Y16_N14
\INST3_Goertzel|Mult0|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & (!\INST3_Goertzel|Mult0|auto_generated|op_2~9\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST3_Goertzel|Mult0|auto_generated|op_2~9\) # (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~11\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~9\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~9\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X17_Y16_N16
\INST3_Goertzel|Mult0|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\INST3_Goertzel|Mult0|auto_generated|op_2~11\ $ (GND))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_2~11\ & VCC))
-- \INST3_Goertzel|Mult0|auto_generated|op_2~13\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\INST3_Goertzel|Mult0|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~11\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X17_Y16_N18
\INST3_Goertzel|Mult0|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_2~14_combout\ = \INST3_Goertzel|Mult0|auto_generated|op_2~13\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_2~13\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_2~14_combout\);

-- Location: LCCOMB_X17_Y15_N14
\INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector46~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1feeder_combout\);

-- Location: FF_X17_Y15_N15
\INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X17_Y15_N4
\INST3_Goertzel|Selector100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector100~0_combout\ = (\INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(11) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(11),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector100~0_combout\);

-- Location: FF_X17_Y15_N5
\INST3_Goertzel|reg.VA_prev2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector100~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(11));

-- Location: LCCOMB_X17_Y15_N20
\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector45~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1feeder_combout\);

-- Location: FF_X17_Y15_N21
\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X17_Y15_N30
\INST3_Goertzel|Selector99~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector99~0_combout\ = (\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(12) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(12),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector99~0_combout\);

-- Location: FF_X17_Y15_N31
\INST3_Goertzel|reg.VA_prev2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector99~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(12));

-- Location: LCCOMB_X19_Y15_N26
\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector43~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y15_N27
\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N6
\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector42~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y18_N7
\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N0
\INST3_Goertzel|Selector96~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector96~0_combout\ = (\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(15))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(15),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector96~0_combout\);

-- Location: FF_X19_Y18_N1
\INST3_Goertzel|reg.VA_prev2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector96~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(15));

-- Location: FF_X19_Y18_N21
\INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N26
\INST3_Goertzel|Selector95~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector95~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(16))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(16),
	datad => \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector95~0_combout\);

-- Location: FF_X19_Y18_N27
\INST3_Goertzel|reg.VA_prev2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector95~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(16));

-- Location: LCCOMB_X22_Y16_N22
\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector40~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1feeder_combout\);

-- Location: FF_X22_Y16_N23
\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\);

-- Location: DSPMULT_X18_Y17_N0
\INST3_Goertzel|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y17_N2
\INST3_Goertzel|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y17_N10
\INST3_Goertzel|Mult0|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~1\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\ & \INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y17_N12
\INST3_Goertzel|Mult0|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~1\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~1\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~3\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~1\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~1\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~1\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y17_N14
\INST3_Goertzel|Mult0|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~5\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~3\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~3\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y17_N16
\INST3_Goertzel|Mult0|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~5\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~5\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~7\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~5\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~5\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~5\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y17_N18
\INST3_Goertzel|Mult0|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~9\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~7\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~7\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y17_N20
\INST3_Goertzel|Mult0|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~9\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~9\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~11\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~9\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~9\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~9\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y17_N22
\INST3_Goertzel|Mult0|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~13\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~11\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~11\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y17_N24
\INST3_Goertzel|Mult0|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~13\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~13\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~15\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~13\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~13\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~13\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y17_N26
\INST3_Goertzel|Mult0|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~17\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~15\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~15\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y17_N28
\INST3_Goertzel|Mult0|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~17\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~17\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~19\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~17\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~17\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~17\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y17_N30
\INST3_Goertzel|Mult0|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~21\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~19\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~19\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y16_N0
\INST3_Goertzel|Mult0|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~21\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~21\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~23\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~21\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~21\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~21\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y16_N2
\INST3_Goertzel|Mult0|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~25\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~23\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~23\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y16_N4
\INST3_Goertzel|Mult0|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ = (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~25\)))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~25\)) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\INST3_Goertzel|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~27\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~25\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((!\INST3_Goertzel|Mult0|auto_generated|op_1~25\) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~25\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~27\);

-- Location: IOIBUF_X21_Y29_N1
\i_ADC3[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(7),
	o => \i_ADC3[7]~input_o\);

-- Location: FF_X20_Y17_N21
\INST3_sampler|r_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[7]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(7));

-- Location: IOIBUF_X23_Y29_N8
\i_ADC3[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(6),
	o => \i_ADC3[6]~input_o\);

-- Location: FF_X20_Y17_N19
\INST3_sampler|r_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[6]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(6));

-- Location: IOIBUF_X0_Y21_N8
\i_ADC3[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(5),
	o => \i_ADC3[5]~input_o\);

-- Location: FF_X20_Y17_N17
\INST3_sampler|r_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[5]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(5));

-- Location: IOIBUF_X0_Y21_N1
\i_ADC3[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(4),
	o => \i_ADC3[4]~input_o\);

-- Location: FF_X20_Y17_N15
\INST3_sampler|r_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[4]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(4));

-- Location: IOIBUF_X0_Y13_N1
\i_ADC3[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_ADC3(1),
	o => \i_ADC3[1]~input_o\);

-- Location: FF_X20_Y17_N9
\INST3_sampler|r_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \i_ADC3[1]~input_o\,
	sload => VCC,
	ena => \r_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_sampler|r_DATA\(1));

-- Location: LCCOMB_X20_Y17_N6
\INST3_Goertzel|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~0_combout\ = (\INST3_sampler|r_DATA\(0) & (\INST3_Goertzel|Mult0|auto_generated|w257w\(14) $ (VCC))) # (!\INST3_sampler|r_DATA\(0) & (\INST3_Goertzel|Mult0|auto_generated|w257w\(14) & VCC))
-- \INST3_Goertzel|Add0~1\ = CARRY((\INST3_sampler|r_DATA\(0) & \INST3_Goertzel|Mult0|auto_generated|w257w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(0),
	datab => \INST3_Goertzel|Mult0|auto_generated|w257w\(14),
	datad => VCC,
	combout => \INST3_Goertzel|Add0~0_combout\,
	cout => \INST3_Goertzel|Add0~1\);

-- Location: LCCOMB_X20_Y17_N8
\INST3_Goertzel|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~2_combout\ = (\INST3_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST3_sampler|r_DATA\(1) & (\INST3_Goertzel|Add0~1\ & VCC)) # (!\INST3_sampler|r_DATA\(1) & (!\INST3_Goertzel|Add0~1\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|w257w\(15) & ((\INST3_sampler|r_DATA\(1) & (!\INST3_Goertzel|Add0~1\)) # (!\INST3_sampler|r_DATA\(1) & ((\INST3_Goertzel|Add0~1\) # (GND)))))
-- \INST3_Goertzel|Add0~3\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|w257w\(15) & (!\INST3_sampler|r_DATA\(1) & !\INST3_Goertzel|Add0~1\)) # (!\INST3_Goertzel|Mult0|auto_generated|w257w\(15) & ((!\INST3_Goertzel|Add0~1\) # (!\INST3_sampler|r_DATA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|w257w\(15),
	datab => \INST3_sampler|r_DATA\(1),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~1\,
	combout => \INST3_Goertzel|Add0~2_combout\,
	cout => \INST3_Goertzel|Add0~3\);

-- Location: LCCOMB_X20_Y17_N10
\INST3_Goertzel|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~4_combout\ = ((\INST3_sampler|r_DATA\(2) $ (\INST3_Goertzel|Mult0|auto_generated|w257w\(16) $ (!\INST3_Goertzel|Add0~3\)))) # (GND)
-- \INST3_Goertzel|Add0~5\ = CARRY((\INST3_sampler|r_DATA\(2) & ((\INST3_Goertzel|Mult0|auto_generated|w257w\(16)) # (!\INST3_Goertzel|Add0~3\))) # (!\INST3_sampler|r_DATA\(2) & (\INST3_Goertzel|Mult0|auto_generated|w257w\(16) & !\INST3_Goertzel|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(2),
	datab => \INST3_Goertzel|Mult0|auto_generated|w257w\(16),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~3\,
	combout => \INST3_Goertzel|Add0~4_combout\,
	cout => \INST3_Goertzel|Add0~5\);

-- Location: LCCOMB_X20_Y17_N12
\INST3_Goertzel|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~6_combout\ = (\INST3_sampler|r_DATA\(3) & ((\INST3_Goertzel|Mult0|auto_generated|w257w\(17) & (\INST3_Goertzel|Add0~5\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|w257w\(17) & (!\INST3_Goertzel|Add0~5\)))) # 
-- (!\INST3_sampler|r_DATA\(3) & ((\INST3_Goertzel|Mult0|auto_generated|w257w\(17) & (!\INST3_Goertzel|Add0~5\)) # (!\INST3_Goertzel|Mult0|auto_generated|w257w\(17) & ((\INST3_Goertzel|Add0~5\) # (GND)))))
-- \INST3_Goertzel|Add0~7\ = CARRY((\INST3_sampler|r_DATA\(3) & (!\INST3_Goertzel|Mult0|auto_generated|w257w\(17) & !\INST3_Goertzel|Add0~5\)) # (!\INST3_sampler|r_DATA\(3) & ((!\INST3_Goertzel|Add0~5\) # (!\INST3_Goertzel|Mult0|auto_generated|w257w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(3),
	datab => \INST3_Goertzel|Mult0|auto_generated|w257w\(17),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~5\,
	combout => \INST3_Goertzel|Add0~6_combout\,
	cout => \INST3_Goertzel|Add0~7\);

-- Location: LCCOMB_X20_Y17_N14
\INST3_Goertzel|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~8_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\ $ (\INST3_sampler|r_DATA\(4) $ (!\INST3_Goertzel|Add0~7\)))) # (GND)
-- \INST3_Goertzel|Add0~9\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\ & ((\INST3_sampler|r_DATA\(4)) # (!\INST3_Goertzel|Add0~7\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\ & (\INST3_sampler|r_DATA\(4) & 
-- !\INST3_Goertzel|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~0_combout\,
	datab => \INST3_sampler|r_DATA\(4),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~7\,
	combout => \INST3_Goertzel|Add0~8_combout\,
	cout => \INST3_Goertzel|Add0~9\);

-- Location: LCCOMB_X20_Y17_N16
\INST3_Goertzel|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~10_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((\INST3_sampler|r_DATA\(5) & (\INST3_Goertzel|Add0~9\ & VCC)) # (!\INST3_sampler|r_DATA\(5) & (!\INST3_Goertzel|Add0~9\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((\INST3_sampler|r_DATA\(5) & (!\INST3_Goertzel|Add0~9\)) # (!\INST3_sampler|r_DATA\(5) & ((\INST3_Goertzel|Add0~9\) # (GND)))))
-- \INST3_Goertzel|Add0~11\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ & (!\INST3_sampler|r_DATA\(5) & !\INST3_Goertzel|Add0~9\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\ & ((!\INST3_Goertzel|Add0~9\) # 
-- (!\INST3_sampler|r_DATA\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~2_combout\,
	datab => \INST3_sampler|r_DATA\(5),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~9\,
	combout => \INST3_Goertzel|Add0~10_combout\,
	cout => \INST3_Goertzel|Add0~11\);

-- Location: LCCOMB_X20_Y17_N18
\INST3_Goertzel|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~12_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\ $ (\INST3_sampler|r_DATA\(6) $ (!\INST3_Goertzel|Add0~11\)))) # (GND)
-- \INST3_Goertzel|Add0~13\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\ & ((\INST3_sampler|r_DATA\(6)) # (!\INST3_Goertzel|Add0~11\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\ & (\INST3_sampler|r_DATA\(6) & 
-- !\INST3_Goertzel|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~4_combout\,
	datab => \INST3_sampler|r_DATA\(6),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~11\,
	combout => \INST3_Goertzel|Add0~12_combout\,
	cout => \INST3_Goertzel|Add0~13\);

-- Location: LCCOMB_X20_Y17_N20
\INST3_Goertzel|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~14_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((\INST3_sampler|r_DATA\(7) & (\INST3_Goertzel|Add0~13\ & VCC)) # (!\INST3_sampler|r_DATA\(7) & (!\INST3_Goertzel|Add0~13\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((\INST3_sampler|r_DATA\(7) & (!\INST3_Goertzel|Add0~13\)) # (!\INST3_sampler|r_DATA\(7) & ((\INST3_Goertzel|Add0~13\) # (GND)))))
-- \INST3_Goertzel|Add0~15\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ & (!\INST3_sampler|r_DATA\(7) & !\INST3_Goertzel|Add0~13\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\ & ((!\INST3_Goertzel|Add0~13\) # 
-- (!\INST3_sampler|r_DATA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~6_combout\,
	datab => \INST3_sampler|r_DATA\(7),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~13\,
	combout => \INST3_Goertzel|Add0~14_combout\,
	cout => \INST3_Goertzel|Add0~15\);

-- Location: LCCOMB_X20_Y17_N22
\INST3_Goertzel|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~16_combout\ = ((\INST3_sampler|r_DATA\(8) $ (\INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\ $ (!\INST3_Goertzel|Add0~15\)))) # (GND)
-- \INST3_Goertzel|Add0~17\ = CARRY((\INST3_sampler|r_DATA\(8) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\) # (!\INST3_Goertzel|Add0~15\))) # (!\INST3_sampler|r_DATA\(8) & (\INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\ & 
-- !\INST3_Goertzel|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(8),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~15\,
	combout => \INST3_Goertzel|Add0~16_combout\,
	cout => \INST3_Goertzel|Add0~17\);

-- Location: LCCOMB_X20_Y17_N24
\INST3_Goertzel|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~18_combout\ = (\INST3_sampler|r_DATA\(9) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (\INST3_Goertzel|Add0~17\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (!\INST3_Goertzel|Add0~17\)))) # 
-- (!\INST3_sampler|r_DATA\(9) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ & (!\INST3_Goertzel|Add0~17\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ & ((\INST3_Goertzel|Add0~17\) # (GND)))))
-- \INST3_Goertzel|Add0~19\ = CARRY((\INST3_sampler|r_DATA\(9) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\ & !\INST3_Goertzel|Add0~17\)) # (!\INST3_sampler|r_DATA\(9) & ((!\INST3_Goertzel|Add0~17\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(9),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~17\,
	combout => \INST3_Goertzel|Add0~18_combout\,
	cout => \INST3_Goertzel|Add0~19\);

-- Location: LCCOMB_X20_Y17_N26
\INST3_Goertzel|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~20_combout\ = ((\INST3_sampler|r_DATA\(10) $ (\INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\ $ (!\INST3_Goertzel|Add0~19\)))) # (GND)
-- \INST3_Goertzel|Add0~21\ = CARRY((\INST3_sampler|r_DATA\(10) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\) # (!\INST3_Goertzel|Add0~19\))) # (!\INST3_sampler|r_DATA\(10) & (\INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\ & 
-- !\INST3_Goertzel|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(10),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~19\,
	combout => \INST3_Goertzel|Add0~20_combout\,
	cout => \INST3_Goertzel|Add0~21\);

-- Location: LCCOMB_X20_Y17_N28
\INST3_Goertzel|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~22_combout\ = (\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (\INST3_Goertzel|Add0~21\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (!\INST3_Goertzel|Add0~21\)))) # 
-- (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ & (!\INST3_Goertzel|Add0~21\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ & ((\INST3_Goertzel|Add0~21\) # (GND)))))
-- \INST3_Goertzel|Add0~23\ = CARRY((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\ & !\INST3_Goertzel|Add0~21\)) # (!\INST3_sampler|r_DATA\(11) & ((!\INST3_Goertzel|Add0~21\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~21\,
	combout => \INST3_Goertzel|Add0~22_combout\,
	cout => \INST3_Goertzel|Add0~23\);

-- Location: LCCOMB_X20_Y17_N30
\INST3_Goertzel|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~24_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\ $ (\INST3_sampler|r_DATA\(11) $ (!\INST3_Goertzel|Add0~23\)))) # (GND)
-- \INST3_Goertzel|Add0~25\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\ & ((\INST3_sampler|r_DATA\(11)) # (!\INST3_Goertzel|Add0~23\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\ & (\INST3_sampler|r_DATA\(11) & 
-- !\INST3_Goertzel|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~16_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~23\,
	combout => \INST3_Goertzel|Add0~24_combout\,
	cout => \INST3_Goertzel|Add0~25\);

-- Location: LCCOMB_X20_Y16_N0
\INST3_Goertzel|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~26_combout\ = (\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ & (\INST3_Goertzel|Add0~25\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ & (!\INST3_Goertzel|Add0~25\)))) # 
-- (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ & (!\INST3_Goertzel|Add0~25\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ & ((\INST3_Goertzel|Add0~25\) # (GND)))))
-- \INST3_Goertzel|Add0~27\ = CARRY((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\ & !\INST3_Goertzel|Add0~25\)) # (!\INST3_sampler|r_DATA\(11) & ((!\INST3_Goertzel|Add0~25\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~25\,
	combout => \INST3_Goertzel|Add0~26_combout\,
	cout => \INST3_Goertzel|Add0~27\);

-- Location: LCCOMB_X20_Y16_N2
\INST3_Goertzel|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~28_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\ $ (\INST3_sampler|r_DATA\(11) $ (!\INST3_Goertzel|Add0~27\)))) # (GND)
-- \INST3_Goertzel|Add0~29\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\ & ((\INST3_sampler|r_DATA\(11)) # (!\INST3_Goertzel|Add0~27\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\ & (\INST3_sampler|r_DATA\(11) & 
-- !\INST3_Goertzel|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~20_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~27\,
	combout => \INST3_Goertzel|Add0~28_combout\,
	cout => \INST3_Goertzel|Add0~29\);

-- Location: LCCOMB_X20_Y16_N4
\INST3_Goertzel|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~30_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((\INST3_sampler|r_DATA\(11) & (\INST3_Goertzel|Add0~29\ & VCC)) # (!\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~29\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~29\)) # (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Add0~29\) # (GND)))))
-- \INST3_Goertzel|Add0~31\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ & (!\INST3_sampler|r_DATA\(11) & !\INST3_Goertzel|Add0~29\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\ & ((!\INST3_Goertzel|Add0~29\) # 
-- (!\INST3_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~22_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~29\,
	combout => \INST3_Goertzel|Add0~30_combout\,
	cout => \INST3_Goertzel|Add0~31\);

-- Location: LCCOMB_X20_Y16_N6
\INST3_Goertzel|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~32_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\ $ (\INST3_sampler|r_DATA\(11) $ (!\INST3_Goertzel|Add0~31\)))) # (GND)
-- \INST3_Goertzel|Add0~33\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\ & ((\INST3_sampler|r_DATA\(11)) # (!\INST3_Goertzel|Add0~31\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\ & (\INST3_sampler|r_DATA\(11) & 
-- !\INST3_Goertzel|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~24_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~31\,
	combout => \INST3_Goertzel|Add0~32_combout\,
	cout => \INST3_Goertzel|Add0~33\);

-- Location: LCCOMB_X20_Y16_N8
\INST3_Goertzel|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~34_combout\ = (\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (\INST3_Goertzel|Add0~33\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST3_Goertzel|Add0~33\)))) # 
-- (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ & (!\INST3_Goertzel|Add0~33\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ & ((\INST3_Goertzel|Add0~33\) # (GND)))))
-- \INST3_Goertzel|Add0~35\ = CARRY((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\ & !\INST3_Goertzel|Add0~33\)) # (!\INST3_sampler|r_DATA\(11) & ((!\INST3_Goertzel|Add0~33\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~33\,
	combout => \INST3_Goertzel|Add0~34_combout\,
	cout => \INST3_Goertzel|Add0~35\);

-- Location: LCCOMB_X22_Y16_N8
\INST3_Goertzel|Selector94~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector94~0_combout\ = (\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(17))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(17),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector94~0_combout\);

-- Location: FF_X22_Y16_N9
\INST3_Goertzel|reg.VA_prev2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector94~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(17));

-- Location: LCCOMB_X21_Y16_N28
\INST3_Goertzel|Selector97~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector97~0_combout\ = (\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(14))))) # 
-- (!\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(14),
	datad => \INST1_Goertzel|reg.state.CALCULATE~q\,
	combout => \INST3_Goertzel|Selector97~0_combout\);

-- Location: FF_X21_Y16_N29
\INST3_Goertzel|reg.VA_prev2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector97~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(14));

-- Location: FF_X17_Y15_N23
\INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector44~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X17_Y15_N12
\INST3_Goertzel|Selector98~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector98~0_combout\ = (\INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(13) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(13),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector98~0_combout\);

-- Location: FF_X17_Y15_N13
\INST3_Goertzel|reg.VA_prev2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector98~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(13));

-- Location: FF_X20_Y18_N11
\INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector47~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y18_N28
\INST3_Goertzel|Selector101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector101~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(10)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(10),
	datad => \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector101~0_combout\);

-- Location: FF_X20_Y18_N29
\INST3_Goertzel|reg.VA_prev2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector101~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(10));

-- Location: LCCOMB_X19_Y15_N24
\INST3_Goertzel|Selector106~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector106~0_combout\ = (\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(5) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(5) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(5),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector106~0_combout\);

-- Location: FF_X19_Y15_N25
\INST3_Goertzel|reg.VA_prev2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector106~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(5));

-- Location: LCCOMB_X19_Y18_N14
\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST3_Goertzel|Selector53~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y18_N15
\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y17_N4
\INST3_Goertzel|Selector107~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector107~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(4))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(4),
	datad => \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector107~0_combout\);

-- Location: FF_X21_Y17_N5
\INST3_Goertzel|reg.VA_prev2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector107~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(4));

-- Location: LCCOMB_X21_Y17_N2
\INST3_Goertzel|Selector108~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector108~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(3))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(3),
	datad => \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector108~0_combout\);

-- Location: FF_X21_Y17_N3
\INST3_Goertzel|reg.VA_prev2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector108~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(3));

-- Location: LCCOMB_X17_Y15_N18
\INST3_Goertzel|Selector109~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector109~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(2)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(2),
	datad => \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector109~0_combout\);

-- Location: FF_X17_Y15_N19
\INST3_Goertzel|reg.VA_prev2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector109~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(2));

-- Location: LCCOMB_X20_Y18_N20
\INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector56~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\);

-- Location: FF_X20_Y18_N21
\INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y18_N22
\INST3_Goertzel|Selector110~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector110~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA_prev2\(1) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST3_Goertzel|reg.VA_prev2\(1) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(1),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector110~0_combout\);

-- Location: FF_X20_Y18_N23
\INST3_Goertzel|reg.VA_prev2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector110~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(1));

-- Location: LCCOMB_X21_Y17_N6
\INST3_Goertzel|reg.VA[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[0]~27_combout\ = (\INST3_Goertzel|reg.VA_prev2\(0) & (\INST3_Goertzel|Add0~0_combout\ $ (VCC))) # (!\INST3_Goertzel|reg.VA_prev2\(0) & ((\INST3_Goertzel|Add0~0_combout\) # (GND)))
-- \INST3_Goertzel|reg.VA[0]~28\ = CARRY((\INST3_Goertzel|Add0~0_combout\) # (!\INST3_Goertzel|reg.VA_prev2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(0),
	datab => \INST3_Goertzel|Add0~0_combout\,
	datad => VCC,
	combout => \INST3_Goertzel|reg.VA[0]~27_combout\,
	cout => \INST3_Goertzel|reg.VA[0]~28\);

-- Location: LCCOMB_X21_Y17_N8
\INST3_Goertzel|reg.VA[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[1]~29_combout\ = (\INST3_Goertzel|Add0~2_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(1) & (!\INST3_Goertzel|reg.VA[0]~28\)) # (!\INST3_Goertzel|reg.VA_prev2\(1) & (\INST3_Goertzel|reg.VA[0]~28\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~2_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(1) & ((\INST3_Goertzel|reg.VA[0]~28\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(1) & (!\INST3_Goertzel|reg.VA[0]~28\))))
-- \INST3_Goertzel|reg.VA[1]~30\ = CARRY((\INST3_Goertzel|Add0~2_combout\ & (\INST3_Goertzel|reg.VA_prev2\(1) & !\INST3_Goertzel|reg.VA[0]~28\)) # (!\INST3_Goertzel|Add0~2_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(1)) # (!\INST3_Goertzel|reg.VA[0]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~2_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(1),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[0]~28\,
	combout => \INST3_Goertzel|reg.VA[1]~29_combout\,
	cout => \INST3_Goertzel|reg.VA[1]~30\);

-- Location: LCCOMB_X21_Y17_N10
\INST3_Goertzel|reg.VA[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[2]~31_combout\ = ((\INST3_Goertzel|Add0~4_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(2) $ (\INST3_Goertzel|reg.VA[1]~30\)))) # (GND)
-- \INST3_Goertzel|reg.VA[2]~32\ = CARRY((\INST3_Goertzel|Add0~4_combout\ & ((!\INST3_Goertzel|reg.VA[1]~30\) # (!\INST3_Goertzel|reg.VA_prev2\(2)))) # (!\INST3_Goertzel|Add0~4_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(2) & !\INST3_Goertzel|reg.VA[1]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~4_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(2),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[1]~30\,
	combout => \INST3_Goertzel|reg.VA[2]~31_combout\,
	cout => \INST3_Goertzel|reg.VA[2]~32\);

-- Location: LCCOMB_X21_Y17_N12
\INST3_Goertzel|reg.VA[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[3]~33_combout\ = (\INST3_Goertzel|Add0~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(3) & (!\INST3_Goertzel|reg.VA[2]~32\)) # (!\INST3_Goertzel|reg.VA_prev2\(3) & (\INST3_Goertzel|reg.VA[2]~32\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(3) & ((\INST3_Goertzel|reg.VA[2]~32\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(3) & (!\INST3_Goertzel|reg.VA[2]~32\))))
-- \INST3_Goertzel|reg.VA[3]~34\ = CARRY((\INST3_Goertzel|Add0~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(3) & !\INST3_Goertzel|reg.VA[2]~32\)) # (!\INST3_Goertzel|Add0~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(3)) # (!\INST3_Goertzel|reg.VA[2]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~6_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(3),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[2]~32\,
	combout => \INST3_Goertzel|reg.VA[3]~33_combout\,
	cout => \INST3_Goertzel|reg.VA[3]~34\);

-- Location: LCCOMB_X21_Y17_N14
\INST3_Goertzel|reg.VA[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[4]~35_combout\ = ((\INST3_Goertzel|Add0~8_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(4) $ (\INST3_Goertzel|reg.VA[3]~34\)))) # (GND)
-- \INST3_Goertzel|reg.VA[4]~36\ = CARRY((\INST3_Goertzel|Add0~8_combout\ & ((!\INST3_Goertzel|reg.VA[3]~34\) # (!\INST3_Goertzel|reg.VA_prev2\(4)))) # (!\INST3_Goertzel|Add0~8_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(4) & !\INST3_Goertzel|reg.VA[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~8_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(4),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[3]~34\,
	combout => \INST3_Goertzel|reg.VA[4]~35_combout\,
	cout => \INST3_Goertzel|reg.VA[4]~36\);

-- Location: LCCOMB_X21_Y17_N16
\INST3_Goertzel|reg.VA[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[5]~37_combout\ = (\INST3_Goertzel|Add0~10_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(5) & (!\INST3_Goertzel|reg.VA[4]~36\)) # (!\INST3_Goertzel|reg.VA_prev2\(5) & (\INST3_Goertzel|reg.VA[4]~36\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~10_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(5) & ((\INST3_Goertzel|reg.VA[4]~36\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(5) & (!\INST3_Goertzel|reg.VA[4]~36\))))
-- \INST3_Goertzel|reg.VA[5]~38\ = CARRY((\INST3_Goertzel|Add0~10_combout\ & (\INST3_Goertzel|reg.VA_prev2\(5) & !\INST3_Goertzel|reg.VA[4]~36\)) # (!\INST3_Goertzel|Add0~10_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(5)) # (!\INST3_Goertzel|reg.VA[4]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~10_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(5),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[4]~36\,
	combout => \INST3_Goertzel|reg.VA[5]~37_combout\,
	cout => \INST3_Goertzel|reg.VA[5]~38\);

-- Location: LCCOMB_X21_Y17_N18
\INST3_Goertzel|reg.VA[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[6]~39_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(6) $ (\INST3_Goertzel|Add0~12_combout\ $ (\INST3_Goertzel|reg.VA[5]~38\)))) # (GND)
-- \INST3_Goertzel|reg.VA[6]~40\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(6) & (\INST3_Goertzel|Add0~12_combout\ & !\INST3_Goertzel|reg.VA[5]~38\)) # (!\INST3_Goertzel|reg.VA_prev2\(6) & ((\INST3_Goertzel|Add0~12_combout\) # (!\INST3_Goertzel|reg.VA[5]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(6),
	datab => \INST3_Goertzel|Add0~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[5]~38\,
	combout => \INST3_Goertzel|reg.VA[6]~39_combout\,
	cout => \INST3_Goertzel|reg.VA[6]~40\);

-- Location: LCCOMB_X21_Y17_N20
\INST3_Goertzel|reg.VA[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[7]~41_combout\ = (\INST3_Goertzel|reg.VA_prev2\(7) & ((\INST3_Goertzel|Add0~14_combout\ & (!\INST3_Goertzel|reg.VA[6]~40\)) # (!\INST3_Goertzel|Add0~14_combout\ & ((\INST3_Goertzel|reg.VA[6]~40\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(7) & ((\INST3_Goertzel|Add0~14_combout\ & (\INST3_Goertzel|reg.VA[6]~40\ & VCC)) # (!\INST3_Goertzel|Add0~14_combout\ & (!\INST3_Goertzel|reg.VA[6]~40\))))
-- \INST3_Goertzel|reg.VA[7]~42\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(7) & ((!\INST3_Goertzel|reg.VA[6]~40\) # (!\INST3_Goertzel|Add0~14_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(7) & (!\INST3_Goertzel|Add0~14_combout\ & 
-- !\INST3_Goertzel|reg.VA[6]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(7),
	datab => \INST3_Goertzel|Add0~14_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[6]~40\,
	combout => \INST3_Goertzel|reg.VA[7]~41_combout\,
	cout => \INST3_Goertzel|reg.VA[7]~42\);

-- Location: LCCOMB_X21_Y17_N22
\INST3_Goertzel|reg.VA[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[8]~43_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(8) $ (\INST3_Goertzel|Add0~16_combout\ $ (\INST3_Goertzel|reg.VA[7]~42\)))) # (GND)
-- \INST3_Goertzel|reg.VA[8]~44\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(8) & (\INST3_Goertzel|Add0~16_combout\ & !\INST3_Goertzel|reg.VA[7]~42\)) # (!\INST3_Goertzel|reg.VA_prev2\(8) & ((\INST3_Goertzel|Add0~16_combout\) # (!\INST3_Goertzel|reg.VA[7]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(8),
	datab => \INST3_Goertzel|Add0~16_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[7]~42\,
	combout => \INST3_Goertzel|reg.VA[8]~43_combout\,
	cout => \INST3_Goertzel|reg.VA[8]~44\);

-- Location: LCCOMB_X21_Y17_N24
\INST3_Goertzel|reg.VA[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[9]~45_combout\ = (\INST3_Goertzel|reg.VA_prev2\(9) & ((\INST3_Goertzel|Add0~18_combout\ & (!\INST3_Goertzel|reg.VA[8]~44\)) # (!\INST3_Goertzel|Add0~18_combout\ & ((\INST3_Goertzel|reg.VA[8]~44\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(9) & ((\INST3_Goertzel|Add0~18_combout\ & (\INST3_Goertzel|reg.VA[8]~44\ & VCC)) # (!\INST3_Goertzel|Add0~18_combout\ & (!\INST3_Goertzel|reg.VA[8]~44\))))
-- \INST3_Goertzel|reg.VA[9]~46\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(9) & ((!\INST3_Goertzel|reg.VA[8]~44\) # (!\INST3_Goertzel|Add0~18_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(9) & (!\INST3_Goertzel|Add0~18_combout\ & 
-- !\INST3_Goertzel|reg.VA[8]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(9),
	datab => \INST3_Goertzel|Add0~18_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[8]~44\,
	combout => \INST3_Goertzel|reg.VA[9]~45_combout\,
	cout => \INST3_Goertzel|reg.VA[9]~46\);

-- Location: LCCOMB_X21_Y17_N26
\INST3_Goertzel|reg.VA[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[10]~47_combout\ = ((\INST3_Goertzel|Add0~20_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(10) $ (\INST3_Goertzel|reg.VA[9]~46\)))) # (GND)
-- \INST3_Goertzel|reg.VA[10]~48\ = CARRY((\INST3_Goertzel|Add0~20_combout\ & ((!\INST3_Goertzel|reg.VA[9]~46\) # (!\INST3_Goertzel|reg.VA_prev2\(10)))) # (!\INST3_Goertzel|Add0~20_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(10) & 
-- !\INST3_Goertzel|reg.VA[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~20_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(10),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[9]~46\,
	combout => \INST3_Goertzel|reg.VA[10]~47_combout\,
	cout => \INST3_Goertzel|reg.VA[10]~48\);

-- Location: LCCOMB_X21_Y17_N28
\INST3_Goertzel|reg.VA[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[11]~49_combout\ = (\INST3_Goertzel|reg.VA_prev2\(11) & ((\INST3_Goertzel|Add0~22_combout\ & (!\INST3_Goertzel|reg.VA[10]~48\)) # (!\INST3_Goertzel|Add0~22_combout\ & ((\INST3_Goertzel|reg.VA[10]~48\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(11) & ((\INST3_Goertzel|Add0~22_combout\ & (\INST3_Goertzel|reg.VA[10]~48\ & VCC)) # (!\INST3_Goertzel|Add0~22_combout\ & (!\INST3_Goertzel|reg.VA[10]~48\))))
-- \INST3_Goertzel|reg.VA[11]~50\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(11) & ((!\INST3_Goertzel|reg.VA[10]~48\) # (!\INST3_Goertzel|Add0~22_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(11) & (!\INST3_Goertzel|Add0~22_combout\ & 
-- !\INST3_Goertzel|reg.VA[10]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(11),
	datab => \INST3_Goertzel|Add0~22_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[10]~48\,
	combout => \INST3_Goertzel|reg.VA[11]~49_combout\,
	cout => \INST3_Goertzel|reg.VA[11]~50\);

-- Location: LCCOMB_X21_Y17_N30
\INST3_Goertzel|reg.VA[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[12]~51_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(12) $ (\INST3_Goertzel|Add0~24_combout\ $ (\INST3_Goertzel|reg.VA[11]~50\)))) # (GND)
-- \INST3_Goertzel|reg.VA[12]~52\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(12) & (\INST3_Goertzel|Add0~24_combout\ & !\INST3_Goertzel|reg.VA[11]~50\)) # (!\INST3_Goertzel|reg.VA_prev2\(12) & ((\INST3_Goertzel|Add0~24_combout\) # 
-- (!\INST3_Goertzel|reg.VA[11]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(12),
	datab => \INST3_Goertzel|Add0~24_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[11]~50\,
	combout => \INST3_Goertzel|reg.VA[12]~51_combout\,
	cout => \INST3_Goertzel|reg.VA[12]~52\);

-- Location: LCCOMB_X21_Y16_N0
\INST3_Goertzel|reg.VA[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[13]~53_combout\ = (\INST3_Goertzel|Add0~26_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(13) & (!\INST3_Goertzel|reg.VA[12]~52\)) # (!\INST3_Goertzel|reg.VA_prev2\(13) & (\INST3_Goertzel|reg.VA[12]~52\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~26_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(13) & ((\INST3_Goertzel|reg.VA[12]~52\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(13) & (!\INST3_Goertzel|reg.VA[12]~52\))))
-- \INST3_Goertzel|reg.VA[13]~54\ = CARRY((\INST3_Goertzel|Add0~26_combout\ & (\INST3_Goertzel|reg.VA_prev2\(13) & !\INST3_Goertzel|reg.VA[12]~52\)) # (!\INST3_Goertzel|Add0~26_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(13)) # 
-- (!\INST3_Goertzel|reg.VA[12]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~26_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(13),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[12]~52\,
	combout => \INST3_Goertzel|reg.VA[13]~53_combout\,
	cout => \INST3_Goertzel|reg.VA[13]~54\);

-- Location: LCCOMB_X21_Y16_N2
\INST3_Goertzel|reg.VA[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[14]~55_combout\ = ((\INST3_Goertzel|Add0~28_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(14) $ (\INST3_Goertzel|reg.VA[13]~54\)))) # (GND)
-- \INST3_Goertzel|reg.VA[14]~56\ = CARRY((\INST3_Goertzel|Add0~28_combout\ & ((!\INST3_Goertzel|reg.VA[13]~54\) # (!\INST3_Goertzel|reg.VA_prev2\(14)))) # (!\INST3_Goertzel|Add0~28_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(14) & 
-- !\INST3_Goertzel|reg.VA[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~28_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(14),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[13]~54\,
	combout => \INST3_Goertzel|reg.VA[14]~55_combout\,
	cout => \INST3_Goertzel|reg.VA[14]~56\);

-- Location: LCCOMB_X21_Y16_N4
\INST3_Goertzel|reg.VA[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[15]~57_combout\ = (\INST3_Goertzel|reg.VA_prev2\(15) & ((\INST3_Goertzel|Add0~30_combout\ & (!\INST3_Goertzel|reg.VA[14]~56\)) # (!\INST3_Goertzel|Add0~30_combout\ & ((\INST3_Goertzel|reg.VA[14]~56\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(15) & ((\INST3_Goertzel|Add0~30_combout\ & (\INST3_Goertzel|reg.VA[14]~56\ & VCC)) # (!\INST3_Goertzel|Add0~30_combout\ & (!\INST3_Goertzel|reg.VA[14]~56\))))
-- \INST3_Goertzel|reg.VA[15]~58\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(15) & ((!\INST3_Goertzel|reg.VA[14]~56\) # (!\INST3_Goertzel|Add0~30_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(15) & (!\INST3_Goertzel|Add0~30_combout\ & 
-- !\INST3_Goertzel|reg.VA[14]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(15),
	datab => \INST3_Goertzel|Add0~30_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[14]~56\,
	combout => \INST3_Goertzel|reg.VA[15]~57_combout\,
	cout => \INST3_Goertzel|reg.VA[15]~58\);

-- Location: LCCOMB_X21_Y16_N6
\INST3_Goertzel|reg.VA[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[16]~59_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(16) $ (\INST3_Goertzel|Add0~32_combout\ $ (\INST3_Goertzel|reg.VA[15]~58\)))) # (GND)
-- \INST3_Goertzel|reg.VA[16]~60\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(16) & (\INST3_Goertzel|Add0~32_combout\ & !\INST3_Goertzel|reg.VA[15]~58\)) # (!\INST3_Goertzel|reg.VA_prev2\(16) & ((\INST3_Goertzel|Add0~32_combout\) # 
-- (!\INST3_Goertzel|reg.VA[15]~58\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(16),
	datab => \INST3_Goertzel|Add0~32_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[15]~58\,
	combout => \INST3_Goertzel|reg.VA[16]~59_combout\,
	cout => \INST3_Goertzel|reg.VA[16]~60\);

-- Location: LCCOMB_X21_Y16_N8
\INST3_Goertzel|reg.VA[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[17]~61_combout\ = (\INST3_Goertzel|Add0~34_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(17) & (!\INST3_Goertzel|reg.VA[16]~60\)) # (!\INST3_Goertzel|reg.VA_prev2\(17) & (\INST3_Goertzel|reg.VA[16]~60\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~34_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(17) & ((\INST3_Goertzel|reg.VA[16]~60\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(17) & (!\INST3_Goertzel|reg.VA[16]~60\))))
-- \INST3_Goertzel|reg.VA[17]~62\ = CARRY((\INST3_Goertzel|Add0~34_combout\ & (\INST3_Goertzel|reg.VA_prev2\(17) & !\INST3_Goertzel|reg.VA[16]~60\)) # (!\INST3_Goertzel|Add0~34_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(17)) # 
-- (!\INST3_Goertzel|reg.VA[16]~60\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~34_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(17),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[16]~60\,
	combout => \INST3_Goertzel|reg.VA[17]~61_combout\,
	cout => \INST3_Goertzel|reg.VA[17]~62\);

-- Location: FF_X21_Y16_N9
\INST3_Goertzel|reg.VA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(17));

-- Location: LCCOMB_X22_Y16_N0
\INST3_Goertzel|Selector40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector40~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST3_Goertzel|reg.VA\(17))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST3_Goertzel|reg.VA\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[17]~_Duplicate_1_q\,
	datad => \INST3_Goertzel|reg.VA\(17),
	combout => \INST3_Goertzel|Selector40~0_combout\);

-- Location: FF_X21_Y16_N7
\INST3_Goertzel|reg.VA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(16));

-- Location: LCCOMB_X19_Y18_N20
\INST3_Goertzel|Selector41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector41~0_combout\ = (\INST3_Goertzel|reg.VA\(16) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(16) & 
-- (((\INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(16),
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[16]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector41~0_combout\);

-- Location: FF_X21_Y16_N5
\INST3_Goertzel|reg.VA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(15));

-- Location: LCCOMB_X19_Y18_N16
\INST3_Goertzel|Selector42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector42~0_combout\ = (\INST3_Goertzel|reg.VA\(15) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(15) & 
-- (\INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(15),
	datab => \INST3_Goertzel|reg.VA_prev[15]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector42~0_combout\);

-- Location: FF_X21_Y16_N3
\INST3_Goertzel|reg.VA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(14));

-- Location: LCCOMB_X19_Y15_N20
\INST3_Goertzel|Selector43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector43~0_combout\ = (\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST3_Goertzel|reg.VA\(14) & \INST1_Goertzel|Selector0~0_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA\(14) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[14]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA\(14),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector43~0_combout\);

-- Location: FF_X21_Y16_N1
\INST3_Goertzel|reg.VA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(13));

-- Location: LCCOMB_X17_Y15_N22
\INST3_Goertzel|Selector44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector44~0_combout\ = (\INST3_Goertzel|reg.VA\(13) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\)))) # (!\INST3_Goertzel|reg.VA\(13) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(13),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[13]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector44~0_combout\);

-- Location: FF_X21_Y17_N31
\INST3_Goertzel|reg.VA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(12));

-- Location: LCCOMB_X17_Y15_N6
\INST3_Goertzel|Selector45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector45~0_combout\ = (\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST3_Goertzel|reg.VA\(12) & \INST1_Goertzel|Selector0~0_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA\(12) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[12]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA\(12),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector45~0_combout\);

-- Location: FF_X21_Y17_N29
\INST3_Goertzel|reg.VA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(11));

-- Location: LCCOMB_X17_Y15_N16
\INST3_Goertzel|Selector46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector46~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(11) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (((\INST3_Goertzel|reg.VA\(11) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA_prev[11]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA\(11),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector46~0_combout\);

-- Location: LCCOMB_X19_Y16_N6
\INST3_Goertzel|Mult0|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \INST3_Goertzel|Mult0|auto_generated|op_1~29\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~27\))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~27\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X19_Y16_N8
\INST3_Goertzel|Mult0|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~29\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~29\ & VCC)))) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((\INST3_Goertzel|Mult0|auto_generated|op_1~29\) # (GND))) # (!\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\INST3_Goertzel|Mult0|auto_generated|op_1~29\))))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~31\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ & (\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~29\)) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\ & ((\INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_2~0_combout\,
	datab => \INST3_Goertzel|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~29\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X19_Y16_N10
\INST3_Goertzel|Mult0|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\ & ((GND) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~31\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\ & 
-- (\INST3_Goertzel|Mult0|auto_generated|op_1~31\ $ (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~33\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~31\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X19_Y16_N12
\INST3_Goertzel|Mult0|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~33\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~33\))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~35\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~33\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X19_Y16_N14
\INST3_Goertzel|Mult0|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\ & ((GND) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~35\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\ & 
-- (\INST3_Goertzel|Mult0|auto_generated|op_1~35\ $ (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~37\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~35\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X19_Y16_N16
\INST3_Goertzel|Mult0|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~37\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~37\))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~39\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~37\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X19_Y16_N18
\INST3_Goertzel|Mult0|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\ & ((GND) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~39\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\ & 
-- (\INST3_Goertzel|Mult0|auto_generated|op_1~39\ $ (GND)))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~41\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~39\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X19_Y16_N20
\INST3_Goertzel|Mult0|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\ & (\INST3_Goertzel|Mult0|auto_generated|op_1~41\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\ & 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~41\))
-- \INST3_Goertzel|Mult0|auto_generated|op_1~43\ = CARRY((!\INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\ & !\INST3_Goertzel|Mult0|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~41\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	cout => \INST3_Goertzel|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X19_Y16_N22
\INST3_Goertzel|Mult0|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult0|auto_generated|op_1~44_combout\ = \INST3_Goertzel|Mult0|auto_generated|op_1~43\ $ (\INST3_Goertzel|Mult0|auto_generated|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult0|auto_generated|op_2~14_combout\,
	cin => \INST3_Goertzel|Mult0|auto_generated|op_1~43\,
	combout => \INST3_Goertzel|Mult0|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X20_Y16_N10
\INST3_Goertzel|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~36_combout\ = ((\INST3_sampler|r_DATA\(11) $ (\INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\ $ (!\INST3_Goertzel|Add0~35\)))) # (GND)
-- \INST3_Goertzel|Add0~37\ = CARRY((\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\) # (!\INST3_Goertzel|Add0~35\))) # (!\INST3_sampler|r_DATA\(11) & (\INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\ & 
-- !\INST3_Goertzel|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~35\,
	combout => \INST3_Goertzel|Add0~36_combout\,
	cout => \INST3_Goertzel|Add0~37\);

-- Location: LCCOMB_X20_Y16_N12
\INST3_Goertzel|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~38_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((\INST3_sampler|r_DATA\(11) & (\INST3_Goertzel|Add0~37\ & VCC)) # (!\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~37\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~37\)) # (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Add0~37\) # (GND)))))
-- \INST3_Goertzel|Add0~39\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ & (!\INST3_sampler|r_DATA\(11) & !\INST3_Goertzel|Add0~37\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\ & ((!\INST3_Goertzel|Add0~37\) # 
-- (!\INST3_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~30_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~37\,
	combout => \INST3_Goertzel|Add0~38_combout\,
	cout => \INST3_Goertzel|Add0~39\);

-- Location: LCCOMB_X20_Y16_N14
\INST3_Goertzel|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~40_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\ $ (\INST3_sampler|r_DATA\(11) $ (!\INST3_Goertzel|Add0~39\)))) # (GND)
-- \INST3_Goertzel|Add0~41\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\ & ((\INST3_sampler|r_DATA\(11)) # (!\INST3_Goertzel|Add0~39\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\ & (\INST3_sampler|r_DATA\(11) & 
-- !\INST3_Goertzel|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~32_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~39\,
	combout => \INST3_Goertzel|Add0~40_combout\,
	cout => \INST3_Goertzel|Add0~41\);

-- Location: LCCOMB_X20_Y16_N16
\INST3_Goertzel|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~42_combout\ = (\INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((\INST3_sampler|r_DATA\(11) & (\INST3_Goertzel|Add0~41\ & VCC)) # (!\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~41\)))) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Add0~41\)) # (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Add0~41\) # (GND)))))
-- \INST3_Goertzel|Add0~43\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ & (!\INST3_sampler|r_DATA\(11) & !\INST3_Goertzel|Add0~41\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\ & ((!\INST3_Goertzel|Add0~41\) # 
-- (!\INST3_sampler|r_DATA\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~34_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~41\,
	combout => \INST3_Goertzel|Add0~42_combout\,
	cout => \INST3_Goertzel|Add0~43\);

-- Location: LCCOMB_X20_Y16_N18
\INST3_Goertzel|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~44_combout\ = ((\INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\ $ (\INST3_sampler|r_DATA\(11) $ (!\INST3_Goertzel|Add0~43\)))) # (GND)
-- \INST3_Goertzel|Add0~45\ = CARRY((\INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\ & ((\INST3_sampler|r_DATA\(11)) # (!\INST3_Goertzel|Add0~43\))) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\ & (\INST3_sampler|r_DATA\(11) & 
-- !\INST3_Goertzel|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult0|auto_generated|op_1~36_combout\,
	datab => \INST3_sampler|r_DATA\(11),
	datad => VCC,
	cin => \INST3_Goertzel|Add0~43\,
	combout => \INST3_Goertzel|Add0~44_combout\,
	cout => \INST3_Goertzel|Add0~45\);

-- Location: LCCOMB_X20_Y16_N20
\INST3_Goertzel|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~46_combout\ = (\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (\INST3_Goertzel|Add0~45\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (!\INST3_Goertzel|Add0~45\)))) # 
-- (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ & (!\INST3_Goertzel|Add0~45\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ & ((\INST3_Goertzel|Add0~45\) # (GND)))))
-- \INST3_Goertzel|Add0~47\ = CARRY((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\ & !\INST3_Goertzel|Add0~45\)) # (!\INST3_sampler|r_DATA\(11) & ((!\INST3_Goertzel|Add0~45\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~45\,
	combout => \INST3_Goertzel|Add0~46_combout\,
	cout => \INST3_Goertzel|Add0~47\);

-- Location: LCCOMB_X20_Y16_N22
\INST3_Goertzel|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~48_combout\ = ((\INST3_sampler|r_DATA\(11) $ (\INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\ $ (!\INST3_Goertzel|Add0~47\)))) # (GND)
-- \INST3_Goertzel|Add0~49\ = CARRY((\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\) # (!\INST3_Goertzel|Add0~47\))) # (!\INST3_sampler|r_DATA\(11) & (\INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\ & 
-- !\INST3_Goertzel|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~47\,
	combout => \INST3_Goertzel|Add0~48_combout\,
	cout => \INST3_Goertzel|Add0~49\);

-- Location: LCCOMB_X20_Y16_N24
\INST3_Goertzel|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~50_combout\ = (\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (\INST3_Goertzel|Add0~49\ & VCC)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (!\INST3_Goertzel|Add0~49\)))) # 
-- (!\INST3_sampler|r_DATA\(11) & ((\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ & (!\INST3_Goertzel|Add0~49\)) # (!\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ & ((\INST3_Goertzel|Add0~49\) # (GND)))))
-- \INST3_Goertzel|Add0~51\ = CARRY((\INST3_sampler|r_DATA\(11) & (!\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\ & !\INST3_Goertzel|Add0~49\)) # (!\INST3_sampler|r_DATA\(11) & ((!\INST3_Goertzel|Add0~49\) # 
-- (!\INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datab => \INST3_Goertzel|Mult0|auto_generated|op_1~42_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Add0~49\,
	combout => \INST3_Goertzel|Add0~50_combout\,
	cout => \INST3_Goertzel|Add0~51\);

-- Location: LCCOMB_X20_Y16_N26
\INST3_Goertzel|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Add0~52_combout\ = \INST3_sampler|r_DATA\(11) $ (\INST3_Goertzel|Add0~51\ $ (!\INST3_Goertzel|Mult0|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_sampler|r_DATA\(11),
	datad => \INST3_Goertzel|Mult0|auto_generated|op_1~44_combout\,
	cin => \INST3_Goertzel|Add0~51\,
	combout => \INST3_Goertzel|Add0~52_combout\);

-- Location: FF_X20_Y18_N1
\INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X20_Y18_N14
\INST3_Goertzel|Selector90~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector90~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA_prev2\(21) & \INST1_Goertzel|reg~6_combout\)))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (((\INST3_Goertzel|reg.VA_prev2\(21) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(21),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector90~0_combout\);

-- Location: FF_X20_Y18_N15
\INST3_Goertzel|reg.VA_prev2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(21));

-- Location: FF_X17_Y15_N1
\INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X17_Y15_N10
\INST3_Goertzel|Selector91~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector91~0_combout\ = (\INST1_Goertzel|reg~6_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(20)) # ((\INST1_Goertzel|reg.state.CALCULATE~q\ & \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\)))) # (!\INST1_Goertzel|reg~6_combout\ & 
-- (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg~6_combout\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(20),
	datad => \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector91~0_combout\);

-- Location: FF_X17_Y15_N11
\INST3_Goertzel|reg.VA_prev2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector91~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(20));

-- Location: LCCOMB_X22_Y16_N16
\INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Selector38~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1feeder_combout\);

-- Location: FF_X22_Y16_N17
\INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y16_N18
\INST3_Goertzel|Selector92~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector92~0_combout\ = (\INST1_Goertzel|reg.state.CALCULATE~q\ & ((\INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\) # ((\INST1_Goertzel|reg~6_combout\ & \INST3_Goertzel|reg.VA_prev2\(19))))) # (!\INST1_Goertzel|reg.state.CALCULATE~q\ & 
-- (\INST1_Goertzel|reg~6_combout\ & (\INST3_Goertzel|reg.VA_prev2\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg~6_combout\,
	datac => \INST3_Goertzel|reg.VA_prev2\(19),
	datad => \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	combout => \INST3_Goertzel|Selector92~0_combout\);

-- Location: FF_X22_Y16_N19
\INST3_Goertzel|reg.VA_prev2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector92~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(19));

-- Location: FF_X19_Y15_N9
\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y15_N16
\INST3_Goertzel|Selector93~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector93~0_combout\ = (\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # ((\INST3_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\)))) # 
-- (!\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\ & (((\INST3_Goertzel|reg.VA_prev2\(18) & \INST1_Goertzel|reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datac => \INST3_Goertzel|reg.VA_prev2\(18),
	datad => \INST1_Goertzel|reg~6_combout\,
	combout => \INST3_Goertzel|Selector93~0_combout\);

-- Location: FF_X19_Y15_N17
\INST3_Goertzel|reg.VA_prev2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|Selector93~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev2\(18));

-- Location: LCCOMB_X21_Y16_N10
\INST3_Goertzel|reg.VA[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[18]~63_combout\ = ((\INST3_Goertzel|Add0~36_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(18) $ (\INST3_Goertzel|reg.VA[17]~62\)))) # (GND)
-- \INST3_Goertzel|reg.VA[18]~64\ = CARRY((\INST3_Goertzel|Add0~36_combout\ & ((!\INST3_Goertzel|reg.VA[17]~62\) # (!\INST3_Goertzel|reg.VA_prev2\(18)))) # (!\INST3_Goertzel|Add0~36_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(18) & 
-- !\INST3_Goertzel|reg.VA[17]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~36_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(18),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[17]~62\,
	combout => \INST3_Goertzel|reg.VA[18]~63_combout\,
	cout => \INST3_Goertzel|reg.VA[18]~64\);

-- Location: LCCOMB_X21_Y16_N12
\INST3_Goertzel|reg.VA[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[19]~65_combout\ = (\INST3_Goertzel|Add0~38_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(19) & (!\INST3_Goertzel|reg.VA[18]~64\)) # (!\INST3_Goertzel|reg.VA_prev2\(19) & (\INST3_Goertzel|reg.VA[18]~64\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~38_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(19) & ((\INST3_Goertzel|reg.VA[18]~64\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(19) & (!\INST3_Goertzel|reg.VA[18]~64\))))
-- \INST3_Goertzel|reg.VA[19]~66\ = CARRY((\INST3_Goertzel|Add0~38_combout\ & (\INST3_Goertzel|reg.VA_prev2\(19) & !\INST3_Goertzel|reg.VA[18]~64\)) # (!\INST3_Goertzel|Add0~38_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(19)) # 
-- (!\INST3_Goertzel|reg.VA[18]~64\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~38_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(19),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[18]~64\,
	combout => \INST3_Goertzel|reg.VA[19]~65_combout\,
	cout => \INST3_Goertzel|reg.VA[19]~66\);

-- Location: LCCOMB_X21_Y16_N14
\INST3_Goertzel|reg.VA[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[20]~67_combout\ = ((\INST3_Goertzel|Add0~40_combout\ $ (\INST3_Goertzel|reg.VA_prev2\(20) $ (\INST3_Goertzel|reg.VA[19]~66\)))) # (GND)
-- \INST3_Goertzel|reg.VA[20]~68\ = CARRY((\INST3_Goertzel|Add0~40_combout\ & ((!\INST3_Goertzel|reg.VA[19]~66\) # (!\INST3_Goertzel|reg.VA_prev2\(20)))) # (!\INST3_Goertzel|Add0~40_combout\ & (!\INST3_Goertzel|reg.VA_prev2\(20) & 
-- !\INST3_Goertzel|reg.VA[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~40_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(20),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[19]~66\,
	combout => \INST3_Goertzel|reg.VA[20]~67_combout\,
	cout => \INST3_Goertzel|reg.VA[20]~68\);

-- Location: LCCOMB_X21_Y16_N16
\INST3_Goertzel|reg.VA[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[21]~69_combout\ = (\INST3_Goertzel|Add0~42_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(21) & (!\INST3_Goertzel|reg.VA[20]~68\)) # (!\INST3_Goertzel|reg.VA_prev2\(21) & (\INST3_Goertzel|reg.VA[20]~68\ & VCC)))) # 
-- (!\INST3_Goertzel|Add0~42_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(21) & ((\INST3_Goertzel|reg.VA[20]~68\) # (GND))) # (!\INST3_Goertzel|reg.VA_prev2\(21) & (!\INST3_Goertzel|reg.VA[20]~68\))))
-- \INST3_Goertzel|reg.VA[21]~70\ = CARRY((\INST3_Goertzel|Add0~42_combout\ & (\INST3_Goertzel|reg.VA_prev2\(21) & !\INST3_Goertzel|reg.VA[20]~68\)) # (!\INST3_Goertzel|Add0~42_combout\ & ((\INST3_Goertzel|reg.VA_prev2\(21)) # 
-- (!\INST3_Goertzel|reg.VA[20]~68\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Add0~42_combout\,
	datab => \INST3_Goertzel|reg.VA_prev2\(21),
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[20]~68\,
	combout => \INST3_Goertzel|reg.VA[21]~69_combout\,
	cout => \INST3_Goertzel|reg.VA[21]~70\);

-- Location: LCCOMB_X21_Y16_N18
\INST3_Goertzel|reg.VA[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[22]~71_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(22) $ (\INST3_Goertzel|Add0~44_combout\ $ (\INST3_Goertzel|reg.VA[21]~70\)))) # (GND)
-- \INST3_Goertzel|reg.VA[22]~72\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(22) & (\INST3_Goertzel|Add0~44_combout\ & !\INST3_Goertzel|reg.VA[21]~70\)) # (!\INST3_Goertzel|reg.VA_prev2\(22) & ((\INST3_Goertzel|Add0~44_combout\) # 
-- (!\INST3_Goertzel|reg.VA[21]~70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(22),
	datab => \INST3_Goertzel|Add0~44_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[21]~70\,
	combout => \INST3_Goertzel|reg.VA[22]~71_combout\,
	cout => \INST3_Goertzel|reg.VA[22]~72\);

-- Location: LCCOMB_X21_Y16_N20
\INST3_Goertzel|reg.VA[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[23]~73_combout\ = (\INST3_Goertzel|reg.VA_prev2\(23) & ((\INST3_Goertzel|Add0~46_combout\ & (!\INST3_Goertzel|reg.VA[22]~72\)) # (!\INST3_Goertzel|Add0~46_combout\ & ((\INST3_Goertzel|reg.VA[22]~72\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(23) & ((\INST3_Goertzel|Add0~46_combout\ & (\INST3_Goertzel|reg.VA[22]~72\ & VCC)) # (!\INST3_Goertzel|Add0~46_combout\ & (!\INST3_Goertzel|reg.VA[22]~72\))))
-- \INST3_Goertzel|reg.VA[23]~74\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(23) & ((!\INST3_Goertzel|reg.VA[22]~72\) # (!\INST3_Goertzel|Add0~46_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(23) & (!\INST3_Goertzel|Add0~46_combout\ & 
-- !\INST3_Goertzel|reg.VA[22]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(23),
	datab => \INST3_Goertzel|Add0~46_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[22]~72\,
	combout => \INST3_Goertzel|reg.VA[23]~73_combout\,
	cout => \INST3_Goertzel|reg.VA[23]~74\);

-- Location: LCCOMB_X21_Y16_N22
\INST3_Goertzel|reg.VA[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[24]~75_combout\ = ((\INST3_Goertzel|reg.VA_prev2\(24) $ (\INST3_Goertzel|Add0~48_combout\ $ (\INST3_Goertzel|reg.VA[23]~74\)))) # (GND)
-- \INST3_Goertzel|reg.VA[24]~76\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(24) & (\INST3_Goertzel|Add0~48_combout\ & !\INST3_Goertzel|reg.VA[23]~74\)) # (!\INST3_Goertzel|reg.VA_prev2\(24) & ((\INST3_Goertzel|Add0~48_combout\) # 
-- (!\INST3_Goertzel|reg.VA[23]~74\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(24),
	datab => \INST3_Goertzel|Add0~48_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[23]~74\,
	combout => \INST3_Goertzel|reg.VA[24]~75_combout\,
	cout => \INST3_Goertzel|reg.VA[24]~76\);

-- Location: LCCOMB_X21_Y16_N24
\INST3_Goertzel|reg.VA[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[25]~77_combout\ = (\INST3_Goertzel|reg.VA_prev2\(25) & ((\INST3_Goertzel|Add0~50_combout\ & (!\INST3_Goertzel|reg.VA[24]~76\)) # (!\INST3_Goertzel|Add0~50_combout\ & ((\INST3_Goertzel|reg.VA[24]~76\) # (GND))))) # 
-- (!\INST3_Goertzel|reg.VA_prev2\(25) & ((\INST3_Goertzel|Add0~50_combout\ & (\INST3_Goertzel|reg.VA[24]~76\ & VCC)) # (!\INST3_Goertzel|Add0~50_combout\ & (!\INST3_Goertzel|reg.VA[24]~76\))))
-- \INST3_Goertzel|reg.VA[25]~78\ = CARRY((\INST3_Goertzel|reg.VA_prev2\(25) & ((!\INST3_Goertzel|reg.VA[24]~76\) # (!\INST3_Goertzel|Add0~50_combout\))) # (!\INST3_Goertzel|reg.VA_prev2\(25) & (!\INST3_Goertzel|Add0~50_combout\ & 
-- !\INST3_Goertzel|reg.VA[24]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev2\(25),
	datab => \INST3_Goertzel|Add0~50_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|reg.VA[24]~76\,
	combout => \INST3_Goertzel|reg.VA[25]~77_combout\,
	cout => \INST3_Goertzel|reg.VA[25]~78\);

-- Location: LCCOMB_X21_Y16_N26
\INST3_Goertzel|reg.VA[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA[26]~79_combout\ = \INST3_Goertzel|reg.VA_prev2\(26) $ (\INST3_Goertzel|reg.VA[25]~78\ $ (\INST3_Goertzel|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|reg.VA_prev2\(26),
	datad => \INST3_Goertzel|Add0~52_combout\,
	cin => \INST3_Goertzel|reg.VA[25]~78\,
	combout => \INST3_Goertzel|reg.VA[26]~79_combout\);

-- Location: FF_X21_Y16_N27
\INST3_Goertzel|reg.VA[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(26));

-- Location: LCCOMB_X22_Y16_N30
\INST3_Goertzel|Selector31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector31~0_combout\ = (\INST3_Goertzel|reg.VA\(26) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(26) & 
-- (((\INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(26),
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[26]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector31~0_combout\);

-- Location: FF_X21_Y16_N25
\INST3_Goertzel|reg.VA[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(25));

-- Location: LCCOMB_X22_Y16_N24
\INST3_Goertzel|Selector32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector32~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST3_Goertzel|reg.VA\(25))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST3_Goertzel|reg.VA\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[25]~_Duplicate_1_q\,
	datad => \INST3_Goertzel|reg.VA\(25),
	combout => \INST3_Goertzel|Selector32~0_combout\);

-- Location: FF_X21_Y16_N23
\INST3_Goertzel|reg.VA[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(24));

-- Location: LCCOMB_X19_Y15_N0
\INST3_Goertzel|Selector33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector33~0_combout\ = (\INST3_Goertzel|reg.VA\(24) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\)))) # (!\INST3_Goertzel|reg.VA\(24) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(24),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[24]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector33~0_combout\);

-- Location: FF_X21_Y16_N21
\INST3_Goertzel|reg.VA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(23));

-- Location: LCCOMB_X19_Y15_N22
\INST3_Goertzel|Selector34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector34~0_combout\ = (\INST3_Goertzel|reg.VA\(23) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\)))) # (!\INST3_Goertzel|reg.VA\(23) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(23),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[23]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector34~0_combout\);

-- Location: FF_X21_Y16_N19
\INST3_Goertzel|reg.VA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(22));

-- Location: LCCOMB_X22_Y16_N10
\INST3_Goertzel|Selector35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector35~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\) # ((\INST1_Goertzel|Selector0~0_combout\ & \INST3_Goertzel|reg.VA\(22))))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST1_Goertzel|Selector0~0_combout\ & ((\INST3_Goertzel|reg.VA\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST1_Goertzel|Selector0~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[22]~_Duplicate_1_q\,
	datad => \INST3_Goertzel|reg.VA\(22),
	combout => \INST3_Goertzel|Selector35~0_combout\);

-- Location: FF_X21_Y16_N17
\INST3_Goertzel|reg.VA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(21));

-- Location: LCCOMB_X20_Y18_N0
\INST3_Goertzel|Selector36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector36~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(21) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST3_Goertzel|reg.VA\(21) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA\(21),
	datac => \INST3_Goertzel|reg.VA_prev[21]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector36~0_combout\);

-- Location: FF_X21_Y16_N15
\INST3_Goertzel|reg.VA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(20));

-- Location: LCCOMB_X17_Y15_N0
\INST3_Goertzel|Selector37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector37~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(20) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST3_Goertzel|reg.VA\(20) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA\(20),
	datac => \INST3_Goertzel|reg.VA_prev[20]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector37~0_combout\);

-- Location: FF_X21_Y16_N13
\INST3_Goertzel|reg.VA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(19));

-- Location: LCCOMB_X22_Y16_N2
\INST3_Goertzel|Selector38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector38~0_combout\ = (\INST3_Goertzel|reg.VA\(19) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(19) & 
-- (\INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(19),
	datab => \INST3_Goertzel|reg.VA_prev[19]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector38~0_combout\);

-- Location: FF_X21_Y17_N27
\INST3_Goertzel|reg.VA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(10));

-- Location: LCCOMB_X20_Y18_N10
\INST3_Goertzel|Selector47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector47~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(10) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST3_Goertzel|reg.VA\(10) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA\(10),
	datac => \INST3_Goertzel|reg.VA_prev[10]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector47~0_combout\);

-- Location: FF_X21_Y17_N25
\INST3_Goertzel|reg.VA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(9));

-- Location: LCCOMB_X20_Y18_N12
\INST3_Goertzel|Selector48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector48~0_combout\ = (\INST3_Goertzel|reg.VA\(9) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\)))) # (!\INST3_Goertzel|reg.VA\(9) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(9),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[9]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector48~0_combout\);

-- Location: FF_X21_Y17_N23
\INST3_Goertzel|reg.VA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(8));

-- Location: LCCOMB_X20_Y18_N30
\INST3_Goertzel|Selector49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector49~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(8) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (\INST3_Goertzel|reg.VA\(8) & ((\INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA\(8),
	datac => \INST3_Goertzel|reg.VA_prev[8]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector49~0_combout\);

-- Location: FF_X21_Y17_N21
\INST3_Goertzel|reg.VA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(7));

-- Location: LCCOMB_X19_Y18_N18
\INST3_Goertzel|Selector50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector50~0_combout\ = (\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST3_Goertzel|reg.VA\(7) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\ 
-- & (\INST3_Goertzel|reg.VA\(7) & (\INST1_Goertzel|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[7]~_Duplicate_1_q\,
	datab => \INST3_Goertzel|reg.VA\(7),
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector50~0_combout\);

-- Location: FF_X21_Y16_N11
\INST3_Goertzel|reg.VA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(18));

-- Location: LCCOMB_X19_Y15_N8
\INST3_Goertzel|Selector39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector39~0_combout\ = (\INST3_Goertzel|reg.VA\(18) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST1_Goertzel|Selector57~0_combout\ & \INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\)))) # (!\INST3_Goertzel|reg.VA\(18) & 
-- (\INST1_Goertzel|Selector57~0_combout\ & (\INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(18),
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA_prev[18]~_Duplicate_1_q\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector39~0_combout\);

-- Location: FF_X21_Y17_N19
\INST3_Goertzel|reg.VA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(6));

-- Location: LCCOMB_X19_Y15_N2
\INST3_Goertzel|Selector51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector51~0_combout\ = (\INST1_Goertzel|Selector0~0_combout\ & ((\INST3_Goertzel|reg.VA\(6)) # ((\INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST1_Goertzel|Selector0~0_combout\ & 
-- (\INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector0~0_combout\,
	datab => \INST3_Goertzel|reg.VA_prev[6]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA\(6),
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector51~0_combout\);

-- Location: FF_X21_Y17_N17
\INST3_Goertzel|reg.VA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(5));

-- Location: LCCOMB_X19_Y15_N4
\INST3_Goertzel|Selector52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector52~0_combout\ = (\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST3_Goertzel|reg.VA\(5) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\ 
-- & (((\INST3_Goertzel|reg.VA\(5) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[5]~_Duplicate_1_q\,
	datab => \INST1_Goertzel|Selector57~0_combout\,
	datac => \INST3_Goertzel|reg.VA\(5),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector52~0_combout\);

-- Location: FF_X21_Y17_N15
\INST3_Goertzel|reg.VA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(4));

-- Location: LCCOMB_X19_Y18_N8
\INST3_Goertzel|Selector53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector53~0_combout\ = (\INST3_Goertzel|reg.VA\(4) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(4) & 
-- (\INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(4),
	datab => \INST3_Goertzel|reg.VA_prev[4]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector53~0_combout\);

-- Location: FF_X21_Y17_N11
\INST3_Goertzel|reg.VA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(2));

-- Location: LCCOMB_X17_Y15_N26
\INST3_Goertzel|Selector55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector55~0_combout\ = (\INST1_Goertzel|Selector57~0_combout\ & ((\INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\) # ((\INST3_Goertzel|reg.VA\(2) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST1_Goertzel|Selector57~0_combout\ & 
-- (((\INST3_Goertzel|reg.VA\(2) & \INST1_Goertzel|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Selector57~0_combout\,
	datab => \INST3_Goertzel|reg.VA_prev[2]~_Duplicate_1_q\,
	datac => \INST3_Goertzel|reg.VA\(2),
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector55~0_combout\);

-- Location: FF_X21_Y17_N9
\INST3_Goertzel|reg.VA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(1));

-- Location: LCCOMB_X20_Y18_N2
\INST3_Goertzel|Selector56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector56~0_combout\ = (\INST3_Goertzel|reg.VA\(1) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(1) & 
-- (\INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\ & (\INST1_Goertzel|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(1),
	datab => \INST3_Goertzel|reg.VA_prev[1]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector57~0_combout\,
	datad => \INST1_Goertzel|Selector0~0_combout\,
	combout => \INST3_Goertzel|Selector56~0_combout\);

-- Location: FF_X21_Y17_N7
\INST3_Goertzel|reg.VA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(0));

-- Location: LCCOMB_X19_Y15_N30
\INST3_Goertzel|Selector57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector57~0_combout\ = (\INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\) # ((\INST3_Goertzel|reg.VA\(0) & \INST1_Goertzel|Selector0~0_combout\)))) # (!\INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\ 
-- & (\INST3_Goertzel|reg.VA\(0) & (\INST1_Goertzel|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA_prev[0]~_Duplicate_1_q\,
	datab => \INST3_Goertzel|reg.VA\(0),
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector57~0_combout\);

-- Location: FF_X21_Y17_N13
\INST3_Goertzel|reg.VA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.CALCULATE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA\(3));

-- Location: LCCOMB_X19_Y18_N30
\INST3_Goertzel|Selector54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Selector54~0_combout\ = (\INST3_Goertzel|reg.VA\(3) & ((\INST1_Goertzel|Selector0~0_combout\) # ((\INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & \INST1_Goertzel|Selector57~0_combout\)))) # (!\INST3_Goertzel|reg.VA\(3) & 
-- (\INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\ & ((\INST1_Goertzel|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.VA\(3),
	datab => \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\,
	datac => \INST1_Goertzel|Selector0~0_combout\,
	datad => \INST1_Goertzel|Selector57~0_combout\,
	combout => \INST3_Goertzel|Selector54~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\ = \INST3_Goertzel|Selector54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST3_Goertzel|Selector54~0_combout\,
	combout => \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X19_Y18_N25
\INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.VA_prev[3]~_Duplicate_1_q\);

-- Location: DSPMULT_X18_Y18_N0
\INST3_Goertzel|Mult1|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y18_N2
\INST3_Goertzel|Mult1|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X16_Y18_N4
\INST3_Goertzel|reg.result[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][0]~feeder_combout\ = \INST3_Goertzel|reg.VA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(0),
	combout => \INST3_Goertzel|reg.result[0][0]~feeder_combout\);

-- Location: FF_X16_Y18_N5
\INST3_Goertzel|reg.result[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][0]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][0]~q\);

-- Location: LCCOMB_X16_Y18_N6
\INST3_Goertzel|r_Real[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[0]~27_combout\ = (\INST3_Goertzel|Mult1|auto_generated|w251w\(14) & (\INST3_Goertzel|reg.result[0][0]~q\ $ (VCC))) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(14) & ((\INST3_Goertzel|reg.result[0][0]~q\) # (GND)))
-- \INST3_Goertzel|r_Real[0]~28\ = CARRY((\INST3_Goertzel|reg.result[0][0]~q\) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|w251w\(14),
	datab => \INST3_Goertzel|reg.result[0][0]~q\,
	datad => VCC,
	combout => \INST3_Goertzel|r_Real[0]~27_combout\,
	cout => \INST3_Goertzel|r_Real[0]~28\);

-- Location: FF_X16_Y18_N7
\INST3_Goertzel|r_Real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[0]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(0));

-- Location: LCCOMB_X20_Y18_N16
\INST3_Goertzel|reg.result[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][1]~feeder_combout\ = \INST3_Goertzel|reg.VA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(1),
	combout => \INST3_Goertzel|reg.result[0][1]~feeder_combout\);

-- Location: FF_X20_Y18_N17
\INST3_Goertzel|reg.result[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][1]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][1]~q\);

-- Location: LCCOMB_X16_Y18_N8
\INST3_Goertzel|r_Real[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[1]~29_combout\ = (\INST3_Goertzel|reg.result[0][1]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|w251w\(15) & (!\INST3_Goertzel|r_Real[0]~28\)) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(15) & (\INST3_Goertzel|r_Real[0]~28\ & 
-- VCC)))) # (!\INST3_Goertzel|reg.result[0][1]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|w251w\(15) & ((\INST3_Goertzel|r_Real[0]~28\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(15) & (!\INST3_Goertzel|r_Real[0]~28\))))
-- \INST3_Goertzel|r_Real[1]~30\ = CARRY((\INST3_Goertzel|reg.result[0][1]~q\ & (\INST3_Goertzel|Mult1|auto_generated|w251w\(15) & !\INST3_Goertzel|r_Real[0]~28\)) # (!\INST3_Goertzel|reg.result[0][1]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|w251w\(15)) # 
-- (!\INST3_Goertzel|r_Real[0]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][1]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|w251w\(15),
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[0]~28\,
	combout => \INST3_Goertzel|r_Real[1]~29_combout\,
	cout => \INST3_Goertzel|r_Real[1]~30\);

-- Location: FF_X16_Y18_N9
\INST3_Goertzel|r_Real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[1]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(1));

-- Location: FF_X17_Y15_N25
\INST3_Goertzel|reg.result[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(2),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][2]~q\);

-- Location: LCCOMB_X16_Y18_N10
\INST3_Goertzel|r_Real[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[2]~31_combout\ = ((\INST3_Goertzel|reg.result[0][2]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|w251w\(16) $ (\INST3_Goertzel|r_Real[1]~30\)))) # (GND)
-- \INST3_Goertzel|r_Real[2]~32\ = CARRY((\INST3_Goertzel|reg.result[0][2]~q\ & ((!\INST3_Goertzel|r_Real[1]~30\) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(16)))) # (!\INST3_Goertzel|reg.result[0][2]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|w251w\(16) & !\INST3_Goertzel|r_Real[1]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][2]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|w251w\(16),
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[1]~30\,
	combout => \INST3_Goertzel|r_Real[2]~31_combout\,
	cout => \INST3_Goertzel|r_Real[2]~32\);

-- Location: FF_X16_Y18_N11
\INST3_Goertzel|r_Real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[2]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(2));

-- Location: LCCOMB_X19_Y18_N12
\INST3_Goertzel|reg.result[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][3]~feeder_combout\ = \INST3_Goertzel|reg.VA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(3),
	combout => \INST3_Goertzel|reg.result[0][3]~feeder_combout\);

-- Location: FF_X19_Y18_N13
\INST3_Goertzel|reg.result[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][3]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][3]~q\);

-- Location: LCCOMB_X16_Y18_N12
\INST3_Goertzel|r_Real[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[3]~33_combout\ = (\INST3_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST3_Goertzel|reg.result[0][3]~q\ & (!\INST3_Goertzel|r_Real[2]~32\)) # (!\INST3_Goertzel|reg.result[0][3]~q\ & ((\INST3_Goertzel|r_Real[2]~32\) # (GND))))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|w251w\(17) & ((\INST3_Goertzel|reg.result[0][3]~q\ & (\INST3_Goertzel|r_Real[2]~32\ & VCC)) # (!\INST3_Goertzel|reg.result[0][3]~q\ & (!\INST3_Goertzel|r_Real[2]~32\))))
-- \INST3_Goertzel|r_Real[3]~34\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|w251w\(17) & ((!\INST3_Goertzel|r_Real[2]~32\) # (!\INST3_Goertzel|reg.result[0][3]~q\))) # (!\INST3_Goertzel|Mult1|auto_generated|w251w\(17) & 
-- (!\INST3_Goertzel|reg.result[0][3]~q\ & !\INST3_Goertzel|r_Real[2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|w251w\(17),
	datab => \INST3_Goertzel|reg.result[0][3]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[2]~32\,
	combout => \INST3_Goertzel|r_Real[3]~33_combout\,
	cout => \INST3_Goertzel|r_Real[3]~34\);

-- Location: FF_X16_Y18_N13
\INST3_Goertzel|r_Real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[3]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(3));

-- Location: LCCOMB_X19_Y18_N10
\INST3_Goertzel|reg.result[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][4]~feeder_combout\ = \INST3_Goertzel|reg.VA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(4),
	combout => \INST3_Goertzel|reg.result[0][4]~feeder_combout\);

-- Location: FF_X19_Y18_N11
\INST3_Goertzel|reg.result[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][4]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][4]~q\);

-- Location: DSPMULT_X18_Y19_N0
\INST3_Goertzel|Mult1|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y19_N2
\INST3_Goertzel|Mult1|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y18_N10
\INST3_Goertzel|Mult1|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~1\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\ & \INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X16_Y18_N14
\INST3_Goertzel|r_Real[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[4]~35_combout\ = ((\INST3_Goertzel|reg.result[0][4]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\ $ (\INST3_Goertzel|r_Real[3]~34\)))) # (GND)
-- \INST3_Goertzel|r_Real[4]~36\ = CARRY((\INST3_Goertzel|reg.result[0][4]~q\ & ((!\INST3_Goertzel|r_Real[3]~34\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\))) # (!\INST3_Goertzel|reg.result[0][4]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\ & !\INST3_Goertzel|r_Real[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][4]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[3]~34\,
	combout => \INST3_Goertzel|r_Real[4]~35_combout\,
	cout => \INST3_Goertzel|r_Real[4]~36\);

-- Location: FF_X16_Y18_N15
\INST3_Goertzel|r_Real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[4]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(4));

-- Location: FF_X17_Y18_N31
\INST3_Goertzel|reg.result[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(5),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][5]~q\);

-- Location: LCCOMB_X17_Y18_N12
\INST3_Goertzel|Mult1|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~1\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~1\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~3\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~1\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~1\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~1\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X16_Y18_N16
\INST3_Goertzel|r_Real[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[5]~37_combout\ = (\INST3_Goertzel|reg.result[0][5]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ & (!\INST3_Goertzel|r_Real[4]~36\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ & 
-- (\INST3_Goertzel|r_Real[4]~36\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][5]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ & ((\INST3_Goertzel|r_Real[4]~36\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\INST3_Goertzel|r_Real[4]~36\))))
-- \INST3_Goertzel|r_Real[5]~38\ = CARRY((\INST3_Goertzel|reg.result[0][5]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\ & !\INST3_Goertzel|r_Real[4]~36\)) # (!\INST3_Goertzel|reg.result[0][5]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\) # (!\INST3_Goertzel|r_Real[4]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][5]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[4]~36\,
	combout => \INST3_Goertzel|r_Real[5]~37_combout\,
	cout => \INST3_Goertzel|r_Real[5]~38\);

-- Location: FF_X16_Y18_N17
\INST3_Goertzel|r_Real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[5]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(5));

-- Location: LCCOMB_X17_Y18_N4
\INST3_Goertzel|reg.result[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][6]~feeder_combout\ = \INST3_Goertzel|reg.VA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(6),
	combout => \INST3_Goertzel|reg.result[0][6]~feeder_combout\);

-- Location: FF_X17_Y18_N5
\INST3_Goertzel|reg.result[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][6]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][6]~q\);

-- Location: LCCOMB_X17_Y18_N14
\INST3_Goertzel|Mult1|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~5\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~3\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~3\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X16_Y18_N18
\INST3_Goertzel|r_Real[6]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[6]~39_combout\ = ((\INST3_Goertzel|reg.result[0][6]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\ $ (\INST3_Goertzel|r_Real[5]~38\)))) # (GND)
-- \INST3_Goertzel|r_Real[6]~40\ = CARRY((\INST3_Goertzel|reg.result[0][6]~q\ & ((!\INST3_Goertzel|r_Real[5]~38\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\))) # (!\INST3_Goertzel|reg.result[0][6]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\ & !\INST3_Goertzel|r_Real[5]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][6]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[5]~38\,
	combout => \INST3_Goertzel|r_Real[6]~39_combout\,
	cout => \INST3_Goertzel|r_Real[6]~40\);

-- Location: FF_X16_Y18_N19
\INST3_Goertzel|r_Real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[6]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(6));

-- Location: FF_X19_Y18_N5
\INST3_Goertzel|reg.result[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(7),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][7]~q\);

-- Location: LCCOMB_X17_Y18_N16
\INST3_Goertzel|Mult1|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~5\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~5\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~7\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~5\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~5\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~5\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X16_Y18_N20
\INST3_Goertzel|r_Real[7]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[7]~41_combout\ = (\INST3_Goertzel|reg.result[0][7]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ & (!\INST3_Goertzel|r_Real[6]~40\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ & 
-- (\INST3_Goertzel|r_Real[6]~40\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][7]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ & ((\INST3_Goertzel|r_Real[6]~40\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\INST3_Goertzel|r_Real[6]~40\))))
-- \INST3_Goertzel|r_Real[7]~42\ = CARRY((\INST3_Goertzel|reg.result[0][7]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\ & !\INST3_Goertzel|r_Real[6]~40\)) # (!\INST3_Goertzel|reg.result[0][7]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\) # (!\INST3_Goertzel|r_Real[6]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][7]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[6]~40\,
	combout => \INST3_Goertzel|r_Real[7]~41_combout\,
	cout => \INST3_Goertzel|r_Real[7]~42\);

-- Location: FF_X16_Y18_N21
\INST3_Goertzel|r_Real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[7]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(7));

-- Location: FF_X20_Y18_N27
\INST3_Goertzel|reg.result[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(8),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][8]~q\);

-- Location: LCCOMB_X17_Y18_N18
\INST3_Goertzel|Mult1|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~9\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~7\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~7\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y18_N22
\INST3_Goertzel|r_Real[8]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[8]~43_combout\ = ((\INST3_Goertzel|reg.result[0][8]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\ $ (\INST3_Goertzel|r_Real[7]~42\)))) # (GND)
-- \INST3_Goertzel|r_Real[8]~44\ = CARRY((\INST3_Goertzel|reg.result[0][8]~q\ & ((!\INST3_Goertzel|r_Real[7]~42\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\))) # (!\INST3_Goertzel|reg.result[0][8]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\ & !\INST3_Goertzel|r_Real[7]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][8]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[7]~42\,
	combout => \INST3_Goertzel|r_Real[8]~43_combout\,
	cout => \INST3_Goertzel|r_Real[8]~44\);

-- Location: FF_X16_Y18_N23
\INST3_Goertzel|r_Real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[8]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(8));

-- Location: LCCOMB_X17_Y18_N20
\INST3_Goertzel|Mult1|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~9\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~9\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~11\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~9\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~9\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~9\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~11\);

-- Location: FF_X20_Y18_N9
\INST3_Goertzel|reg.result[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(9),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][9]~q\);

-- Location: LCCOMB_X16_Y18_N24
\INST3_Goertzel|r_Real[9]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[9]~45_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((\INST3_Goertzel|reg.result[0][9]~q\ & (!\INST3_Goertzel|r_Real[8]~44\)) # (!\INST3_Goertzel|reg.result[0][9]~q\ & ((\INST3_Goertzel|r_Real[8]~44\) # 
-- (GND))))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((\INST3_Goertzel|reg.result[0][9]~q\ & (\INST3_Goertzel|r_Real[8]~44\ & VCC)) # (!\INST3_Goertzel|reg.result[0][9]~q\ & (!\INST3_Goertzel|r_Real[8]~44\))))
-- \INST3_Goertzel|r_Real[9]~46\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ & ((!\INST3_Goertzel|r_Real[8]~44\) # (!\INST3_Goertzel|reg.result[0][9]~q\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\INST3_Goertzel|reg.result[0][9]~q\ & !\INST3_Goertzel|r_Real[8]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_1~10_combout\,
	datab => \INST3_Goertzel|reg.result[0][9]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[8]~44\,
	combout => \INST3_Goertzel|r_Real[9]~45_combout\,
	cout => \INST3_Goertzel|r_Real[9]~46\);

-- Location: FF_X16_Y18_N25
\INST3_Goertzel|r_Real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[9]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(9));

-- Location: FF_X20_Y18_N19
\INST3_Goertzel|reg.result[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(10),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][10]~q\);

-- Location: LCCOMB_X17_Y18_N22
\INST3_Goertzel|Mult1|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~13\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~11\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~11\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y18_N26
\INST3_Goertzel|r_Real[10]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[10]~47_combout\ = ((\INST3_Goertzel|reg.result[0][10]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\ $ (\INST3_Goertzel|r_Real[9]~46\)))) # (GND)
-- \INST3_Goertzel|r_Real[10]~48\ = CARRY((\INST3_Goertzel|reg.result[0][10]~q\ & ((!\INST3_Goertzel|r_Real[9]~46\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\))) # (!\INST3_Goertzel|reg.result[0][10]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\ & !\INST3_Goertzel|r_Real[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][10]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[9]~46\,
	combout => \INST3_Goertzel|r_Real[10]~47_combout\,
	cout => \INST3_Goertzel|r_Real[10]~48\);

-- Location: FF_X16_Y18_N27
\INST3_Goertzel|r_Real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[10]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(10));

-- Location: FF_X17_Y18_N7
\INST3_Goertzel|reg.result[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(11),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][11]~q\);

-- Location: LCCOMB_X17_Y18_N24
\INST3_Goertzel|Mult1|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~13\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~13\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~15\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~13\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~13\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~13\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y18_N28
\INST3_Goertzel|r_Real[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[11]~49_combout\ = (\INST3_Goertzel|reg.result[0][11]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ & (!\INST3_Goertzel|r_Real[10]~48\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (\INST3_Goertzel|r_Real[10]~48\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][11]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ & ((\INST3_Goertzel|r_Real[10]~48\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\INST3_Goertzel|r_Real[10]~48\))))
-- \INST3_Goertzel|r_Real[11]~50\ = CARRY((\INST3_Goertzel|reg.result[0][11]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\ & !\INST3_Goertzel|r_Real[10]~48\)) # (!\INST3_Goertzel|reg.result[0][11]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\) # (!\INST3_Goertzel|r_Real[10]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][11]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[10]~48\,
	combout => \INST3_Goertzel|r_Real[11]~49_combout\,
	cout => \INST3_Goertzel|r_Real[11]~50\);

-- Location: FF_X16_Y18_N29
\INST3_Goertzel|r_Real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[11]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(11));

-- Location: FF_X17_Y15_N3
\INST3_Goertzel|reg.result[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(12),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][12]~q\);

-- Location: LCCOMB_X17_Y18_N26
\INST3_Goertzel|Mult1|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~17\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~15\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~15\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y18_N30
\INST3_Goertzel|r_Real[12]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[12]~51_combout\ = ((\INST3_Goertzel|reg.result[0][12]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\ $ (\INST3_Goertzel|r_Real[11]~50\)))) # (GND)
-- \INST3_Goertzel|r_Real[12]~52\ = CARRY((\INST3_Goertzel|reg.result[0][12]~q\ & ((!\INST3_Goertzel|r_Real[11]~50\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\))) # (!\INST3_Goertzel|reg.result[0][12]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\ & !\INST3_Goertzel|r_Real[11]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][12]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[11]~50\,
	combout => \INST3_Goertzel|r_Real[12]~51_combout\,
	cout => \INST3_Goertzel|r_Real[12]~52\);

-- Location: FF_X16_Y18_N31
\INST3_Goertzel|r_Real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[12]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(12));

-- Location: LCCOMB_X17_Y17_N24
\INST3_Goertzel|reg.result[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][13]~feeder_combout\ = \INST3_Goertzel|reg.VA\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(13),
	combout => \INST3_Goertzel|reg.result[0][13]~feeder_combout\);

-- Location: FF_X17_Y17_N25
\INST3_Goertzel|reg.result[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][13]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][13]~q\);

-- Location: LCCOMB_X17_Y18_N28
\INST3_Goertzel|Mult1|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~17\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~17\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~19\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~17\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~17\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~17\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X16_Y17_N0
\INST3_Goertzel|r_Real[13]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[13]~53_combout\ = (\INST3_Goertzel|reg.result[0][13]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ & (!\INST3_Goertzel|r_Real[12]~52\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ & 
-- (\INST3_Goertzel|r_Real[12]~52\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][13]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ & ((\INST3_Goertzel|r_Real[12]~52\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\INST3_Goertzel|r_Real[12]~52\))))
-- \INST3_Goertzel|r_Real[13]~54\ = CARRY((\INST3_Goertzel|reg.result[0][13]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\ & !\INST3_Goertzel|r_Real[12]~52\)) # (!\INST3_Goertzel|reg.result[0][13]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\) # (!\INST3_Goertzel|r_Real[12]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][13]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[12]~52\,
	combout => \INST3_Goertzel|r_Real[13]~53_combout\,
	cout => \INST3_Goertzel|r_Real[13]~54\);

-- Location: FF_X16_Y17_N1
\INST3_Goertzel|r_Real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[13]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(13));

-- Location: LCCOMB_X17_Y17_N30
\INST3_Goertzel|reg.result[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][14]~feeder_combout\ = \INST3_Goertzel|reg.VA\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(14),
	combout => \INST3_Goertzel|reg.result[0][14]~feeder_combout\);

-- Location: FF_X17_Y17_N31
\INST3_Goertzel|reg.result[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][14]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][14]~q\);

-- Location: LCCOMB_X17_Y18_N30
\INST3_Goertzel|Mult1|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~21\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~19\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~19\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X16_Y17_N2
\INST3_Goertzel|r_Real[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[14]~55_combout\ = ((\INST3_Goertzel|reg.result[0][14]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\ $ (\INST3_Goertzel|r_Real[13]~54\)))) # (GND)
-- \INST3_Goertzel|r_Real[14]~56\ = CARRY((\INST3_Goertzel|reg.result[0][14]~q\ & ((!\INST3_Goertzel|r_Real[13]~54\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\))) # (!\INST3_Goertzel|reg.result[0][14]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\ & !\INST3_Goertzel|r_Real[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][14]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[13]~54\,
	combout => \INST3_Goertzel|r_Real[14]~55_combout\,
	cout => \INST3_Goertzel|r_Real[14]~56\);

-- Location: FF_X16_Y17_N3
\INST3_Goertzel|r_Real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[14]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(14));

-- Location: FF_X17_Y17_N15
\INST3_Goertzel|reg.result[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(15),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][15]~q\);

-- Location: LCCOMB_X17_Y17_N0
\INST3_Goertzel|Mult1|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~21\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~21\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~23\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~21\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~21\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~21\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X16_Y17_N4
\INST3_Goertzel|r_Real[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[15]~57_combout\ = (\INST3_Goertzel|reg.result[0][15]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ & (!\INST3_Goertzel|r_Real[14]~56\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ & 
-- (\INST3_Goertzel|r_Real[14]~56\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][15]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ & ((\INST3_Goertzel|r_Real[14]~56\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\INST3_Goertzel|r_Real[14]~56\))))
-- \INST3_Goertzel|r_Real[15]~58\ = CARRY((\INST3_Goertzel|reg.result[0][15]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\ & !\INST3_Goertzel|r_Real[14]~56\)) # (!\INST3_Goertzel|reg.result[0][15]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\) # (!\INST3_Goertzel|r_Real[14]~56\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][15]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[14]~56\,
	combout => \INST3_Goertzel|r_Real[15]~57_combout\,
	cout => \INST3_Goertzel|r_Real[15]~58\);

-- Location: FF_X16_Y17_N5
\INST3_Goertzel|r_Real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[15]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(15));

-- Location: LCCOMB_X17_Y17_N2
\INST3_Goertzel|Mult1|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~25\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~23\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\ & (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~23\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~25\);

-- Location: FF_X17_Y17_N29
\INST3_Goertzel|reg.result[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(16),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][16]~q\);

-- Location: LCCOMB_X16_Y17_N6
\INST3_Goertzel|r_Real[16]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[16]~59_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\ $ (\INST3_Goertzel|reg.result[0][16]~q\ $ (\INST3_Goertzel|r_Real[15]~58\)))) # (GND)
-- \INST3_Goertzel|r_Real[16]~60\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\ & (\INST3_Goertzel|reg.result[0][16]~q\ & !\INST3_Goertzel|r_Real[15]~58\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\ & 
-- ((\INST3_Goertzel|reg.result[0][16]~q\) # (!\INST3_Goertzel|r_Real[15]~58\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_1~24_combout\,
	datab => \INST3_Goertzel|reg.result[0][16]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[15]~58\,
	combout => \INST3_Goertzel|r_Real[16]~59_combout\,
	cout => \INST3_Goertzel|r_Real[16]~60\);

-- Location: FF_X16_Y17_N7
\INST3_Goertzel|r_Real[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[16]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(16));

-- Location: LCCOMB_X17_Y17_N4
\INST3_Goertzel|Mult1|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\INST3_Goertzel|Mult1|auto_generated|op_1~25\)))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~25\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~27\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~25\)) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~25\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~25\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y16_N12
\INST3_Goertzel|reg.result[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][17]~feeder_combout\ = \INST3_Goertzel|reg.VA\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(17),
	combout => \INST3_Goertzel|reg.result[0][17]~feeder_combout\);

-- Location: FF_X22_Y16_N13
\INST3_Goertzel|reg.result[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][17]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][17]~q\);

-- Location: LCCOMB_X16_Y17_N8
\INST3_Goertzel|r_Real[17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[17]~61_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((\INST3_Goertzel|reg.result[0][17]~q\ & (!\INST3_Goertzel|r_Real[16]~60\)) # (!\INST3_Goertzel|reg.result[0][17]~q\ & ((\INST3_Goertzel|r_Real[16]~60\) # 
-- (GND))))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((\INST3_Goertzel|reg.result[0][17]~q\ & (\INST3_Goertzel|r_Real[16]~60\ & VCC)) # (!\INST3_Goertzel|reg.result[0][17]~q\ & (!\INST3_Goertzel|r_Real[16]~60\))))
-- \INST3_Goertzel|r_Real[17]~62\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ & ((!\INST3_Goertzel|r_Real[16]~60\) # (!\INST3_Goertzel|reg.result[0][17]~q\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\ & 
-- (!\INST3_Goertzel|reg.result[0][17]~q\ & !\INST3_Goertzel|r_Real[16]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_1~26_combout\,
	datab => \INST3_Goertzel|reg.result[0][17]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[16]~60\,
	combout => \INST3_Goertzel|r_Real[17]~61_combout\,
	cout => \INST3_Goertzel|r_Real[17]~62\);

-- Location: FF_X16_Y17_N9
\INST3_Goertzel|r_Real[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[17]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(17));

-- Location: LCCOMB_X17_Y19_N0
\INST3_Goertzel|Mult1|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\ = \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (VCC)
-- \INST3_Goertzel|Mult1|auto_generated|op_2~1\ = CARRY(\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~1\);

-- Location: LCCOMB_X17_Y17_N6
\INST3_Goertzel|Mult1|auto_generated|op_1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\ $ (\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \INST3_Goertzel|Mult1|auto_generated|op_1~29\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\ & ((!\INST3_Goertzel|Mult1|auto_generated|op_1~27\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\))) # 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\ & (!\INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_2~0_combout\,
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~27\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y17_N26
\INST3_Goertzel|reg.result[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][18]~feeder_combout\ = \INST3_Goertzel|reg.VA\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(18),
	combout => \INST3_Goertzel|reg.result[0][18]~feeder_combout\);

-- Location: FF_X17_Y17_N27
\INST3_Goertzel|reg.result[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][18]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][18]~q\);

-- Location: LCCOMB_X16_Y17_N10
\INST3_Goertzel|r_Real[18]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[18]~63_combout\ = ((\INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\ $ (\INST3_Goertzel|reg.result[0][18]~q\ $ (\INST3_Goertzel|r_Real[17]~62\)))) # (GND)
-- \INST3_Goertzel|r_Real[18]~64\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\ & (\INST3_Goertzel|reg.result[0][18]~q\ & !\INST3_Goertzel|r_Real[17]~62\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\ & 
-- ((\INST3_Goertzel|reg.result[0][18]~q\) # (!\INST3_Goertzel|r_Real[17]~62\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_1~28_combout\,
	datab => \INST3_Goertzel|reg.result[0][18]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[17]~62\,
	combout => \INST3_Goertzel|r_Real[18]~63_combout\,
	cout => \INST3_Goertzel|r_Real[18]~64\);

-- Location: FF_X16_Y17_N11
\INST3_Goertzel|r_Real[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[18]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(18));

-- Location: LCCOMB_X22_Y16_N14
\INST3_Goertzel|reg.result[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][19]~feeder_combout\ = \INST3_Goertzel|reg.VA\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(19),
	combout => \INST3_Goertzel|reg.result[0][19]~feeder_combout\);

-- Location: FF_X22_Y16_N15
\INST3_Goertzel|reg.result[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][19]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][19]~q\);

-- Location: LCCOMB_X17_Y19_N2
\INST3_Goertzel|Mult1|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\INST3_Goertzel|Mult1|auto_generated|op_2~1\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_2~1\) # (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~3\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~1\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~1\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X17_Y17_N8
\INST3_Goertzel|Mult1|auto_generated|op_1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~29\ & VCC)) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~29\))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~31\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~29\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X16_Y17_N12
\INST3_Goertzel|r_Real[19]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[19]~65_combout\ = (\INST3_Goertzel|reg.result[0][19]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ & (!\INST3_Goertzel|r_Real[18]~64\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ & 
-- (\INST3_Goertzel|r_Real[18]~64\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][19]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ & ((\INST3_Goertzel|r_Real[18]~64\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ & 
-- (!\INST3_Goertzel|r_Real[18]~64\))))
-- \INST3_Goertzel|r_Real[19]~66\ = CARRY((\INST3_Goertzel|reg.result[0][19]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\ & !\INST3_Goertzel|r_Real[18]~64\)) # (!\INST3_Goertzel|reg.result[0][19]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\) # (!\INST3_Goertzel|r_Real[18]~64\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][19]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[18]~64\,
	combout => \INST3_Goertzel|r_Real[19]~65_combout\,
	cout => \INST3_Goertzel|r_Real[19]~66\);

-- Location: FF_X16_Y17_N13
\INST3_Goertzel|r_Real[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[19]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(19));

-- Location: LCCOMB_X17_Y15_N8
\INST3_Goertzel|reg.result[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][20]~feeder_combout\ = \INST3_Goertzel|reg.VA\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(20),
	combout => \INST3_Goertzel|reg.result[0][20]~feeder_combout\);

-- Location: FF_X17_Y15_N9
\INST3_Goertzel|reg.result[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][20]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][20]~q\);

-- Location: LCCOMB_X17_Y19_N4
\INST3_Goertzel|Mult1|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & (\INST3_Goertzel|Mult1|auto_generated|op_2~3\ $ (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_2~3\ & VCC))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~5\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\INST3_Goertzel|Mult1|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~3\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X17_Y17_N10
\INST3_Goertzel|Mult1|auto_generated|op_1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\ & ((GND) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~31\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\ & 
-- (\INST3_Goertzel|Mult1|auto_generated|op_1~31\ $ (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~33\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~31\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X16_Y17_N14
\INST3_Goertzel|r_Real[20]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[20]~67_combout\ = ((\INST3_Goertzel|reg.result[0][20]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\ $ (\INST3_Goertzel|r_Real[19]~66\)))) # (GND)
-- \INST3_Goertzel|r_Real[20]~68\ = CARRY((\INST3_Goertzel|reg.result[0][20]~q\ & ((!\INST3_Goertzel|r_Real[19]~66\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\))) # (!\INST3_Goertzel|reg.result[0][20]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\ & !\INST3_Goertzel|r_Real[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][20]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[19]~66\,
	combout => \INST3_Goertzel|r_Real[20]~67_combout\,
	cout => \INST3_Goertzel|r_Real[20]~68\);

-- Location: FF_X16_Y17_N15
\INST3_Goertzel|r_Real[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[20]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(20));

-- Location: FF_X20_Y18_N5
\INST3_Goertzel|reg.result[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(21),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][21]~q\);

-- Location: LCCOMB_X17_Y19_N6
\INST3_Goertzel|Mult1|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\INST3_Goertzel|Mult1|auto_generated|op_2~5\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_2~5\) # (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~7\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~5\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~5\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X17_Y17_N12
\INST3_Goertzel|Mult1|auto_generated|op_1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~33\ & VCC)) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~33\))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~35\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~33\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X16_Y17_N16
\INST3_Goertzel|r_Real[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[21]~69_combout\ = (\INST3_Goertzel|reg.result[0][21]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ & (!\INST3_Goertzel|r_Real[20]~68\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ & 
-- (\INST3_Goertzel|r_Real[20]~68\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][21]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ & ((\INST3_Goertzel|r_Real[20]~68\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ & 
-- (!\INST3_Goertzel|r_Real[20]~68\))))
-- \INST3_Goertzel|r_Real[21]~70\ = CARRY((\INST3_Goertzel|reg.result[0][21]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\ & !\INST3_Goertzel|r_Real[20]~68\)) # (!\INST3_Goertzel|reg.result[0][21]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\) # (!\INST3_Goertzel|r_Real[20]~68\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][21]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[20]~68\,
	combout => \INST3_Goertzel|r_Real[21]~69_combout\,
	cout => \INST3_Goertzel|r_Real[21]~70\);

-- Location: FF_X16_Y17_N17
\INST3_Goertzel|r_Real[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[21]~69_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(21));

-- Location: FF_X17_Y17_N23
\INST3_Goertzel|reg.result[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(22),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][22]~q\);

-- Location: LCCOMB_X17_Y19_N8
\INST3_Goertzel|Mult1|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & (\INST3_Goertzel|Mult1|auto_generated|op_2~7\ $ (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_2~7\ & VCC))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~9\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\ & !\INST3_Goertzel|Mult1|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~7\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X17_Y17_N14
\INST3_Goertzel|Mult1|auto_generated|op_1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\ & ((GND) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~35\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\ & 
-- (\INST3_Goertzel|Mult1|auto_generated|op_1~35\ $ (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~37\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~35\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X16_Y17_N18
\INST3_Goertzel|r_Real[22]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[22]~71_combout\ = ((\INST3_Goertzel|reg.result[0][22]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\ $ (\INST3_Goertzel|r_Real[21]~70\)))) # (GND)
-- \INST3_Goertzel|r_Real[22]~72\ = CARRY((\INST3_Goertzel|reg.result[0][22]~q\ & ((!\INST3_Goertzel|r_Real[21]~70\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\))) # (!\INST3_Goertzel|reg.result[0][22]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\ & !\INST3_Goertzel|r_Real[21]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][22]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[21]~70\,
	combout => \INST3_Goertzel|r_Real[22]~71_combout\,
	cout => \INST3_Goertzel|r_Real[22]~72\);

-- Location: FF_X16_Y17_N19
\INST3_Goertzel|r_Real[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[22]~71_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(22));

-- Location: LCCOMB_X16_Y17_N28
\INST3_Goertzel|reg.result[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][23]~feeder_combout\ = \INST3_Goertzel|reg.VA\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(23),
	combout => \INST3_Goertzel|reg.result[0][23]~feeder_combout\);

-- Location: FF_X16_Y17_N29
\INST3_Goertzel|reg.result[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][23]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][23]~q\);

-- Location: LCCOMB_X17_Y19_N10
\INST3_Goertzel|Mult1|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\INST3_Goertzel|Mult1|auto_generated|op_2~9\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_2~9\) # (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~11\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~9\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~9\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X17_Y17_N16
\INST3_Goertzel|Mult1|auto_generated|op_1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~37\ & VCC)) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~37\))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~39\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~37\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X16_Y17_N20
\INST3_Goertzel|r_Real[23]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[23]~73_combout\ = (\INST3_Goertzel|reg.result[0][23]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ & (!\INST3_Goertzel|r_Real[22]~72\)) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ & 
-- (\INST3_Goertzel|r_Real[22]~72\ & VCC)))) # (!\INST3_Goertzel|reg.result[0][23]~q\ & ((\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ & ((\INST3_Goertzel|r_Real[22]~72\) # (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ & 
-- (!\INST3_Goertzel|r_Real[22]~72\))))
-- \INST3_Goertzel|r_Real[23]~74\ = CARRY((\INST3_Goertzel|reg.result[0][23]~q\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\ & !\INST3_Goertzel|r_Real[22]~72\)) # (!\INST3_Goertzel|reg.result[0][23]~q\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\) # (!\INST3_Goertzel|r_Real[22]~72\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][23]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[22]~72\,
	combout => \INST3_Goertzel|r_Real[23]~73_combout\,
	cout => \INST3_Goertzel|r_Real[23]~74\);

-- Location: FF_X16_Y17_N21
\INST3_Goertzel|r_Real[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[23]~73_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(23));

-- Location: LCCOMB_X16_Y17_N30
\INST3_Goertzel|reg.result[0][24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][24]~feeder_combout\ = \INST3_Goertzel|reg.VA\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(24),
	combout => \INST3_Goertzel|reg.result[0][24]~feeder_combout\);

-- Location: FF_X16_Y17_N31
\INST3_Goertzel|reg.result[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][24]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][24]~q\);

-- Location: LCCOMB_X17_Y19_N12
\INST3_Goertzel|Mult1|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & (\INST3_Goertzel|Mult1|auto_generated|op_2~11\ $ (GND))) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_2~11\ & VCC))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~13\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\INST3_Goertzel|Mult1|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~11\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X17_Y17_N18
\INST3_Goertzel|Mult1|auto_generated|op_1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\ & ((GND) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~39\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\ & 
-- (\INST3_Goertzel|Mult1|auto_generated|op_1~39\ $ (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~41\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult1|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~39\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X16_Y17_N22
\INST3_Goertzel|r_Real[24]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[24]~75_combout\ = ((\INST3_Goertzel|reg.result[0][24]~q\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\ $ (\INST3_Goertzel|r_Real[23]~74\)))) # (GND)
-- \INST3_Goertzel|r_Real[24]~76\ = CARRY((\INST3_Goertzel|reg.result[0][24]~q\ & ((!\INST3_Goertzel|r_Real[23]~74\) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\))) # (!\INST3_Goertzel|reg.result[0][24]~q\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\ & !\INST3_Goertzel|r_Real[23]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][24]~q\,
	datab => \INST3_Goertzel|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[23]~74\,
	combout => \INST3_Goertzel|r_Real[24]~75_combout\,
	cout => \INST3_Goertzel|r_Real[24]~76\);

-- Location: FF_X16_Y17_N23
\INST3_Goertzel|r_Real[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[24]~75_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(24));

-- Location: LCCOMB_X17_Y19_N14
\INST3_Goertzel|Mult1|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\ = (\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\INST3_Goertzel|Mult1|auto_generated|op_2~13\)) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- ((\INST3_Goertzel|Mult1|auto_generated|op_2~13\) # (GND)))
-- \INST3_Goertzel|Mult1|auto_generated|op_2~15\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~13\) # (!\INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~13\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X17_Y17_N20
\INST3_Goertzel|Mult1|auto_generated|op_1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\ & (\INST3_Goertzel|Mult1|auto_generated|op_1~41\ & VCC)) # (!\INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\ & 
-- (!\INST3_Goertzel|Mult1|auto_generated|op_1~41\))
-- \INST3_Goertzel|Mult1|auto_generated|op_1~43\ = CARRY((!\INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\ & !\INST3_Goertzel|Mult1|auto_generated|op_1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~41\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	cout => \INST3_Goertzel|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X22_Y16_N4
\INST3_Goertzel|reg.result[0][25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|reg.result[0][25]~feeder_combout\ = \INST3_Goertzel|reg.VA\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|reg.VA\(25),
	combout => \INST3_Goertzel|reg.result[0][25]~feeder_combout\);

-- Location: FF_X22_Y16_N5
\INST3_Goertzel|reg.result[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|reg.result[0][25]~feeder_combout\,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][25]~q\);

-- Location: LCCOMB_X16_Y17_N24
\INST3_Goertzel|r_Real[25]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[25]~77_combout\ = (\INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((\INST3_Goertzel|reg.result[0][25]~q\ & (!\INST3_Goertzel|r_Real[24]~76\)) # (!\INST3_Goertzel|reg.result[0][25]~q\ & ((\INST3_Goertzel|r_Real[24]~76\) # 
-- (GND))))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((\INST3_Goertzel|reg.result[0][25]~q\ & (\INST3_Goertzel|r_Real[24]~76\ & VCC)) # (!\INST3_Goertzel|reg.result[0][25]~q\ & (!\INST3_Goertzel|r_Real[24]~76\))))
-- \INST3_Goertzel|r_Real[25]~78\ = CARRY((\INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ & ((!\INST3_Goertzel|r_Real[24]~76\) # (!\INST3_Goertzel|reg.result[0][25]~q\))) # (!\INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\ & 
-- (!\INST3_Goertzel|reg.result[0][25]~q\ & !\INST3_Goertzel|r_Real[24]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|op_1~42_combout\,
	datab => \INST3_Goertzel|reg.result[0][25]~q\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Real[24]~76\,
	combout => \INST3_Goertzel|r_Real[25]~77_combout\,
	cout => \INST3_Goertzel|r_Real[25]~78\);

-- Location: FF_X16_Y17_N25
\INST3_Goertzel|r_Real[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[25]~77_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(25));

-- Location: FF_X22_Y16_N27
\INST3_Goertzel|reg.result[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	asdata => \INST3_Goertzel|reg.VA\(26),
	sload => VCC,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|reg.result[0][26]~q\);

-- Location: LCCOMB_X17_Y19_N16
\INST3_Goertzel|Mult1|auto_generated|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_2~16_combout\ = \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (!\INST3_Goertzel|Mult1|auto_generated|op_2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult1|auto_generated|mac_out4~DATAOUT22\,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_2~15\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X17_Y17_N22
\INST3_Goertzel|Mult1|auto_generated|op_1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult1|auto_generated|op_1~44_combout\ = \INST3_Goertzel|Mult1|auto_generated|op_1~43\ $ (\INST3_Goertzel|Mult1|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult1|auto_generated|op_2~16_combout\,
	cin => \INST3_Goertzel|Mult1|auto_generated|op_1~43\,
	combout => \INST3_Goertzel|Mult1|auto_generated|op_1~44_combout\);

-- Location: LCCOMB_X16_Y17_N26
\INST3_Goertzel|r_Real[26]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Real[26]~79_combout\ = \INST3_Goertzel|reg.result[0][26]~q\ $ (\INST3_Goertzel|r_Real[25]~78\ $ (\INST3_Goertzel|Mult1|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|reg.result[0][26]~q\,
	datad => \INST3_Goertzel|Mult1|auto_generated|op_1~44_combout\,
	cin => \INST3_Goertzel|r_Real[25]~78\,
	combout => \INST3_Goertzel|r_Real[26]~79_combout\);

-- Location: FF_X16_Y17_N27
\INST3_Goertzel|r_Real[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Real[26]~79_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Real\(26));

-- Location: DSPMULT_X18_Y3_N0
\INST1_Goertzel|Mult2|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y3_N2
\INST1_Goertzel|Mult2|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y3_N4
\INST1_Goertzel|r_Imag[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[0]~feeder_combout\ = \INST1_Goertzel|Mult2|auto_generated|w245w\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Mult2|auto_generated|w245w\(14),
	combout => \INST1_Goertzel|r_Imag[0]~feeder_combout\);

-- Location: FF_X17_Y3_N5
\INST1_Goertzel|r_Imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[0]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(0));

-- Location: LCCOMB_X17_Y2_N28
\INST1_Goertzel|r_Imag[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[1]~feeder_combout\ = \INST1_Goertzel|Mult2|auto_generated|w245w\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Mult2|auto_generated|w245w\(15),
	combout => \INST1_Goertzel|r_Imag[1]~feeder_combout\);

-- Location: FF_X17_Y2_N29
\INST1_Goertzel|r_Imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[1]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(1));

-- Location: LCCOMB_X17_Y3_N2
\INST1_Goertzel|r_Imag[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[2]~feeder_combout\ = \INST1_Goertzel|Mult2|auto_generated|w245w\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Mult2|auto_generated|w245w\(16),
	combout => \INST1_Goertzel|r_Imag[2]~feeder_combout\);

-- Location: FF_X17_Y3_N3
\INST1_Goertzel|r_Imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[2]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(2));

-- Location: LCCOMB_X17_Y3_N8
\INST1_Goertzel|r_Imag[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[3]~feeder_combout\ = \INST1_Goertzel|Mult2|auto_generated|w245w\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST1_Goertzel|Mult2|auto_generated|w245w\(17),
	combout => \INST1_Goertzel|r_Imag[3]~feeder_combout\);

-- Location: FF_X17_Y3_N9
\INST1_Goertzel|r_Imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[3]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(3));

-- Location: DSPMULT_X18_Y2_N0
\INST1_Goertzel|Mult2|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y2_N2
\INST1_Goertzel|Mult2|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST1_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y3_N10
\INST1_Goertzel|r_Imag[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[4]~23_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ & (\INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ & 
-- (\INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & VCC))
-- \INST1_Goertzel|r_Imag[4]~24\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ & \INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \INST1_Goertzel|r_Imag[4]~23_combout\,
	cout => \INST1_Goertzel|r_Imag[4]~24\);

-- Location: FF_X17_Y3_N11
\INST1_Goertzel|r_Imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[4]~23_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(4));

-- Location: LCCOMB_X17_Y3_N12
\INST1_Goertzel|r_Imag[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[5]~25_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (\INST1_Goertzel|r_Imag[4]~24\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST1_Goertzel|r_Imag[4]~24\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST1_Goertzel|r_Imag[4]~24\)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\INST1_Goertzel|r_Imag[4]~24\) # (GND)))))
-- \INST1_Goertzel|r_Imag[5]~26\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & !\INST1_Goertzel|r_Imag[4]~24\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\INST1_Goertzel|r_Imag[4]~24\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[4]~24\,
	combout => \INST1_Goertzel|r_Imag[5]~25_combout\,
	cout => \INST1_Goertzel|r_Imag[5]~26\);

-- Location: FF_X17_Y3_N13
\INST1_Goertzel|r_Imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[5]~25_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(5));

-- Location: LCCOMB_X17_Y3_N14
\INST1_Goertzel|r_Imag[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[6]~27_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (!\INST1_Goertzel|r_Imag[5]~26\)))) # (GND)
-- \INST1_Goertzel|r_Imag[6]~28\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\) # (!\INST1_Goertzel|r_Imag[5]~26\))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ 
-- & (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ & !\INST1_Goertzel|r_Imag[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[5]~26\,
	combout => \INST1_Goertzel|r_Imag[6]~27_combout\,
	cout => \INST1_Goertzel|r_Imag[6]~28\);

-- Location: FF_X17_Y3_N15
\INST1_Goertzel|r_Imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[6]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(6));

-- Location: LCCOMB_X17_Y3_N16
\INST1_Goertzel|r_Imag[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[7]~29_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (\INST1_Goertzel|r_Imag[6]~28\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\INST1_Goertzel|r_Imag[6]~28\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\INST1_Goertzel|r_Imag[6]~28\)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\INST1_Goertzel|r_Imag[6]~28\) # (GND)))))
-- \INST1_Goertzel|r_Imag[7]~30\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & !\INST1_Goertzel|r_Imag[6]~28\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\INST1_Goertzel|r_Imag[6]~28\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[6]~28\,
	combout => \INST1_Goertzel|r_Imag[7]~29_combout\,
	cout => \INST1_Goertzel|r_Imag[7]~30\);

-- Location: FF_X17_Y3_N17
\INST1_Goertzel|r_Imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[7]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(7));

-- Location: LCCOMB_X17_Y3_N18
\INST1_Goertzel|r_Imag[8]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[8]~31_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (!\INST1_Goertzel|r_Imag[7]~30\)))) # (GND)
-- \INST1_Goertzel|r_Imag[8]~32\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\) # (!\INST1_Goertzel|r_Imag[7]~30\))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & 
-- (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ & !\INST1_Goertzel|r_Imag[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[7]~30\,
	combout => \INST1_Goertzel|r_Imag[8]~31_combout\,
	cout => \INST1_Goertzel|r_Imag[8]~32\);

-- Location: FF_X17_Y3_N19
\INST1_Goertzel|r_Imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[8]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(8));

-- Location: LCCOMB_X17_Y3_N20
\INST1_Goertzel|r_Imag[9]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[9]~33_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (\INST1_Goertzel|r_Imag[8]~32\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST1_Goertzel|r_Imag[8]~32\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST1_Goertzel|r_Imag[8]~32\)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\INST1_Goertzel|r_Imag[8]~32\) # (GND)))))
-- \INST1_Goertzel|r_Imag[9]~34\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & !\INST1_Goertzel|r_Imag[8]~32\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\INST1_Goertzel|r_Imag[8]~32\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[8]~32\,
	combout => \INST1_Goertzel|r_Imag[9]~33_combout\,
	cout => \INST1_Goertzel|r_Imag[9]~34\);

-- Location: FF_X17_Y3_N21
\INST1_Goertzel|r_Imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[9]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(9));

-- Location: LCCOMB_X17_Y3_N22
\INST1_Goertzel|r_Imag[10]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[10]~35_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (!\INST1_Goertzel|r_Imag[9]~34\)))) # (GND)
-- \INST1_Goertzel|r_Imag[10]~36\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\) # (!\INST1_Goertzel|r_Imag[9]~34\))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ 
-- & (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ & !\INST1_Goertzel|r_Imag[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[9]~34\,
	combout => \INST1_Goertzel|r_Imag[10]~35_combout\,
	cout => \INST1_Goertzel|r_Imag[10]~36\);

-- Location: FF_X17_Y3_N23
\INST1_Goertzel|r_Imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[10]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(10));

-- Location: LCCOMB_X17_Y3_N24
\INST1_Goertzel|r_Imag[11]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[11]~37_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & (\INST1_Goertzel|r_Imag[10]~36\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\INST1_Goertzel|r_Imag[10]~36\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\INST1_Goertzel|r_Imag[10]~36\)) 
-- # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\INST1_Goertzel|r_Imag[10]~36\) # (GND)))))
-- \INST1_Goertzel|r_Imag[11]~38\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & !\INST1_Goertzel|r_Imag[10]~36\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\INST1_Goertzel|r_Imag[10]~36\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[10]~36\,
	combout => \INST1_Goertzel|r_Imag[11]~37_combout\,
	cout => \INST1_Goertzel|r_Imag[11]~38\);

-- Location: FF_X17_Y3_N25
\INST1_Goertzel|r_Imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[11]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(11));

-- Location: LCCOMB_X17_Y3_N26
\INST1_Goertzel|r_Imag[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[12]~39_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (!\INST1_Goertzel|r_Imag[11]~38\)))) # (GND)
-- \INST1_Goertzel|r_Imag[12]~40\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\) # (!\INST1_Goertzel|r_Imag[11]~38\))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ 
-- & (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ & !\INST1_Goertzel|r_Imag[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[11]~38\,
	combout => \INST1_Goertzel|r_Imag[12]~39_combout\,
	cout => \INST1_Goertzel|r_Imag[12]~40\);

-- Location: FF_X17_Y3_N27
\INST1_Goertzel|r_Imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[12]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(12));

-- Location: LCCOMB_X17_Y3_N28
\INST1_Goertzel|r_Imag[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[13]~41_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & (\INST1_Goertzel|r_Imag[12]~40\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\INST1_Goertzel|r_Imag[12]~40\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\INST1_Goertzel|r_Imag[12]~40\)) 
-- # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\INST1_Goertzel|r_Imag[12]~40\) # (GND)))))
-- \INST1_Goertzel|r_Imag[13]~42\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & !\INST1_Goertzel|r_Imag[12]~40\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\INST1_Goertzel|r_Imag[12]~40\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[12]~40\,
	combout => \INST1_Goertzel|r_Imag[13]~41_combout\,
	cout => \INST1_Goertzel|r_Imag[13]~42\);

-- Location: FF_X17_Y3_N29
\INST1_Goertzel|r_Imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[13]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(13));

-- Location: LCCOMB_X17_Y3_N30
\INST1_Goertzel|r_Imag[14]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[14]~43_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (!\INST1_Goertzel|r_Imag[13]~42\)))) # (GND)
-- \INST1_Goertzel|r_Imag[14]~44\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\) # (!\INST1_Goertzel|r_Imag[13]~42\))) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ & (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ & !\INST1_Goertzel|r_Imag[13]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[13]~42\,
	combout => \INST1_Goertzel|r_Imag[14]~43_combout\,
	cout => \INST1_Goertzel|r_Imag[14]~44\);

-- Location: FF_X17_Y3_N31
\INST1_Goertzel|r_Imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[14]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(14));

-- Location: LCCOMB_X17_Y2_N0
\INST1_Goertzel|r_Imag[15]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[15]~45_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & (\INST1_Goertzel|r_Imag[14]~44\ & VCC)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\INST1_Goertzel|r_Imag[14]~44\)))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\INST1_Goertzel|r_Imag[14]~44\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\INST1_Goertzel|r_Imag[14]~44\) # (GND)))))
-- \INST1_Goertzel|r_Imag[15]~46\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & !\INST1_Goertzel|r_Imag[14]~44\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ 
-- & ((!\INST1_Goertzel|r_Imag[14]~44\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[14]~44\,
	combout => \INST1_Goertzel|r_Imag[15]~45_combout\,
	cout => \INST1_Goertzel|r_Imag[15]~46\);

-- Location: FF_X17_Y2_N1
\INST1_Goertzel|r_Imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[15]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(15));

-- Location: LCCOMB_X17_Y2_N2
\INST1_Goertzel|r_Imag[16]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[16]~47_combout\ = ((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (!\INST1_Goertzel|r_Imag[15]~46\)))) # (GND)
-- \INST1_Goertzel|r_Imag[16]~48\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\) # (!\INST1_Goertzel|r_Imag[15]~46\))) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ & (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ & !\INST1_Goertzel|r_Imag[15]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[15]~46\,
	combout => \INST1_Goertzel|r_Imag[16]~47_combout\,
	cout => \INST1_Goertzel|r_Imag[16]~48\);

-- Location: FF_X17_Y2_N3
\INST1_Goertzel|r_Imag[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[16]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(16));

-- Location: LCCOMB_X16_Y2_N12
\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ = \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (VCC)
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\ = CARRY(\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X17_Y2_N4
\INST1_Goertzel|r_Imag[17]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[17]~49_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (!\INST1_Goertzel|r_Imag[16]~48\)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (\INST1_Goertzel|r_Imag[16]~48\ & VCC)))) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & 
-- ((\INST1_Goertzel|r_Imag[16]~48\) # (GND))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (!\INST1_Goertzel|r_Imag[16]~48\))))
-- \INST1_Goertzel|r_Imag[17]~50\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & (\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & !\INST1_Goertzel|r_Imag[16]~48\)) # 
-- (!\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\) # (!\INST1_Goertzel|r_Imag[16]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[16]~48\,
	combout => \INST1_Goertzel|r_Imag[17]~49_combout\,
	cout => \INST1_Goertzel|r_Imag[17]~50\);

-- Location: FF_X17_Y2_N5
\INST1_Goertzel|r_Imag[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[17]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(17));

-- Location: LCCOMB_X16_Y2_N14
\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & (!\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (GND)))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[0]~1\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X17_Y2_N6
\INST1_Goertzel|r_Imag[18]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[18]~51_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & ((GND) # (!\INST1_Goertzel|r_Imag[17]~50\))) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & (\INST1_Goertzel|r_Imag[17]~50\ $ 
-- (GND)))
-- \INST1_Goertzel|r_Imag[18]~52\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\) # (!\INST1_Goertzel|r_Imag[17]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[17]~50\,
	combout => \INST1_Goertzel|r_Imag[18]~51_combout\,
	cout => \INST1_Goertzel|r_Imag[18]~52\);

-- Location: FF_X17_Y2_N7
\INST1_Goertzel|r_Imag[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[18]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(18));

-- Location: LCCOMB_X16_Y2_N16
\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & (\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\ $ (GND))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\ & VCC))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & !\INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[1]~3\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X17_Y2_N8
\INST1_Goertzel|r_Imag[19]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[19]~53_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (\INST1_Goertzel|r_Imag[18]~52\ & VCC)) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (!\INST1_Goertzel|r_Imag[18]~52\))
-- \INST1_Goertzel|r_Imag[19]~54\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & !\INST1_Goertzel|r_Imag[18]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[18]~52\,
	combout => \INST1_Goertzel|r_Imag[19]~53_combout\,
	cout => \INST1_Goertzel|r_Imag[19]~54\);

-- Location: FF_X17_Y2_N9
\INST1_Goertzel|r_Imag[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[19]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(19));

-- Location: LCCOMB_X16_Y2_N18
\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & (!\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (GND)))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[2]~5\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X17_Y2_N10
\INST1_Goertzel|r_Imag[20]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[20]~55_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & ((GND) # (!\INST1_Goertzel|r_Imag[19]~54\))) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & (\INST1_Goertzel|r_Imag[19]~54\ $ 
-- (GND)))
-- \INST1_Goertzel|r_Imag[20]~56\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\) # (!\INST1_Goertzel|r_Imag[19]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[19]~54\,
	combout => \INST1_Goertzel|r_Imag[20]~55_combout\,
	cout => \INST1_Goertzel|r_Imag[20]~56\);

-- Location: FF_X17_Y2_N11
\INST1_Goertzel|r_Imag[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[20]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(20));

-- Location: LCCOMB_X16_Y2_N20
\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & (\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\ $ (GND))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\ & VCC))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & !\INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[3]~7\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X17_Y2_N12
\INST1_Goertzel|r_Imag[21]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[21]~57_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (\INST1_Goertzel|r_Imag[20]~56\ & VCC)) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (!\INST1_Goertzel|r_Imag[20]~56\))
-- \INST1_Goertzel|r_Imag[21]~58\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & !\INST1_Goertzel|r_Imag[20]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[20]~56\,
	combout => \INST1_Goertzel|r_Imag[21]~57_combout\,
	cout => \INST1_Goertzel|r_Imag[21]~58\);

-- Location: FF_X17_Y2_N13
\INST1_Goertzel|r_Imag[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[21]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(21));

-- Location: LCCOMB_X16_Y2_N22
\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & (!\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (GND)))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[4]~9\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X17_Y2_N14
\INST1_Goertzel|r_Imag[22]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[22]~59_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & ((GND) # (!\INST1_Goertzel|r_Imag[21]~58\))) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & (\INST1_Goertzel|r_Imag[21]~58\ 
-- $ (GND)))
-- \INST1_Goertzel|r_Imag[22]~60\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\) # (!\INST1_Goertzel|r_Imag[21]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[21]~58\,
	combout => \INST1_Goertzel|r_Imag[22]~59_combout\,
	cout => \INST1_Goertzel|r_Imag[22]~60\);

-- Location: FF_X17_Y2_N15
\INST1_Goertzel|r_Imag[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[22]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(22));

-- Location: LCCOMB_X16_Y2_N24
\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & (\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\ $ (GND))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\ & VCC))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & !\INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[5]~11\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X17_Y2_N16
\INST1_Goertzel|r_Imag[23]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[23]~61_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (\INST1_Goertzel|r_Imag[22]~60\ & VCC)) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (!\INST1_Goertzel|r_Imag[22]~60\))
-- \INST1_Goertzel|r_Imag[23]~62\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & !\INST1_Goertzel|r_Imag[22]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[22]~60\,
	combout => \INST1_Goertzel|r_Imag[23]~61_combout\,
	cout => \INST1_Goertzel|r_Imag[23]~62\);

-- Location: FF_X17_Y2_N17
\INST1_Goertzel|r_Imag[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[23]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(23));

-- Location: LCCOMB_X16_Y2_N26
\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & (!\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\)) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (GND)))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[6]~13\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X17_Y2_N18
\INST1_Goertzel|r_Imag[24]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[24]~63_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & ((GND) # (!\INST1_Goertzel|r_Imag[23]~62\))) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & (\INST1_Goertzel|r_Imag[23]~62\ 
-- $ (GND)))
-- \INST1_Goertzel|r_Imag[24]~64\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\) # (!\INST1_Goertzel|r_Imag[23]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[23]~62\,
	combout => \INST1_Goertzel|r_Imag[24]~63_combout\,
	cout => \INST1_Goertzel|r_Imag[24]~64\);

-- Location: FF_X17_Y2_N19
\INST1_Goertzel|r_Imag[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[24]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(24));

-- Location: LCCOMB_X16_Y2_N28
\INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ = (\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & (\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\ $ (GND))) # (!\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\ & VCC))
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~17\ = CARRY((\INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & !\INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[7]~15\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	cout => \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X17_Y2_N20
\INST1_Goertzel|r_Imag[25]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[25]~65_combout\ = (\INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (\INST1_Goertzel|r_Imag[24]~64\ & VCC)) # (!\INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (!\INST1_Goertzel|r_Imag[24]~64\))
-- \INST1_Goertzel|r_Imag[25]~66\ = CARRY((!\INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & !\INST1_Goertzel|r_Imag[24]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \INST1_Goertzel|r_Imag[24]~64\,
	combout => \INST1_Goertzel|r_Imag[25]~65_combout\,
	cout => \INST1_Goertzel|r_Imag[25]~66\);

-- Location: FF_X17_Y2_N21
\INST1_Goertzel|r_Imag[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[25]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(25));

-- Location: LCCOMB_X16_Y2_N30
\INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ = \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \INST1_Goertzel|Mult2|auto_generated|add9_result[8]~17\,
	combout => \INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\);

-- Location: LCCOMB_X17_Y2_N22
\INST1_Goertzel|r_Imag[26]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|r_Imag[26]~67_combout\ = \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ $ (\INST1_Goertzel|r_Imag[25]~66\ $ (\INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST1_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\,
	datad => \INST1_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\,
	cin => \INST1_Goertzel|r_Imag[25]~66\,
	combout => \INST1_Goertzel|r_Imag[26]~67_combout\);

-- Location: FF_X17_Y2_N23
\INST1_Goertzel|r_Imag[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|r_Imag[26]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|r_Imag\(26));

-- Location: DSPMULT_X34_Y7_N0
\INST2_Goertzel|Mult2|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y7_N2
\INST2_Goertzel|Mult2|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y7_N4
\INST2_Goertzel|r_Imag[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[0]~feeder_combout\ = \INST2_Goertzel|Mult2|auto_generated|w245w\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult2|auto_generated|w245w\(14),
	combout => \INST2_Goertzel|r_Imag[0]~feeder_combout\);

-- Location: FF_X35_Y7_N5
\INST2_Goertzel|r_Imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[0]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(0));

-- Location: LCCOMB_X35_Y7_N2
\INST2_Goertzel|r_Imag[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[1]~feeder_combout\ = \INST2_Goertzel|Mult2|auto_generated|w245w\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult2|auto_generated|w245w\(15),
	combout => \INST2_Goertzel|r_Imag[1]~feeder_combout\);

-- Location: FF_X35_Y7_N3
\INST2_Goertzel|r_Imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[1]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(1));

-- Location: LCCOMB_X35_Y7_N8
\INST2_Goertzel|r_Imag[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[2]~feeder_combout\ = \INST2_Goertzel|Mult2|auto_generated|w245w\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST2_Goertzel|Mult2|auto_generated|w245w\(16),
	combout => \INST2_Goertzel|r_Imag[2]~feeder_combout\);

-- Location: FF_X35_Y7_N9
\INST2_Goertzel|r_Imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[2]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(2));

-- Location: LCCOMB_X35_Y7_N6
\INST2_Goertzel|r_Imag[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[3]~feeder_combout\ = \INST2_Goertzel|Mult2|auto_generated|w245w\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST2_Goertzel|Mult2|auto_generated|w245w\(17),
	combout => \INST2_Goertzel|r_Imag[3]~feeder_combout\);

-- Location: FF_X35_Y7_N7
\INST2_Goertzel|r_Imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[3]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(3));

-- Location: DSPMULT_X34_Y6_N0
\INST2_Goertzel|Mult2|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y6_N2
\INST2_Goertzel|Mult2|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST2_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y7_N10
\INST2_Goertzel|r_Imag[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[4]~23_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & 
-- (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \INST2_Goertzel|r_Imag[4]~24\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~dataout\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \INST2_Goertzel|r_Imag[4]~23_combout\,
	cout => \INST2_Goertzel|r_Imag[4]~24\);

-- Location: FF_X35_Y7_N11
\INST2_Goertzel|r_Imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[4]~23_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(4));

-- Location: LCCOMB_X35_Y7_N12
\INST2_Goertzel|r_Imag[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[5]~25_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (\INST2_Goertzel|r_Imag[4]~24\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST2_Goertzel|r_Imag[4]~24\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST2_Goertzel|r_Imag[4]~24\)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\INST2_Goertzel|r_Imag[4]~24\) # (GND)))))
-- \INST2_Goertzel|r_Imag[5]~26\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & !\INST2_Goertzel|r_Imag[4]~24\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\INST2_Goertzel|r_Imag[4]~24\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[4]~24\,
	combout => \INST2_Goertzel|r_Imag[5]~25_combout\,
	cout => \INST2_Goertzel|r_Imag[5]~26\);

-- Location: FF_X35_Y7_N13
\INST2_Goertzel|r_Imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[5]~25_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(5));

-- Location: LCCOMB_X35_Y7_N14
\INST2_Goertzel|r_Imag[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[6]~27_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (!\INST2_Goertzel|r_Imag[5]~26\)))) # (GND)
-- \INST2_Goertzel|r_Imag[6]~28\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\) # (!\INST2_Goertzel|r_Imag[5]~26\))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ 
-- & (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ & !\INST2_Goertzel|r_Imag[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[5]~26\,
	combout => \INST2_Goertzel|r_Imag[6]~27_combout\,
	cout => \INST2_Goertzel|r_Imag[6]~28\);

-- Location: FF_X35_Y7_N15
\INST2_Goertzel|r_Imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[6]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(6));

-- Location: LCCOMB_X35_Y7_N16
\INST2_Goertzel|r_Imag[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[7]~29_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & (\INST2_Goertzel|r_Imag[6]~28\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\INST2_Goertzel|r_Imag[6]~28\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\INST2_Goertzel|r_Imag[6]~28\)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\INST2_Goertzel|r_Imag[6]~28\) # (GND)))))
-- \INST2_Goertzel|r_Imag[7]~30\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & !\INST2_Goertzel|r_Imag[6]~28\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\INST2_Goertzel|r_Imag[6]~28\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[6]~28\,
	combout => \INST2_Goertzel|r_Imag[7]~29_combout\,
	cout => \INST2_Goertzel|r_Imag[7]~30\);

-- Location: FF_X35_Y7_N17
\INST2_Goertzel|r_Imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[7]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(7));

-- Location: LCCOMB_X35_Y7_N18
\INST2_Goertzel|r_Imag[8]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[8]~31_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (!\INST2_Goertzel|r_Imag[7]~30\)))) # (GND)
-- \INST2_Goertzel|r_Imag[8]~32\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\) # (!\INST2_Goertzel|r_Imag[7]~30\))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & 
-- (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ & !\INST2_Goertzel|r_Imag[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[7]~30\,
	combout => \INST2_Goertzel|r_Imag[8]~31_combout\,
	cout => \INST2_Goertzel|r_Imag[8]~32\);

-- Location: FF_X35_Y7_N19
\INST2_Goertzel|r_Imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[8]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(8));

-- Location: LCCOMB_X35_Y7_N20
\INST2_Goertzel|r_Imag[9]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[9]~33_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (\INST2_Goertzel|r_Imag[8]~32\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST2_Goertzel|r_Imag[8]~32\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST2_Goertzel|r_Imag[8]~32\)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\INST2_Goertzel|r_Imag[8]~32\) # (GND)))))
-- \INST2_Goertzel|r_Imag[9]~34\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & !\INST2_Goertzel|r_Imag[8]~32\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\INST2_Goertzel|r_Imag[8]~32\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[8]~32\,
	combout => \INST2_Goertzel|r_Imag[9]~33_combout\,
	cout => \INST2_Goertzel|r_Imag[9]~34\);

-- Location: FF_X35_Y7_N21
\INST2_Goertzel|r_Imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[9]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(9));

-- Location: LCCOMB_X35_Y7_N22
\INST2_Goertzel|r_Imag[10]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[10]~35_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (!\INST2_Goertzel|r_Imag[9]~34\)))) # (GND)
-- \INST2_Goertzel|r_Imag[10]~36\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\) # (!\INST2_Goertzel|r_Imag[9]~34\))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ 
-- & (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\INST2_Goertzel|r_Imag[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[9]~34\,
	combout => \INST2_Goertzel|r_Imag[10]~35_combout\,
	cout => \INST2_Goertzel|r_Imag[10]~36\);

-- Location: FF_X35_Y7_N23
\INST2_Goertzel|r_Imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[10]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(10));

-- Location: LCCOMB_X35_Y7_N24
\INST2_Goertzel|r_Imag[11]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[11]~37_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (\INST2_Goertzel|r_Imag[10]~36\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\INST2_Goertzel|r_Imag[10]~36\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\INST2_Goertzel|r_Imag[10]~36\)) 
-- # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\INST2_Goertzel|r_Imag[10]~36\) # (GND)))))
-- \INST2_Goertzel|r_Imag[11]~38\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & !\INST2_Goertzel|r_Imag[10]~36\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\INST2_Goertzel|r_Imag[10]~36\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[10]~36\,
	combout => \INST2_Goertzel|r_Imag[11]~37_combout\,
	cout => \INST2_Goertzel|r_Imag[11]~38\);

-- Location: FF_X35_Y7_N25
\INST2_Goertzel|r_Imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[11]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(11));

-- Location: LCCOMB_X35_Y7_N26
\INST2_Goertzel|r_Imag[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[12]~39_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (!\INST2_Goertzel|r_Imag[11]~38\)))) # (GND)
-- \INST2_Goertzel|r_Imag[12]~40\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\) # (!\INST2_Goertzel|r_Imag[11]~38\))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ 
-- & (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ & !\INST2_Goertzel|r_Imag[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[11]~38\,
	combout => \INST2_Goertzel|r_Imag[12]~39_combout\,
	cout => \INST2_Goertzel|r_Imag[12]~40\);

-- Location: FF_X35_Y7_N27
\INST2_Goertzel|r_Imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[12]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(12));

-- Location: LCCOMB_X35_Y7_N28
\INST2_Goertzel|r_Imag[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[13]~41_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (\INST2_Goertzel|r_Imag[12]~40\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\INST2_Goertzel|r_Imag[12]~40\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\INST2_Goertzel|r_Imag[12]~40\)) 
-- # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\INST2_Goertzel|r_Imag[12]~40\) # (GND)))))
-- \INST2_Goertzel|r_Imag[13]~42\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & !\INST2_Goertzel|r_Imag[12]~40\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\INST2_Goertzel|r_Imag[12]~40\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[12]~40\,
	combout => \INST2_Goertzel|r_Imag[13]~41_combout\,
	cout => \INST2_Goertzel|r_Imag[13]~42\);

-- Location: FF_X35_Y7_N29
\INST2_Goertzel|r_Imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[13]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(13));

-- Location: LCCOMB_X35_Y7_N30
\INST2_Goertzel|r_Imag[14]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[14]~43_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (!\INST2_Goertzel|r_Imag[13]~42\)))) # (GND)
-- \INST2_Goertzel|r_Imag[14]~44\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\) # (!\INST2_Goertzel|r_Imag[13]~42\))) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ & (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ & !\INST2_Goertzel|r_Imag[13]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[13]~42\,
	combout => \INST2_Goertzel|r_Imag[14]~43_combout\,
	cout => \INST2_Goertzel|r_Imag[14]~44\);

-- Location: FF_X35_Y7_N31
\INST2_Goertzel|r_Imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[14]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(14));

-- Location: LCCOMB_X35_Y6_N0
\INST2_Goertzel|r_Imag[15]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[15]~45_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & (\INST2_Goertzel|r_Imag[14]~44\ & VCC)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\INST2_Goertzel|r_Imag[14]~44\)))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\INST2_Goertzel|r_Imag[14]~44\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\INST2_Goertzel|r_Imag[14]~44\) # (GND)))))
-- \INST2_Goertzel|r_Imag[15]~46\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & !\INST2_Goertzel|r_Imag[14]~44\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ 
-- & ((!\INST2_Goertzel|r_Imag[14]~44\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[14]~44\,
	combout => \INST2_Goertzel|r_Imag[15]~45_combout\,
	cout => \INST2_Goertzel|r_Imag[15]~46\);

-- Location: FF_X35_Y6_N1
\INST2_Goertzel|r_Imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[15]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(15));

-- Location: LCCOMB_X35_Y6_N2
\INST2_Goertzel|r_Imag[16]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[16]~47_combout\ = ((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (!\INST2_Goertzel|r_Imag[15]~46\)))) # (GND)
-- \INST2_Goertzel|r_Imag[16]~48\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\) # (!\INST2_Goertzel|r_Imag[15]~46\))) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ & (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ & !\INST2_Goertzel|r_Imag[15]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[15]~46\,
	combout => \INST2_Goertzel|r_Imag[16]~47_combout\,
	cout => \INST2_Goertzel|r_Imag[16]~48\);

-- Location: FF_X35_Y6_N3
\INST2_Goertzel|r_Imag[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[16]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(16));

-- Location: LCCOMB_X36_Y6_N4
\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ = \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (VCC)
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\ = CARRY(\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X35_Y6_N4
\INST2_Goertzel|r_Imag[17]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[17]~49_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (!\INST2_Goertzel|r_Imag[16]~48\)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (\INST2_Goertzel|r_Imag[16]~48\ & VCC)))) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & 
-- ((\INST2_Goertzel|r_Imag[16]~48\) # (GND))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (!\INST2_Goertzel|r_Imag[16]~48\))))
-- \INST2_Goertzel|r_Imag[17]~50\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & (\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & !\INST2_Goertzel|r_Imag[16]~48\)) # 
-- (!\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\) # (!\INST2_Goertzel|r_Imag[16]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[16]~48\,
	combout => \INST2_Goertzel|r_Imag[17]~49_combout\,
	cout => \INST2_Goertzel|r_Imag[17]~50\);

-- Location: FF_X35_Y6_N5
\INST2_Goertzel|r_Imag[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[17]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(17));

-- Location: LCCOMB_X36_Y6_N6
\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & (!\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (GND)))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[0]~1\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X35_Y6_N6
\INST2_Goertzel|r_Imag[18]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[18]~51_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & ((GND) # (!\INST2_Goertzel|r_Imag[17]~50\))) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & (\INST2_Goertzel|r_Imag[17]~50\ $ 
-- (GND)))
-- \INST2_Goertzel|r_Imag[18]~52\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\) # (!\INST2_Goertzel|r_Imag[17]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[17]~50\,
	combout => \INST2_Goertzel|r_Imag[18]~51_combout\,
	cout => \INST2_Goertzel|r_Imag[18]~52\);

-- Location: FF_X35_Y6_N7
\INST2_Goertzel|r_Imag[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[18]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(18));

-- Location: LCCOMB_X36_Y6_N8
\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & (\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\ $ (GND))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\ & VCC))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & !\INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[1]~3\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X35_Y6_N8
\INST2_Goertzel|r_Imag[19]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[19]~53_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (\INST2_Goertzel|r_Imag[18]~52\ & VCC)) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (!\INST2_Goertzel|r_Imag[18]~52\))
-- \INST2_Goertzel|r_Imag[19]~54\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & !\INST2_Goertzel|r_Imag[18]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[18]~52\,
	combout => \INST2_Goertzel|r_Imag[19]~53_combout\,
	cout => \INST2_Goertzel|r_Imag[19]~54\);

-- Location: FF_X35_Y6_N9
\INST2_Goertzel|r_Imag[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[19]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(19));

-- Location: LCCOMB_X36_Y6_N10
\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & (!\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (GND)))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[2]~5\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X35_Y6_N10
\INST2_Goertzel|r_Imag[20]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[20]~55_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & ((GND) # (!\INST2_Goertzel|r_Imag[19]~54\))) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & (\INST2_Goertzel|r_Imag[19]~54\ $ 
-- (GND)))
-- \INST2_Goertzel|r_Imag[20]~56\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\) # (!\INST2_Goertzel|r_Imag[19]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[19]~54\,
	combout => \INST2_Goertzel|r_Imag[20]~55_combout\,
	cout => \INST2_Goertzel|r_Imag[20]~56\);

-- Location: FF_X35_Y6_N11
\INST2_Goertzel|r_Imag[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[20]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(20));

-- Location: LCCOMB_X36_Y6_N12
\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & (\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\ $ (GND))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\ & VCC))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & !\INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[3]~7\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X35_Y6_N12
\INST2_Goertzel|r_Imag[21]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[21]~57_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (\INST2_Goertzel|r_Imag[20]~56\ & VCC)) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (!\INST2_Goertzel|r_Imag[20]~56\))
-- \INST2_Goertzel|r_Imag[21]~58\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & !\INST2_Goertzel|r_Imag[20]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[20]~56\,
	combout => \INST2_Goertzel|r_Imag[21]~57_combout\,
	cout => \INST2_Goertzel|r_Imag[21]~58\);

-- Location: FF_X35_Y6_N13
\INST2_Goertzel|r_Imag[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[21]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(21));

-- Location: LCCOMB_X36_Y6_N14
\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & (!\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (GND)))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[4]~9\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X35_Y6_N14
\INST2_Goertzel|r_Imag[22]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[22]~59_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & ((GND) # (!\INST2_Goertzel|r_Imag[21]~58\))) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & (\INST2_Goertzel|r_Imag[21]~58\ 
-- $ (GND)))
-- \INST2_Goertzel|r_Imag[22]~60\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\) # (!\INST2_Goertzel|r_Imag[21]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[21]~58\,
	combout => \INST2_Goertzel|r_Imag[22]~59_combout\,
	cout => \INST2_Goertzel|r_Imag[22]~60\);

-- Location: FF_X35_Y6_N15
\INST2_Goertzel|r_Imag[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[22]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(22));

-- Location: LCCOMB_X36_Y6_N16
\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & (\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\ $ (GND))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\ & VCC))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & !\INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[5]~11\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X35_Y6_N16
\INST2_Goertzel|r_Imag[23]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[23]~61_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (\INST2_Goertzel|r_Imag[22]~60\ & VCC)) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (!\INST2_Goertzel|r_Imag[22]~60\))
-- \INST2_Goertzel|r_Imag[23]~62\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & !\INST2_Goertzel|r_Imag[22]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[22]~60\,
	combout => \INST2_Goertzel|r_Imag[23]~61_combout\,
	cout => \INST2_Goertzel|r_Imag[23]~62\);

-- Location: FF_X35_Y6_N17
\INST2_Goertzel|r_Imag[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[23]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(23));

-- Location: LCCOMB_X36_Y6_N18
\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & (!\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\)) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (GND)))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[6]~13\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X35_Y6_N18
\INST2_Goertzel|r_Imag[24]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[24]~63_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & ((GND) # (!\INST2_Goertzel|r_Imag[23]~62\))) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & (\INST2_Goertzel|r_Imag[23]~62\ 
-- $ (GND)))
-- \INST2_Goertzel|r_Imag[24]~64\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\) # (!\INST2_Goertzel|r_Imag[23]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[23]~62\,
	combout => \INST2_Goertzel|r_Imag[24]~63_combout\,
	cout => \INST2_Goertzel|r_Imag[24]~64\);

-- Location: FF_X35_Y6_N19
\INST2_Goertzel|r_Imag[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[24]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(24));

-- Location: LCCOMB_X36_Y6_N20
\INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ = (\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & (\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\ $ (GND))) # (!\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\ & VCC))
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~17\ = CARRY((\INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & !\INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[7]~15\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	cout => \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X35_Y6_N20
\INST2_Goertzel|r_Imag[25]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[25]~65_combout\ = (\INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (\INST2_Goertzel|r_Imag[24]~64\ & VCC)) # (!\INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (!\INST2_Goertzel|r_Imag[24]~64\))
-- \INST2_Goertzel|r_Imag[25]~66\ = CARRY((!\INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & !\INST2_Goertzel|r_Imag[24]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \INST2_Goertzel|r_Imag[24]~64\,
	combout => \INST2_Goertzel|r_Imag[25]~65_combout\,
	cout => \INST2_Goertzel|r_Imag[25]~66\);

-- Location: FF_X35_Y6_N21
\INST2_Goertzel|r_Imag[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[25]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(25));

-- Location: LCCOMB_X36_Y6_N22
\INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ = \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \INST2_Goertzel|Mult2|auto_generated|add9_result[8]~17\,
	combout => \INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\);

-- Location: LCCOMB_X35_Y6_N22
\INST2_Goertzel|r_Imag[26]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST2_Goertzel|r_Imag[26]~67_combout\ = \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ $ (\INST2_Goertzel|r_Imag[25]~66\ $ (\INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST2_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\,
	datad => \INST2_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\,
	cin => \INST2_Goertzel|r_Imag[25]~66\,
	combout => \INST2_Goertzel|r_Imag[26]~67_combout\);

-- Location: FF_X35_Y6_N23
\INST2_Goertzel|r_Imag[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST2_Goertzel|r_Imag[26]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST2_Goertzel|r_Imag\(26));

-- Location: DSPMULT_X18_Y13_N0
\INST3_Goertzel|Mult2|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y13_N2
\INST3_Goertzel|Mult2|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N0
\INST3_Goertzel|r_Imag[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[0]~feeder_combout\ = \INST3_Goertzel|Mult2|auto_generated|w245w\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST3_Goertzel|Mult2|auto_generated|w245w\(14),
	combout => \INST3_Goertzel|r_Imag[0]~feeder_combout\);

-- Location: FF_X19_Y13_N1
\INST3_Goertzel|r_Imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[0]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(0));

-- Location: LCCOMB_X17_Y13_N16
\INST3_Goertzel|r_Imag[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[1]~feeder_combout\ = \INST3_Goertzel|Mult2|auto_generated|w245w\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult2|auto_generated|w245w\(15),
	combout => \INST3_Goertzel|r_Imag[1]~feeder_combout\);

-- Location: FF_X17_Y13_N17
\INST3_Goertzel|r_Imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[1]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(1));

-- Location: LCCOMB_X17_Y13_N22
\INST3_Goertzel|r_Imag[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[2]~feeder_combout\ = \INST3_Goertzel|Mult2|auto_generated|w245w\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult2|auto_generated|w245w\(16),
	combout => \INST3_Goertzel|r_Imag[2]~feeder_combout\);

-- Location: FF_X17_Y13_N23
\INST3_Goertzel|r_Imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[2]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(2));

-- Location: LCCOMB_X17_Y13_N8
\INST3_Goertzel|r_Imag[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[3]~feeder_combout\ = \INST3_Goertzel|Mult2|auto_generated|w245w\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST3_Goertzel|Mult2|auto_generated|w245w\(17),
	combout => \INST3_Goertzel|r_Imag[3]~feeder_combout\);

-- Location: FF_X17_Y13_N9
\INST3_Goertzel|r_Imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[3]~feeder_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(3));

-- Location: DSPMULT_X18_Y12_N0
\INST3_Goertzel|Mult2|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_CLK~inputclkctrl_outclk\,
	aclr => GND,
	ena => \INST1_Goertzel|Selector2~0_combout\,
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y12_N2
\INST3_Goertzel|Mult2|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \INST3_Goertzel|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N10
\INST3_Goertzel|r_Imag[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[4]~23_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & 
-- (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \INST3_Goertzel|r_Imag[4]~24\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\ & \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~dataout\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \INST3_Goertzel|r_Imag[4]~23_combout\,
	cout => \INST3_Goertzel|r_Imag[4]~24\);

-- Location: FF_X19_Y13_N11
\INST3_Goertzel|r_Imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[4]~23_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(4));

-- Location: LCCOMB_X19_Y13_N12
\INST3_Goertzel|r_Imag[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[5]~25_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (\INST3_Goertzel|r_Imag[4]~24\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST3_Goertzel|r_Imag[4]~24\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\INST3_Goertzel|r_Imag[4]~24\)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\INST3_Goertzel|r_Imag[4]~24\) # (GND)))))
-- \INST3_Goertzel|r_Imag[5]~26\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\ & !\INST3_Goertzel|r_Imag[4]~24\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\INST3_Goertzel|r_Imag[4]~24\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[4]~24\,
	combout => \INST3_Goertzel|r_Imag[5]~25_combout\,
	cout => \INST3_Goertzel|r_Imag[5]~26\);

-- Location: FF_X19_Y13_N13
\INST3_Goertzel|r_Imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[5]~25_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(5));

-- Location: LCCOMB_X19_Y13_N14
\INST3_Goertzel|r_Imag[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[6]~27_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (!\INST3_Goertzel|r_Imag[5]~26\)))) # (GND)
-- \INST3_Goertzel|r_Imag[6]~28\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\) # (!\INST3_Goertzel|r_Imag[5]~26\))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\ 
-- & (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\ & !\INST3_Goertzel|r_Imag[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[5]~26\,
	combout => \INST3_Goertzel|r_Imag[6]~27_combout\,
	cout => \INST3_Goertzel|r_Imag[6]~28\);

-- Location: FF_X19_Y13_N15
\INST3_Goertzel|r_Imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[6]~27_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(6));

-- Location: LCCOMB_X19_Y13_N16
\INST3_Goertzel|r_Imag[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[7]~29_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (\INST3_Goertzel|r_Imag[6]~28\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\INST3_Goertzel|r_Imag[6]~28\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\INST3_Goertzel|r_Imag[6]~28\)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\INST3_Goertzel|r_Imag[6]~28\) # (GND)))))
-- \INST3_Goertzel|r_Imag[7]~30\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\ & !\INST3_Goertzel|r_Imag[6]~28\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\INST3_Goertzel|r_Imag[6]~28\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[6]~28\,
	combout => \INST3_Goertzel|r_Imag[7]~29_combout\,
	cout => \INST3_Goertzel|r_Imag[7]~30\);

-- Location: FF_X19_Y13_N17
\INST3_Goertzel|r_Imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[7]~29_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(7));

-- Location: LCCOMB_X19_Y13_N18
\INST3_Goertzel|r_Imag[8]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[8]~31_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (!\INST3_Goertzel|r_Imag[7]~30\)))) # (GND)
-- \INST3_Goertzel|r_Imag[8]~32\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\) # (!\INST3_Goertzel|r_Imag[7]~30\))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\ & 
-- (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\ & !\INST3_Goertzel|r_Imag[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[7]~30\,
	combout => \INST3_Goertzel|r_Imag[8]~31_combout\,
	cout => \INST3_Goertzel|r_Imag[8]~32\);

-- Location: FF_X19_Y13_N19
\INST3_Goertzel|r_Imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[8]~31_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(8));

-- Location: LCCOMB_X19_Y13_N20
\INST3_Goertzel|r_Imag[9]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[9]~33_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (\INST3_Goertzel|r_Imag[8]~32\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST3_Goertzel|r_Imag[8]~32\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\INST3_Goertzel|r_Imag[8]~32\)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\INST3_Goertzel|r_Imag[8]~32\) # (GND)))))
-- \INST3_Goertzel|r_Imag[9]~34\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\ & !\INST3_Goertzel|r_Imag[8]~32\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\INST3_Goertzel|r_Imag[8]~32\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[8]~32\,
	combout => \INST3_Goertzel|r_Imag[9]~33_combout\,
	cout => \INST3_Goertzel|r_Imag[9]~34\);

-- Location: FF_X19_Y13_N21
\INST3_Goertzel|r_Imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[9]~33_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(9));

-- Location: LCCOMB_X19_Y13_N22
\INST3_Goertzel|r_Imag[10]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[10]~35_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (!\INST3_Goertzel|r_Imag[9]~34\)))) # (GND)
-- \INST3_Goertzel|r_Imag[10]~36\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\) # (!\INST3_Goertzel|r_Imag[9]~34\))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\ 
-- & (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\INST3_Goertzel|r_Imag[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[9]~34\,
	combout => \INST3_Goertzel|r_Imag[10]~35_combout\,
	cout => \INST3_Goertzel|r_Imag[10]~36\);

-- Location: FF_X19_Y13_N23
\INST3_Goertzel|r_Imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[10]~35_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(10));

-- Location: LCCOMB_X19_Y13_N24
\INST3_Goertzel|r_Imag[11]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[11]~37_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (\INST3_Goertzel|r_Imag[10]~36\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\INST3_Goertzel|r_Imag[10]~36\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\INST3_Goertzel|r_Imag[10]~36\)) 
-- # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\INST3_Goertzel|r_Imag[10]~36\) # (GND)))))
-- \INST3_Goertzel|r_Imag[11]~38\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\ & !\INST3_Goertzel|r_Imag[10]~36\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\INST3_Goertzel|r_Imag[10]~36\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[10]~36\,
	combout => \INST3_Goertzel|r_Imag[11]~37_combout\,
	cout => \INST3_Goertzel|r_Imag[11]~38\);

-- Location: FF_X19_Y13_N25
\INST3_Goertzel|r_Imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[11]~37_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(11));

-- Location: LCCOMB_X19_Y13_N26
\INST3_Goertzel|r_Imag[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[12]~39_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (!\INST3_Goertzel|r_Imag[11]~38\)))) # (GND)
-- \INST3_Goertzel|r_Imag[12]~40\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\) # (!\INST3_Goertzel|r_Imag[11]~38\))) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\ & (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\ & !\INST3_Goertzel|r_Imag[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[11]~38\,
	combout => \INST3_Goertzel|r_Imag[12]~39_combout\,
	cout => \INST3_Goertzel|r_Imag[12]~40\);

-- Location: FF_X19_Y13_N27
\INST3_Goertzel|r_Imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[12]~39_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(12));

-- Location: LCCOMB_X19_Y13_N28
\INST3_Goertzel|r_Imag[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[13]~41_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (\INST3_Goertzel|r_Imag[12]~40\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\INST3_Goertzel|r_Imag[12]~40\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\INST3_Goertzel|r_Imag[12]~40\)) 
-- # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\INST3_Goertzel|r_Imag[12]~40\) # (GND)))))
-- \INST3_Goertzel|r_Imag[13]~42\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\ & !\INST3_Goertzel|r_Imag[12]~40\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\INST3_Goertzel|r_Imag[12]~40\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[12]~40\,
	combout => \INST3_Goertzel|r_Imag[13]~41_combout\,
	cout => \INST3_Goertzel|r_Imag[13]~42\);

-- Location: FF_X19_Y13_N29
\INST3_Goertzel|r_Imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[13]~41_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(13));

-- Location: LCCOMB_X19_Y13_N30
\INST3_Goertzel|r_Imag[14]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[14]~43_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (!\INST3_Goertzel|r_Imag[13]~42\)))) # (GND)
-- \INST3_Goertzel|r_Imag[14]~44\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\) # (!\INST3_Goertzel|r_Imag[13]~42\))) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\ & (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\ & !\INST3_Goertzel|r_Imag[13]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[13]~42\,
	combout => \INST3_Goertzel|r_Imag[14]~43_combout\,
	cout => \INST3_Goertzel|r_Imag[14]~44\);

-- Location: FF_X19_Y13_N31
\INST3_Goertzel|r_Imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[14]~43_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(14));

-- Location: LCCOMB_X19_Y12_N0
\INST3_Goertzel|r_Imag[15]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[15]~45_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & (\INST3_Goertzel|r_Imag[14]~44\ & VCC)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\INST3_Goertzel|r_Imag[14]~44\)))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\INST3_Goertzel|r_Imag[14]~44\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\INST3_Goertzel|r_Imag[14]~44\) # (GND)))))
-- \INST3_Goertzel|r_Imag[15]~46\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\ & !\INST3_Goertzel|r_Imag[14]~44\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\ 
-- & ((!\INST3_Goertzel|r_Imag[14]~44\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[14]~44\,
	combout => \INST3_Goertzel|r_Imag[15]~45_combout\,
	cout => \INST3_Goertzel|r_Imag[15]~46\);

-- Location: FF_X19_Y12_N1
\INST3_Goertzel|r_Imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[15]~45_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(15));

-- Location: LCCOMB_X19_Y12_N2
\INST3_Goertzel|r_Imag[16]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[16]~47_combout\ = ((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (!\INST3_Goertzel|r_Imag[15]~46\)))) # (GND)
-- \INST3_Goertzel|r_Imag[16]~48\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ & ((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\) # (!\INST3_Goertzel|r_Imag[15]~46\))) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\ & (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\ & !\INST3_Goertzel|r_Imag[15]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[15]~46\,
	combout => \INST3_Goertzel|r_Imag[16]~47_combout\,
	cout => \INST3_Goertzel|r_Imag[16]~48\);

-- Location: FF_X19_Y12_N3
\INST3_Goertzel|r_Imag[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[16]~47_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(16));

-- Location: LCCOMB_X20_Y12_N0
\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ = \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (VCC)
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\ = CARRY(\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X19_Y12_N4
\INST3_Goertzel|r_Imag[17]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[17]~49_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & ((\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & (!\INST3_Goertzel|r_Imag[16]~48\)) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & ((\INST3_Goertzel|r_Imag[16]~48\) # (GND))))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & ((\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & 
-- (\INST3_Goertzel|r_Imag[16]~48\ & VCC)) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & (!\INST3_Goertzel|r_Imag[16]~48\))))
-- \INST3_Goertzel|r_Imag[17]~50\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & ((!\INST3_Goertzel|r_Imag[16]~48\) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\))) # 
-- (!\INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\ & (!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\ & !\INST3_Goertzel|r_Imag[16]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out2~DATAOUT31\,
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[16]~48\,
	combout => \INST3_Goertzel|r_Imag[17]~49_combout\,
	cout => \INST3_Goertzel|r_Imag[17]~50\);

-- Location: FF_X19_Y12_N5
\INST3_Goertzel|r_Imag[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[17]~49_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(17));

-- Location: LCCOMB_X20_Y12_N2
\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & (!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (GND)))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[0]~1\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X19_Y12_N6
\INST3_Goertzel|r_Imag[18]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[18]~51_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & ((GND) # (!\INST3_Goertzel|r_Imag[17]~50\))) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\ & (\INST3_Goertzel|r_Imag[17]~50\ $ 
-- (GND)))
-- \INST3_Goertzel|r_Imag[18]~52\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\) # (!\INST3_Goertzel|r_Imag[17]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[17]~50\,
	combout => \INST3_Goertzel|r_Imag[18]~51_combout\,
	cout => \INST3_Goertzel|r_Imag[18]~52\);

-- Location: FF_X19_Y12_N7
\INST3_Goertzel|r_Imag[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[18]~51_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(18));

-- Location: LCCOMB_X20_Y12_N4
\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & (\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\ $ (GND))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\ & VCC))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\ & !\INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[1]~3\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X19_Y12_N8
\INST3_Goertzel|r_Imag[19]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[19]~53_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (\INST3_Goertzel|r_Imag[18]~52\ & VCC)) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & (!\INST3_Goertzel|r_Imag[18]~52\))
-- \INST3_Goertzel|r_Imag[19]~54\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\ & !\INST3_Goertzel|r_Imag[18]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[18]~52\,
	combout => \INST3_Goertzel|r_Imag[19]~53_combout\,
	cout => \INST3_Goertzel|r_Imag[19]~54\);

-- Location: FF_X19_Y12_N9
\INST3_Goertzel|r_Imag[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[19]~53_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(19));

-- Location: LCCOMB_X20_Y12_N6
\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & (!\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (GND)))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[2]~5\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X19_Y12_N10
\INST3_Goertzel|r_Imag[20]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[20]~55_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & ((GND) # (!\INST3_Goertzel|r_Imag[19]~54\))) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\ & (\INST3_Goertzel|r_Imag[19]~54\ $ 
-- (GND)))
-- \INST3_Goertzel|r_Imag[20]~56\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\) # (!\INST3_Goertzel|r_Imag[19]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[19]~54\,
	combout => \INST3_Goertzel|r_Imag[20]~55_combout\,
	cout => \INST3_Goertzel|r_Imag[20]~56\);

-- Location: FF_X19_Y12_N11
\INST3_Goertzel|r_Imag[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[20]~55_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(20));

-- Location: LCCOMB_X20_Y12_N8
\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & (\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\ $ (GND))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\ & VCC))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\ & !\INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[3]~7\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X19_Y12_N12
\INST3_Goertzel|r_Imag[21]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[21]~57_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (\INST3_Goertzel|r_Imag[20]~56\ & VCC)) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & (!\INST3_Goertzel|r_Imag[20]~56\))
-- \INST3_Goertzel|r_Imag[21]~58\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\ & !\INST3_Goertzel|r_Imag[20]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[20]~56\,
	combout => \INST3_Goertzel|r_Imag[21]~57_combout\,
	cout => \INST3_Goertzel|r_Imag[21]~58\);

-- Location: FF_X19_Y12_N13
\INST3_Goertzel|r_Imag[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[21]~57_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(21));

-- Location: LCCOMB_X20_Y12_N10
\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & (!\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (GND)))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[4]~9\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X19_Y12_N14
\INST3_Goertzel|r_Imag[22]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[22]~59_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & ((GND) # (!\INST3_Goertzel|r_Imag[21]~58\))) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\ & (\INST3_Goertzel|r_Imag[21]~58\ 
-- $ (GND)))
-- \INST3_Goertzel|r_Imag[22]~60\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\) # (!\INST3_Goertzel|r_Imag[21]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[21]~58\,
	combout => \INST3_Goertzel|r_Imag[22]~59_combout\,
	cout => \INST3_Goertzel|r_Imag[22]~60\);

-- Location: FF_X19_Y12_N15
\INST3_Goertzel|r_Imag[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[22]~59_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(22));

-- Location: LCCOMB_X20_Y12_N12
\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & (\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\ $ (GND))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\ & VCC))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\ & !\INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[5]~11\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X19_Y12_N16
\INST3_Goertzel|r_Imag[23]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[23]~61_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (\INST3_Goertzel|r_Imag[22]~60\ & VCC)) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & (!\INST3_Goertzel|r_Imag[22]~60\))
-- \INST3_Goertzel|r_Imag[23]~62\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\ & !\INST3_Goertzel|r_Imag[22]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[22]~60\,
	combout => \INST3_Goertzel|r_Imag[23]~61_combout\,
	cout => \INST3_Goertzel|r_Imag[23]~62\);

-- Location: FF_X19_Y12_N17
\INST3_Goertzel|r_Imag[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[23]~61_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(23));

-- Location: LCCOMB_X20_Y12_N14
\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & (!\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\)) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (GND)))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[6]~13\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X19_Y12_N18
\INST3_Goertzel|r_Imag[24]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[24]~63_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & ((GND) # (!\INST3_Goertzel|r_Imag[23]~62\))) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\ & (\INST3_Goertzel|r_Imag[23]~62\ 
-- $ (GND)))
-- \INST3_Goertzel|r_Imag[24]~64\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\) # (!\INST3_Goertzel|r_Imag[23]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[23]~62\,
	combout => \INST3_Goertzel|r_Imag[24]~63_combout\,
	cout => \INST3_Goertzel|r_Imag[24]~64\);

-- Location: FF_X19_Y12_N19
\INST3_Goertzel|r_Imag[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[24]~63_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(24));

-- Location: LCCOMB_X20_Y12_N16
\INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ = (\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & (\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\ $ (GND))) # (!\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\ & VCC))
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~17\ = CARRY((\INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\ & !\INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[7]~15\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	cout => \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X19_Y12_N20
\INST3_Goertzel|r_Imag[25]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[25]~65_combout\ = (\INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (\INST3_Goertzel|r_Imag[24]~64\ & VCC)) # (!\INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & (!\INST3_Goertzel|r_Imag[24]~64\))
-- \INST3_Goertzel|r_Imag[25]~66\ = CARRY((!\INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\ & !\INST3_Goertzel|r_Imag[24]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \INST3_Goertzel|r_Imag[24]~64\,
	combout => \INST3_Goertzel|r_Imag[25]~65_combout\,
	cout => \INST3_Goertzel|r_Imag[25]~66\);

-- Location: FF_X19_Y12_N21
\INST3_Goertzel|r_Imag[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[25]~65_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(25));

-- Location: LCCOMB_X20_Y12_N18
\INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\ = \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \INST3_Goertzel|Mult2|auto_generated|add9_result[8]~17\,
	combout => \INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\);

-- Location: LCCOMB_X19_Y12_N22
\INST3_Goertzel|r_Imag[26]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST3_Goertzel|r_Imag[26]~67_combout\ = \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\ $ (\INST3_Goertzel|r_Imag[25]~66\ $ (\INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST3_Goertzel|Mult2|auto_generated|mac_out4~DATAOUT22\,
	datad => \INST3_Goertzel|Mult2|auto_generated|add9_result[9]~18_combout\,
	cin => \INST3_Goertzel|r_Imag[25]~66\,
	combout => \INST3_Goertzel|r_Imag[26]~67_combout\);

-- Location: FF_X19_Y12_N23
\INST3_Goertzel|r_Imag[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST3_Goertzel|r_Imag[26]~67_combout\,
	ena => \INST1_Goertzel|reg.state.OUTPUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST3_Goertzel|r_Imag\(26));

-- Location: LCCOMB_X22_Y8_N20
\INST1_Goertzel|Selector3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST1_Goertzel|Selector3~0_combout\ = (\INST1_Goertzel|reg.state.OUTPUT~q\) # ((\INST1_Goertzel|reg.done~q\ & ((\INST1_Goertzel|reg.state.CALCULATE~q\) # (\INST1_Goertzel|reg.state.STORE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST1_Goertzel|reg.state.CALCULATE~q\,
	datab => \INST1_Goertzel|reg.state.OUTPUT~q\,
	datac => \INST1_Goertzel|reg.done~q\,
	datad => \INST1_Goertzel|reg.state.STORE~q\,
	combout => \INST1_Goertzel|Selector3~0_combout\);

-- Location: FF_X22_Y8_N21
\INST1_Goertzel|reg.done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLK~inputclkctrl_outclk\,
	d => \INST1_Goertzel|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST1_Goertzel|reg.done~q\);

ww_o_Real1(0) <= \o_Real1[0]~output_o\;

ww_o_Real1(1) <= \o_Real1[1]~output_o\;

ww_o_Real1(2) <= \o_Real1[2]~output_o\;

ww_o_Real1(3) <= \o_Real1[3]~output_o\;

ww_o_Real1(4) <= \o_Real1[4]~output_o\;

ww_o_Real1(5) <= \o_Real1[5]~output_o\;

ww_o_Real1(6) <= \o_Real1[6]~output_o\;

ww_o_Real1(7) <= \o_Real1[7]~output_o\;

ww_o_Real1(8) <= \o_Real1[8]~output_o\;

ww_o_Real1(9) <= \o_Real1[9]~output_o\;

ww_o_Real1(10) <= \o_Real1[10]~output_o\;

ww_o_Real1(11) <= \o_Real1[11]~output_o\;

ww_o_Real1(12) <= \o_Real1[12]~output_o\;

ww_o_Real1(13) <= \o_Real1[13]~output_o\;

ww_o_Real1(14) <= \o_Real1[14]~output_o\;

ww_o_Real1(15) <= \o_Real1[15]~output_o\;

ww_o_Real1(16) <= \o_Real1[16]~output_o\;

ww_o_Real1(17) <= \o_Real1[17]~output_o\;

ww_o_Real1(18) <= \o_Real1[18]~output_o\;

ww_o_Real1(19) <= \o_Real1[19]~output_o\;

ww_o_Real1(20) <= \o_Real1[20]~output_o\;

ww_o_Real1(21) <= \o_Real1[21]~output_o\;

ww_o_Real1(22) <= \o_Real1[22]~output_o\;

ww_o_Real1(23) <= \o_Real1[23]~output_o\;

ww_o_Real1(24) <= \o_Real1[24]~output_o\;

ww_o_Real1(25) <= \o_Real1[25]~output_o\;

ww_o_Real1(26) <= \o_Real1[26]~output_o\;

ww_o_Real2(0) <= \o_Real2[0]~output_o\;

ww_o_Real2(1) <= \o_Real2[1]~output_o\;

ww_o_Real2(2) <= \o_Real2[2]~output_o\;

ww_o_Real2(3) <= \o_Real2[3]~output_o\;

ww_o_Real2(4) <= \o_Real2[4]~output_o\;

ww_o_Real2(5) <= \o_Real2[5]~output_o\;

ww_o_Real2(6) <= \o_Real2[6]~output_o\;

ww_o_Real2(7) <= \o_Real2[7]~output_o\;

ww_o_Real2(8) <= \o_Real2[8]~output_o\;

ww_o_Real2(9) <= \o_Real2[9]~output_o\;

ww_o_Real2(10) <= \o_Real2[10]~output_o\;

ww_o_Real2(11) <= \o_Real2[11]~output_o\;

ww_o_Real2(12) <= \o_Real2[12]~output_o\;

ww_o_Real2(13) <= \o_Real2[13]~output_o\;

ww_o_Real2(14) <= \o_Real2[14]~output_o\;

ww_o_Real2(15) <= \o_Real2[15]~output_o\;

ww_o_Real2(16) <= \o_Real2[16]~output_o\;

ww_o_Real2(17) <= \o_Real2[17]~output_o\;

ww_o_Real2(18) <= \o_Real2[18]~output_o\;

ww_o_Real2(19) <= \o_Real2[19]~output_o\;

ww_o_Real2(20) <= \o_Real2[20]~output_o\;

ww_o_Real2(21) <= \o_Real2[21]~output_o\;

ww_o_Real2(22) <= \o_Real2[22]~output_o\;

ww_o_Real2(23) <= \o_Real2[23]~output_o\;

ww_o_Real2(24) <= \o_Real2[24]~output_o\;

ww_o_Real2(25) <= \o_Real2[25]~output_o\;

ww_o_Real2(26) <= \o_Real2[26]~output_o\;

ww_o_Real3(0) <= \o_Real3[0]~output_o\;

ww_o_Real3(1) <= \o_Real3[1]~output_o\;

ww_o_Real3(2) <= \o_Real3[2]~output_o\;

ww_o_Real3(3) <= \o_Real3[3]~output_o\;

ww_o_Real3(4) <= \o_Real3[4]~output_o\;

ww_o_Real3(5) <= \o_Real3[5]~output_o\;

ww_o_Real3(6) <= \o_Real3[6]~output_o\;

ww_o_Real3(7) <= \o_Real3[7]~output_o\;

ww_o_Real3(8) <= \o_Real3[8]~output_o\;

ww_o_Real3(9) <= \o_Real3[9]~output_o\;

ww_o_Real3(10) <= \o_Real3[10]~output_o\;

ww_o_Real3(11) <= \o_Real3[11]~output_o\;

ww_o_Real3(12) <= \o_Real3[12]~output_o\;

ww_o_Real3(13) <= \o_Real3[13]~output_o\;

ww_o_Real3(14) <= \o_Real3[14]~output_o\;

ww_o_Real3(15) <= \o_Real3[15]~output_o\;

ww_o_Real3(16) <= \o_Real3[16]~output_o\;

ww_o_Real3(17) <= \o_Real3[17]~output_o\;

ww_o_Real3(18) <= \o_Real3[18]~output_o\;

ww_o_Real3(19) <= \o_Real3[19]~output_o\;

ww_o_Real3(20) <= \o_Real3[20]~output_o\;

ww_o_Real3(21) <= \o_Real3[21]~output_o\;

ww_o_Real3(22) <= \o_Real3[22]~output_o\;

ww_o_Real3(23) <= \o_Real3[23]~output_o\;

ww_o_Real3(24) <= \o_Real3[24]~output_o\;

ww_o_Real3(25) <= \o_Real3[25]~output_o\;

ww_o_Real3(26) <= \o_Real3[26]~output_o\;

ww_o_Imag1(0) <= \o_Imag1[0]~output_o\;

ww_o_Imag1(1) <= \o_Imag1[1]~output_o\;

ww_o_Imag1(2) <= \o_Imag1[2]~output_o\;

ww_o_Imag1(3) <= \o_Imag1[3]~output_o\;

ww_o_Imag1(4) <= \o_Imag1[4]~output_o\;

ww_o_Imag1(5) <= \o_Imag1[5]~output_o\;

ww_o_Imag1(6) <= \o_Imag1[6]~output_o\;

ww_o_Imag1(7) <= \o_Imag1[7]~output_o\;

ww_o_Imag1(8) <= \o_Imag1[8]~output_o\;

ww_o_Imag1(9) <= \o_Imag1[9]~output_o\;

ww_o_Imag1(10) <= \o_Imag1[10]~output_o\;

ww_o_Imag1(11) <= \o_Imag1[11]~output_o\;

ww_o_Imag1(12) <= \o_Imag1[12]~output_o\;

ww_o_Imag1(13) <= \o_Imag1[13]~output_o\;

ww_o_Imag1(14) <= \o_Imag1[14]~output_o\;

ww_o_Imag1(15) <= \o_Imag1[15]~output_o\;

ww_o_Imag1(16) <= \o_Imag1[16]~output_o\;

ww_o_Imag1(17) <= \o_Imag1[17]~output_o\;

ww_o_Imag1(18) <= \o_Imag1[18]~output_o\;

ww_o_Imag1(19) <= \o_Imag1[19]~output_o\;

ww_o_Imag1(20) <= \o_Imag1[20]~output_o\;

ww_o_Imag1(21) <= \o_Imag1[21]~output_o\;

ww_o_Imag1(22) <= \o_Imag1[22]~output_o\;

ww_o_Imag1(23) <= \o_Imag1[23]~output_o\;

ww_o_Imag1(24) <= \o_Imag1[24]~output_o\;

ww_o_Imag1(25) <= \o_Imag1[25]~output_o\;

ww_o_Imag1(26) <= \o_Imag1[26]~output_o\;

ww_o_Imag2(0) <= \o_Imag2[0]~output_o\;

ww_o_Imag2(1) <= \o_Imag2[1]~output_o\;

ww_o_Imag2(2) <= \o_Imag2[2]~output_o\;

ww_o_Imag2(3) <= \o_Imag2[3]~output_o\;

ww_o_Imag2(4) <= \o_Imag2[4]~output_o\;

ww_o_Imag2(5) <= \o_Imag2[5]~output_o\;

ww_o_Imag2(6) <= \o_Imag2[6]~output_o\;

ww_o_Imag2(7) <= \o_Imag2[7]~output_o\;

ww_o_Imag2(8) <= \o_Imag2[8]~output_o\;

ww_o_Imag2(9) <= \o_Imag2[9]~output_o\;

ww_o_Imag2(10) <= \o_Imag2[10]~output_o\;

ww_o_Imag2(11) <= \o_Imag2[11]~output_o\;

ww_o_Imag2(12) <= \o_Imag2[12]~output_o\;

ww_o_Imag2(13) <= \o_Imag2[13]~output_o\;

ww_o_Imag2(14) <= \o_Imag2[14]~output_o\;

ww_o_Imag2(15) <= \o_Imag2[15]~output_o\;

ww_o_Imag2(16) <= \o_Imag2[16]~output_o\;

ww_o_Imag2(17) <= \o_Imag2[17]~output_o\;

ww_o_Imag2(18) <= \o_Imag2[18]~output_o\;

ww_o_Imag2(19) <= \o_Imag2[19]~output_o\;

ww_o_Imag2(20) <= \o_Imag2[20]~output_o\;

ww_o_Imag2(21) <= \o_Imag2[21]~output_o\;

ww_o_Imag2(22) <= \o_Imag2[22]~output_o\;

ww_o_Imag2(23) <= \o_Imag2[23]~output_o\;

ww_o_Imag2(24) <= \o_Imag2[24]~output_o\;

ww_o_Imag2(25) <= \o_Imag2[25]~output_o\;

ww_o_Imag2(26) <= \o_Imag2[26]~output_o\;

ww_o_Imag3(0) <= \o_Imag3[0]~output_o\;

ww_o_Imag3(1) <= \o_Imag3[1]~output_o\;

ww_o_Imag3(2) <= \o_Imag3[2]~output_o\;

ww_o_Imag3(3) <= \o_Imag3[3]~output_o\;

ww_o_Imag3(4) <= \o_Imag3[4]~output_o\;

ww_o_Imag3(5) <= \o_Imag3[5]~output_o\;

ww_o_Imag3(6) <= \o_Imag3[6]~output_o\;

ww_o_Imag3(7) <= \o_Imag3[7]~output_o\;

ww_o_Imag3(8) <= \o_Imag3[8]~output_o\;

ww_o_Imag3(9) <= \o_Imag3[9]~output_o\;

ww_o_Imag3(10) <= \o_Imag3[10]~output_o\;

ww_o_Imag3(11) <= \o_Imag3[11]~output_o\;

ww_o_Imag3(12) <= \o_Imag3[12]~output_o\;

ww_o_Imag3(13) <= \o_Imag3[13]~output_o\;

ww_o_Imag3(14) <= \o_Imag3[14]~output_o\;

ww_o_Imag3(15) <= \o_Imag3[15]~output_o\;

ww_o_Imag3(16) <= \o_Imag3[16]~output_o\;

ww_o_Imag3(17) <= \o_Imag3[17]~output_o\;

ww_o_Imag3(18) <= \o_Imag3[18]~output_o\;

ww_o_Imag3(19) <= \o_Imag3[19]~output_o\;

ww_o_Imag3(20) <= \o_Imag3[20]~output_o\;

ww_o_Imag3(21) <= \o_Imag3[21]~output_o\;

ww_o_Imag3(22) <= \o_Imag3[22]~output_o\;

ww_o_Imag3(23) <= \o_Imag3[23]~output_o\;

ww_o_Imag3(24) <= \o_Imag3[24]~output_o\;

ww_o_Imag3(25) <= \o_Imag3[25]~output_o\;

ww_o_Imag3(26) <= \o_Imag3[26]~output_o\;

ww_o_NEW_RESULT(0) <= \o_NEW_RESULT[0]~output_o\;

ww_o_NEW_RESULT(1) <= \o_NEW_RESULT[1]~output_o\;

ww_o_NEW_RESULT(2) <= \o_NEW_RESULT[2]~output_o\;
END structure;


