Clock interconnect
##################


Bitstream — bottom tile
=======================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_B.html


Bitstream — top tile
====================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_T.html


Bitstream — left tile
=====================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_L.html


Bitstream — right tile
======================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_R.html


Bitstream — ``HCLK``
====================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-HCLK.html


Bitstream — ``HCLK_ROW``
========================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-HCLK_ROW.html


Bitstream — ``CLKC``
====================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-CLKC.html


Bitstream — ``DCM_BUFPLL``
==========================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-DCM_BUFPLL.html


Bitstream — ``PLL_BUFPLL_OUT0``
===============================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-PLL_BUFPLL_OUT0.html


Bitstream — ``PLL_BUFPLL_OUT1``
===============================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-PLL_BUFPLL_OUT1.html


Bitstream — ``PLL_BUFPLL_B``
============================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-PLL_BUFPLL_B.html


Bitstream — ``PLL_BUFPLL_T``
============================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-PLL_BUFPLL_T.html


Bitstream — ``PCILOGICSE``
==========================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-PCILOGICSE.html


``PCI_CE_DELAY``
================

.. raw:: html
   :file: ../gen-xilinx-xc6s-pci-ce-delay.html
