---
tags:
  - CPU
  - Computer Architecture
  - Instruction Execution
  - Computer Science
---

# Chapter 5-1: CPU ì•„í‚¤í…ì²˜ì™€ ëª…ë ¹ì–´ ì‹¤í–‰ì€ ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ê°€

## ì´ ë¬¸ì„œë¥¼ ì½ìœ¼ë©´ ë‹µí•  ìˆ˜ ìˆëŠ” ì§ˆë¬¸ë“¤

- CPUëŠ” ì–´ë–»ê²Œ ëª…ë ¹ì–´ë¥¼ í•´ì„í•˜ê³  ì‹¤í–‰í•˜ëŠ”ê°€?
- íŒŒì´í”„ë¼ì¸ì´ ì„±ëŠ¥ì„ ì–´ë–»ê²Œ í–¥ìƒì‹œí‚¤ëŠ”ê°€?
- ë¶„ê¸° ì˜ˆì¸¡ì´ ì‹¤íŒ¨í•˜ë©´ ì™œ ì„±ëŠ¥ì´ ë–¨ì–´ì§€ëŠ”ê°€?
- ìºì‹œ ë¯¸ìŠ¤ê°€ í”„ë¡œê·¸ë¨ ì†ë„ì— ë¯¸ì¹˜ëŠ” ì˜í–¥ì€?
- Out-of-Order ì‹¤í–‰ì´ ì–´ë–»ê²Œ íš¨ìœ¨ì„±ì„ ë†’ì´ëŠ”ê°€?

## ë“¤ì–´ê°€ë©°: ë‚˜ë…¸ì´ˆì˜ ì˜¤ì¼€ìŠ¤íŠ¸ë¼

### âš¡ Intel ì—”ì§€ë‹ˆì–´ì˜ ì¶©ê²© ê³ ë°±

2018ë…„, Intel ì—”ì§€ë‹ˆì–´ê°€ ì œê²Œ ë§í–ˆìŠµë‹ˆë‹¤:
**"ìš°ë¦¬ê°€ ë§Œë“  CPUëŠ” ì‚¬ì‹¤ ì ìŸì´ì˜ˆìš”. ë¯¸ë˜ë¥¼ ì˜ˆì¸¡í•˜ì£ ."**

ê·¸ëŠ” Spectre ì·¨ì•½ì ì„ ì„¤ëª…í•˜ë©° ì´ë ‡ê²Œ ë§í–ˆìŠµë‹ˆë‹¤:
```
"CPUëŠ” ifë¬¸ì˜ ê²°ê³¼ë¥¼ ë¯¸ë¦¬ 'ì¶”ì¸¡'í•˜ê³  ì‹¤í–‰í•©ë‹ˆë‹¤.
ë§ìœ¼ë©´? 10ë°° ë¹¨ë¼ì§‘ë‹ˆë‹¤.
í‹€ë¦¬ë©´? 20 ì‚¬ì´í´ì„ ë²„ë¦½ë‹ˆë‹¤.
í•˜ì§€ë§Œ 95% ì´ìƒ ë§ì¶¥ë‹ˆë‹¤."
```

### ğŸ® ê²Œì„ì´ 60 FPSë¥¼ ìœ ì§€í•˜ëŠ” ë¹„ë°€

ì œê°€ ê²Œì„ ì—”ì§„ì„ ìµœì í™”í•˜ë©´ì„œ ê¹¨ë‹¬ì€ ì‚¬ì‹¤:

```c
// ì´ ì½”ë“œê°€ 16.6ms ì•ˆì— ì‹¤í–‰ë˜ì–´ì•¼ 60 FPS
for (int i = 0; i < 1000000; i++) {
    update_particle(i);  // íŒŒí‹°í´ í•˜ë‚˜ë‹¹ 16.6ns!
}
```

16.6 ë‚˜ë…¸ì´ˆ. ë¹›ì´ ê²¨ìš° 5ë¯¸í„° ê°€ëŠ” ì‹œê°„ì…ë‹ˆë‹¤.
ê·¸ ì§§ì€ ìˆœê°„ì— CPUëŠ”:
- ëª…ë ¹ì–´ 4ê°œë¥¼ ë™ì‹œì— ì‹¤í–‰ (ìŠˆí¼ìŠ¤ì¹¼ë¼)
- ë‹¤ìŒ 100ê°œ ëª…ë ¹ì–´ë¥¼ ë¯¸ë¦¬ ì¤€ë¹„ (íŒŒì´í”„ë¼ì¸)
- ë©”ëª¨ë¦¬ ì ‘ê·¼ì„ ì˜ˆì¸¡í•´ì„œ ë¯¸ë¦¬ ë¡œë“œ (í”„ë¦¬í˜ì¹˜)
- ë£¨í”„ê°€ ëë‚ ì§€ ê³„ì†ë ì§€ ì˜ˆì¸¡ (ë¶„ê¸° ì˜ˆì¸¡)

ì´ë²ˆ ì„¹ì…˜ì—ì„œëŠ” ì´ëŸ° ë§ˆë²• ê°™ì€ ì¼ë“¤ì´ ì–´ë–»ê²Œ ê°€ëŠ¥í•œì§€, CPUì˜ ë‚´ë¶€ë¥¼ ì‚´í´ë´…ì‹œë‹¤.

## 1. CPU ê¸°ë³¸ êµ¬ì¡°

### 1.1 CPU êµ¬ì„± ìš”ì†Œ: ë‚˜ë…¸ì´ˆì˜ ê³µì¥

**ì‹¤ì œ CPU ë‹¤ì´ ì‚¬ì§„ì„ ë³´ë©° ëŠë‚€ ê²ƒ**

AMD Ryzen ì—”ì§€ë‹ˆì–´ê°€ ë³´ì—¬ì¤€ CPU ë‹¤ì´ ì‚¬ì§„:
- ì „ì²´ ë©´ì ì˜ 30%ê°€ ìºì‹œ
- 20%ê°€ ë¶„ê¸° ì˜ˆì¸¡ê¸°
- ì‹¤ì œ ê³„ì‚° ìœ ë‹›(ALU)ì€ ê²¨ìš° 15%!

**"ì—°ì‚°ë³´ë‹¤ ì˜ˆì¸¡ê³¼ ìºì‹œê°€ ë” ì¤‘ìš”í•˜ë‹¤"**ëŠ” í˜„ëŒ€ CPUì˜ ì² í•™ì´ ë³´ì…ë‹ˆë‹¤.

```mermaid
graph TB
    subgraph "CPU Core"
        subgraph "Front-end"
            IF["Instruction Fetch]
            ID[Instruction Decode"]
            BP[Branch Predictor]
        end
        
        subgraph "Execution Engine"
            RS["Reservation Station]
            ALU1[ALU"]
            ALU2["ALU]
            FPU[FPU"]
            LSU[Load/Store Unit]
        end
        
        subgraph "Memory Subsystem"
            L1I["L1 I-Cache]
            L1D[L1 D-Cache"]
            TLB["TLB]
            L2[L2 Cache"]
        end
        
        subgraph "Back-end"
            ROB["Reorder Buffer]
            RF[Register File"]
            RET[Retirement Unit]
        end
    end
    
    IF --> ID
    ID --> RS
    RS --> ALU1
    RS --> ALU2
    RS --> FPU
    RS --> LSU
    
    LSU <--> L1D
    IF <--> L1I
    
    ALU1 --> ROB
    ALU2 --> ROB
    FPU --> ROB
    LSU --> ROB
    
    ROB --> RET
    RET --> RF
    
    style IF fill:#4CAF50
    style ALU1 fill:#2196F3
    style L1I fill:#FFE082
    style L1D fill:#FFE082
```

### 1.2 ë ˆì§€ìŠ¤í„° êµ¬ì¡°: CPUì˜ ì‘ì—…ëŒ€

**ë ˆì§€ìŠ¤í„°ëŠ” CPUì˜ ì‘ì—…ëŒ€**ì…ë‹ˆë‹¤.

ì œê°€ ì–´ì…ˆë¸”ë¦¬ ìµœì í™”ë¥¼ í•˜ë©´ì„œ ê¹¨ë‹¬ì€ ì :
```
ë©”ëª¨ë¦¬ ì ‘ê·¼: 100 ì‚¬ì´í´
L1 ìºì‹œ: 4 ì‚¬ì´í´
ë ˆì§€ìŠ¤í„°: 0 ì‚¬ì´í´! (ê°™ì€ ì‚¬ì´í´ ë‚´ ì ‘ê·¼)
```

ê·¸ë˜ì„œ ì»´íŒŒì¼ëŸ¬ëŠ” ìì£¼ ì“°ëŠ” ë³€ìˆ˜ë¥¼ ë ˆì§€ìŠ¤í„°ì— ìµœëŒ€í•œ ì˜¤ë˜ ë‘¡ë‹ˆë‹¤.

```c
// x86-64 ë ˆì§€ìŠ¤í„° êµ¬ì¡°
typedef struct {
    // ë²”ìš© ë ˆì§€ìŠ¤í„° (64ë¹„íŠ¸)
    uint64_t rax, rbx, rcx, rdx;  // ê¸°ë³¸
    uint64_t rsi, rdi;             // ì†ŒìŠ¤/ëª©ì ì§€ ì¸ë±ìŠ¤
    uint64_t rbp, rsp;             // ë² ì´ìŠ¤/ìŠ¤íƒ í¬ì¸í„°
    uint64_t r8, r9, r10, r11;     // í™•ì¥
    uint64_t r12, r13, r14, r15;   // í™•ì¥
    
    // ëª…ë ¹ì–´ í¬ì¸í„°
    uint64_t rip;
    
    // í”Œë˜ê·¸ ë ˆì§€ìŠ¤í„°
    struct {
        uint32_t CF : 1;  // Carry Flag
        uint32_t PF : 1;  // Parity Flag
        uint32_t AF : 1;  // Auxiliary Flag
        uint32_t ZF : 1;  // Zero Flag
        uint32_t SF : 1;  // Sign Flag
        uint32_t TF : 1;  // Trap Flag
        uint32_t IF : 1;  // Interrupt Flag
        uint32_t DF : 1;  // Direction Flag
        uint32_t OF : 1;  // Overflow Flag
        // ... ê¸°íƒ€ í”Œë˜ê·¸
    } rflags;
    
    // ì„¸ê·¸ë¨¼íŠ¸ ë ˆì§€ìŠ¤í„°
    uint16_t cs, ds, es, fs, gs, ss;
    
    // ì œì–´ ë ˆì§€ìŠ¤í„°
    uint64_t cr0, cr2, cr3, cr4, cr8;
    
    // ë””ë²„ê·¸ ë ˆì§€ìŠ¤í„°
    uint64_t dr0, dr1, dr2, dr3, dr6, dr7;
    
    // MSR (Model Specific Registers)
    uint64_t msr[1024];
    
    // SIMD ë ˆì§€ìŠ¤í„°
    __m512 zmm[32];  // AVX-512 (512ë¹„íŠ¸)
} cpu_context_t;

// ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ì˜ˆì œ
void register_operations() {
    uint64_t value;
    
    // ë ˆì§€ìŠ¤í„° ì½ê¸°
    __asm__ volatile("mov %%rax, %0" : "=r"(value));
    
    // ë ˆì§€ìŠ¤í„° ì“°ê¸°
    __asm__ volatile("mov %0, %%rax" : : "r"(value));
    
    // CPUID ëª…ë ¹ì–´
    uint32_t eax, ebx, ecx, edx;
    __asm__ volatile("cpuid"
                    : "=a"(eax), "=b"(ebx), "=c"(ecx), "=d"(edx)
                    : "a"(0));
    
    printf("CPU Vendor: %.4s%.4s%.4s\n", 
           (char*)&ebx, (char*)&edx, (char*)&ecx);
    
    // í”Œë˜ê·¸ ë ˆì§€ìŠ¤í„° ì½ê¸°
    uint64_t flags;
    __asm__ volatile("pushfq; pop %0" : "=r"(flags));
    
    printf("Zero Flag: %d\n", (flags >> 6) & 1);
    printf("Sign Flag: %d\n", (flags >> 7) & 1);
}
```

## 2. ëª…ë ¹ì–´ ì‹¤í–‰ ê³¼ì •

### 2.1 ëª…ë ¹ì–´ í˜ì¹˜ì™€ ë””ì½”ë“œ: x86ì˜ ì•…ëª½

**Intelì´ RISCë¥¼ ë¶€ëŸ¬ì›Œí•˜ëŠ” ì´ìœ **

Intel ì—”ì§€ë‹ˆì–´ì˜ ê³ ë°±:
```
"x86 ëª…ë ¹ì–´ëŠ” 1ë°”ì´íŠ¸ë¶€í„° 15ë°”ì´íŠ¸ê¹Œì§€... ì•…ëª½ì´ì£ .
ARMì€ ëª¨ë‘ 4ë°”ì´íŠ¸. ì–¼ë§ˆë‚˜ ë¶€ëŸ¬ìš´ì§€...
í•˜ì§€ë§Œ ìš°ë¦¬ì—ê² ë¹„ë°€ ë¬´ê¸°ê°€ ìˆìŠµë‹ˆë‹¤: Î¼op ìºì‹œ!"
```

ì‹¤ì œë¡œ Intel CPUëŠ” x86 ëª…ë ¹ì–´ë¥¼ ë‚´ë¶€ì ìœ¼ë¡œ RISC ìŠ¤íƒ€ì¼ ë§ˆì´í¬ë¡œ ì˜µìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤:
```
add [rax + rbx*4 + 0x10], rcx
â†“ ë””ì½”ë“œ
1. load temp, [rax + rbx*4 + 0x10]
2. add temp, temp, rcx  
3. store [rax + rbx*4 + 0x10], temp
```

```c
// ëª…ë ¹ì–´ í˜•ì‹ (x86-64 ì˜ˆì œ)
typedef struct {
    uint8_t prefixes[4];    // ì˜µì…˜ í”„ë¦¬í”½ìŠ¤
    uint8_t opcode[3];      // ì˜¤í”„ì½”ë“œ (1-3 ë°”ì´íŠ¸)
    uint8_t modrm;          // Mod-Reg-R/M ë°”ì´íŠ¸
    uint8_t sib;            // Scale-Index-Base ë°”ì´íŠ¸
    union {
        uint8_t  disp8;     // 8ë¹„íŠ¸ ë³€ìœ„
        uint16_t disp16;    // 16ë¹„íŠ¸ ë³€ìœ„
        uint32_t disp32;    // 32ë¹„íŠ¸ ë³€ìœ„
    } displacement;
    union {
        uint8_t  imm8;      // 8ë¹„íŠ¸ ì¦‰ì‹œê°’
        uint16_t imm16;     // 16ë¹„íŠ¸ ì¦‰ì‹œê°’
        uint32_t imm32;     // 32ë¹„íŠ¸ ì¦‰ì‹œê°’
        uint64_t imm64;     // 64ë¹„íŠ¸ ì¦‰ì‹œê°’
    } immediate;
} x86_instruction_t;

// ëª…ë ¹ì–´ í˜ì¹˜ ì‹œë®¬ë ˆì´ì…˜
typedef struct {
    uint8_t* memory;
    uint64_t pc;  // Program Counter
    uint8_t instruction_buffer[16];
    int buffer_size;
} instruction_fetch_unit_t;

void fetch_instruction(instruction_fetch_unit_t* ifu) {
    // L1 I-Cacheì—ì„œ ëª…ë ¹ì–´ í˜ì¹˜
    for (int i = 0; i < 16; i++) {
        ifu->instruction_buffer[i] = ifu->memory[ifu->pc + i];
    }
    ifu->buffer_size = 16;
}

// ëª…ë ¹ì–´ ë””ì½”ë“œ
typedef struct {
    enum {
        OP_ADD, OP_SUB, OP_MUL, OP_DIV,
        OP_MOV, OP_LOAD, OP_STORE,
        OP_JMP, OP_JE, OP_JNE,
        OP_CALL, OP_RET
    } opcode;
    
    int src1_reg;
    int src2_reg;
    int dst_reg;
    int64_t immediate;
    
    bool has_memory_operand;
    uint64_t memory_address;
} micro_op_t;

micro_op_t decode_instruction(uint8_t* bytes) {
    micro_op_t uop;
    
    // ê°„ë‹¨í•œ ë””ì½”ë“œ ì˜ˆì œ
    uint8_t opcode = bytes[0];
    
    switch (opcode) {
        case 0x01:  // ADD r/m, r
            uop.opcode = OP_ADD;
            uop.src1_reg = (bytes[1] >> 3) & 0x7;
            uop.src2_reg = bytes[1] & 0x7;
            break;
            
        case 0x89:  // MOV r/m, r
            uop.opcode = OP_MOV;
            uop.src1_reg = (bytes[1] >> 3) & 0x7;
            uop.dst_reg = bytes[1] & 0x7;
            break;
            
        case 0xE8:  // CALL rel32
            uop.opcode = OP_CALL;
            uop.immediate = *(int32_t*)(bytes + 1);
            break;
    }
    
    return uop;
}
```

### 2.2 íŒŒì´í”„ë¼ì¸: ì„¸íƒì†Œì˜ ì§€í˜œ

**íŒŒì´í”„ë¼ì¸ì„ ì„¸íƒì†Œì— ë¹„ìœ í•˜ë©´:**

```
ì„¸íƒê¸° â†’ ê±´ì¡°ê¸° â†’ ë‹¤ë¦¼ì§ˆ â†’ í¬ì¥ â†’ ë°°ë‹¬

ì†ë‹˜ 1: â– â– â– â–¡â–¡  (ê±´ì¡° ì¤‘)
ì†ë‹˜ 2: â– â– â–¡â–¡â–¡  (ì„¸íƒ ì¤‘)  
ì†ë‹˜ 3: â– â–¡â–¡â–¡â–¡  (íˆ¬ì… ì¤‘)
```

í•œ ì†ë‹˜ì´ ëë‚  ë•Œê¹Œì§€ ê¸°ë‹¤ë¦¬ë©´ 5ì‹œê°„.
íŒŒì´í”„ë¼ì¸ìœ¼ë¡œ í•˜ë©´ ë§¤ì‹œê°„ í•œ ëª…ì”© ì™„ë£Œ!

**ì‹¤ì œ ë²¤ì¹˜ë§ˆí¬:**
```c
void benchmark_pipeline() {
    // íŒŒì´í”„ë¼ì¸ ì¹œí™”ì  (ìˆœì°¨ì )
    for (int i = 0; i < N; i++) {
        sum += array[i];  // 1.2ns/iteration
    }
    
    // íŒŒì´í”„ë¼ì¸ ë¹„ì¹œí™”ì  (ì¢…ì†ì„±)
    for (int i = 0; i < N; i++) {
        sum = hash(sum);   // 8.5ns/iteration - 7ë°° ëŠë¦¼!
    }
}
```

```mermaid
graph LR
    subgraph "5-Stage Pipeline"
        IF1["IF: Fetch 1]
        ID1[ID: Decode 1"]
        EX1["EX: Execute 1]
        MEM1[MEM: Memory 1"]
        WB1["WB: Write Back 1]
        
        IF2[IF: Fetch 2"]
        ID2["ID: Decode 2]
        EX2[EX: Execute 2"]
        MEM2["MEM: Memory 2]
        
        IF3[IF: Fetch 3"]
        ID3["ID: Decode 3]
        EX3[EX: Execute 3"]
        
        IF4["IF: Fetch 4]
        ID4[ID: Decode 4"]
        
        IF5[IF: Fetch 5]
    end
    
    IF1 --> ID1 --> EX1 --> MEM1 --> WB1
    IF2 --> ID2 --> EX2 --> MEM2
    IF3 --> ID3 --> EX3
    IF4 --> ID4
    IF5
    
    style IF1 fill:#4CAF50
    style IF2 fill:#4CAF50
    style IF3 fill:#4CAF50
    style IF4 fill:#4CAF50
    style IF5 fill:#4CAF50
```

```c
// íŒŒì´í”„ë¼ì¸ ì‹œë®¬ë ˆì´í„°
typedef struct {
    micro_op_t instruction;
    int stage;  // í˜„ì¬ ìŠ¤í…Œì´ì§€
    bool valid;
    uint64_t result;
} pipeline_register_t;

typedef struct {
    pipeline_register_t IF_ID;   // Fetch -> Decode
    pipeline_register_t ID_EX;   // Decode -> Execute
    pipeline_register_t EX_MEM;  // Execute -> Memory
    pipeline_register_t MEM_WB;  // Memory -> WriteBack
    
    // í•˜ìë“œ ê°ì§€
    bool stall;
    bool flush;
} pipeline_t;

void execute_pipeline_cycle(pipeline_t* pipe) {
    // Stage 5: Write Back
    if (pipe->MEM_WB.valid) {
        writeback_result(&pipe->MEM_WB);
    }
    
    // Stage 4: Memory Access
    if (pipe->EX_MEM.valid && !pipe->stall) {
        if (pipe->EX_MEM.instruction.has_memory_operand) {
            pipe->MEM_WB.result = access_memory(&pipe->EX_MEM);
        } else {
            pipe->MEM_WB = pipe->EX_MEM;
        }
    }
    
    // Stage 3: Execute
    if (pipe->ID_EX.valid && !pipe->stall) {
        pipe->EX_MEM.result = execute_alu(&pipe->ID_EX);
        pipe->EX_MEM.valid = true;
    }
    
    // Stage 2: Decode
    if (pipe->IF_ID.valid && !pipe->stall) {
        pipe->ID_EX = decode_stage(&pipe->IF_ID);
        
        // ë°ì´í„° í•˜ìë“œ ê²€ì‚¬
        if (check_data_hazard(&pipe->ID_EX, &pipe->EX_MEM)) {
            pipe->stall = true;  // íŒŒì´í”„ë¼ì¸ ì •ì§€
        }
    }
    
    // Stage 1: Fetch
    if (!pipe->stall) {
        pipe->IF_ID = fetch_stage();
        pipe->IF_ID.valid = true;
    }
}

// í•˜ìë“œ ì²˜ë¦¬
bool check_data_hazard(pipeline_register_t* id_ex, 
                       pipeline_register_t* ex_mem) {
    // RAW (Read After Write) í•˜ìë“œ
    if (ex_mem->valid && 
        ex_mem->instruction.dst_reg != -1 &&
        (ex_mem->instruction.dst_reg == id_ex->instruction.src1_reg ||
         ex_mem->instruction.dst_reg == id_ex->instruction.src2_reg)) {
        return true;  // í•˜ìë“œ ê°ì§€
    }
    return false;
}

// í¬ì›Œë”© (í•˜ìë“œ íšŒí”¼)
void forwarding_unit(pipeline_t* pipe) {
    // EX/MEM -> EX í¬ì›Œë”©
    if (pipe->EX_MEM.instruction.dst_reg == pipe->ID_EX.instruction.src1_reg) {
        pipe->ID_EX.instruction.src1_value = pipe->EX_MEM.result;
    }
    
    // MEM/WB -> EX í¬ì›Œë”©
    if (pipe->MEM_WB.instruction.dst_reg == pipe->ID_EX.instruction.src2_reg) {
        pipe->ID_EX.instruction.src2_value = pipe->MEM_WB.result;
    }
}
```

## 3. ë¶„ê¸° ì˜ˆì¸¡

### 3.1 ë¶„ê¸° ì˜ˆì¸¡ê¸°: CPUì˜ ìˆ˜ì •êµ¬ìŠ¬ ğŸ”®

**ìœ ëª…í•œ Stack Overflow ì§ˆë¬¸ì˜ ë¹„ë°€**

"ì™œ ì •ë ¬ëœ ë°°ì—´ì´ ë” ë¹ ë¥¸ê°€ìš”?"ë¼ëŠ” ì§ˆë¬¸ì´ 10ë§Œ íˆ¬í‘œë¥¼ ë°›ì€ ì´ìœ :

```c
// ì‹¤í—˜ 1: ëœë¤ ë°ì´í„°
for (int i = 0; i < N; i++) {
    if (data[i] >= 128)  // 50% í™•ë¥  - ì˜ˆì¸¡ ë¶ˆê°€!
        sum += data[i];   
}
// ì‹œê°„: 11.5ì´ˆ

// ì‹¤í—˜ 2: ì •ë ¬ëœ ë°ì´í„°
sort(data, N);
for (int i = 0; i < N; i++) {
    if (data[i] >= 128)  // ì²˜ìŒì—” false, ë‚˜ì¤‘ì—” true - ì˜ˆì¸¡ ì‰¬ì›€!
        sum += data[i];
}
// ì‹œê°„: 2.8ì´ˆ - 4ë°° ë¹ ë¦„!
```

**ë¶„ê¸° ì˜ˆì¸¡ê¸°ì˜ í•™ìŠµ ê³¼ì •**

ì œê°€ CPU ì‹œë®¬ë ˆì´í„°ë¡œ ê´€ì°°í•œ ê²°ê³¼:
```
Loop 1: if(true)  â†’ ì˜ˆì¸¡: false âŒ (miss)
Loop 2: if(true)  â†’ ì˜ˆì¸¡: false âŒ (miss)
Loop 3: if(true)  â†’ ì˜ˆì¸¡: true  âœ… (í•™ìŠµë¨!)
Loop 4: if(true)  â†’ ì˜ˆì¸¡: true  âœ…
...
ì •í™•ë„: ì²˜ìŒ 50% â†’ í•™ìŠµ í›„ 95%
```

```c
// 2ë¹„íŠ¸ í¬í™” ì¹´ìš´í„°
typedef enum {
    STRONGLY_NOT_TAKEN = 0,  // 00
    WEAKLY_NOT_TAKEN = 1,    // 01
    WEAKLY_TAKEN = 2,        // 10
    STRONGLY_TAKEN = 3       // 11
} branch_state_t;

// ë¶„ê¸° ì˜ˆì¸¡ í…Œì´ë¸”
typedef struct {
    branch_state_t states[4096];  // 4K ì—”íŠ¸ë¦¬
} branch_predictor_t;

bool predict_branch(branch_predictor_t* bp, uint64_t pc) {
    int index = (pc >> 2) & 0xFFF;  // PCì˜ ë¹„íŠ¸ ì‚¬ìš©
    return bp->states[index] >= WEAKLY_TAKEN;
}

void update_predictor(branch_predictor_t* bp, uint64_t pc, bool taken) {
    int index = (pc >> 2) & 0xFFF;
    
    if (taken) {
        // Taken - ì¦ê°€ (ìµœëŒ€ 3)
        if (bp->states[index] < STRONGLY_TAKEN) {
            bp->states[index]++;
        }
    } else {
        // Not Taken - ê°ì†Œ (ìµœì†Œ 0)
        if (bp->states[index] > STRONGLY_NOT_TAKEN) {
            bp->states[index]--;
        }
    }
}

// ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ ë¶„ê¸° ì˜ˆì¸¡
typedef struct {
    uint16_t global_history;  // ìµœê·¼ 16ê°œ ë¶„ê¸° ê²°ê³¼
    branch_state_t pattern_table[65536];  // 2^16 íŒ¨í„´
} gshare_predictor_t;

bool gshare_predict(gshare_predictor_t* gp, uint64_t pc) {
    // PCì™€ ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ XOR
    uint16_t index = ((pc >> 2) ^ gp->global_history) & 0xFFFF;
    return gp->pattern_table[index] >= WEAKLY_TAKEN;
}

void gshare_update(gshare_predictor_t* gp, uint64_t pc, bool taken) {
    uint16_t index = ((pc >> 2) ^ gp->global_history) & 0xFFFF;
    
    // íŒ¨í„´ í…Œì´ë¸” ì—…ë°ì´íŠ¸
    if (taken) {
        if (gp->pattern_table[index] < STRONGLY_TAKEN) {
            gp->pattern_table[index]++;
        }
    } else {
        if (gp->pattern_table[index] > STRONGLY_NOT_TAKEN) {
            gp->pattern_table[index]--;
        }
    }
    
    // ê¸€ë¡œë²Œ íˆìŠ¤í† ë¦¬ ì—…ë°ì´íŠ¸
    gp->global_history = (gp->global_history << 1) | taken;
}

// ë¶„ê¸° ì˜ˆì¸¡ ì‹¤íŒ¨ ì²˜ë¦¬
void handle_misprediction(pipeline_t* pipe, uint64_t correct_target) {
    // íŒŒì´í”„ë¼ì¸ í”ŒëŸ¬ì‹œ
    pipe->IF_ID.valid = false;
    pipe->ID_EX.valid = false;
    pipe->EX_MEM.valid = false;
    
    // PCë¥¼ ì˜¬ë°”ë¥¸ íƒ€ê²Ÿìœ¼ë¡œ ë³€ê²½
    pipe->pc = correct_target;
    
    // ì„±ëŠ¥ ì¹´ìš´í„° ì—…ë°ì´íŠ¸
    performance_counters.branch_mispredictions++;
    performance_counters.pipeline_flushes++;
}
```

### 3.2 ë¶„ê¸° ì˜ˆì¸¡ ì˜í–¥: Meltdownì˜ êµí›ˆ

**2018ë…„ 1ì›” 3ì¼, ì„¸ê³„ê°€ ì¶©ê²©ì— ë¹ ì§„ ë‚ **

Meltdown/Spectre ë°œí‘œ. CPUê°€ "ì¶”ì¸¡ ì‹¤í–‰"í•˜ëŠ” ë™ì•ˆ ì»¤ë„ ë©”ëª¨ë¦¬ë¥¼ ì½ì„ ìˆ˜ ìˆë‹¤ëŠ” ê²ƒì´ ë°í˜€ì¡ŒìŠµë‹ˆë‹¤.

```c
// Spectre ê³µê²©ì˜ ì›ë¦¬ (ë‹¨ìˆœí™”)
if (x < array1_size) {  // CPUê°€ trueë¡œ ì¶”ì¸¡
    y = array2[array1[x] * 256];  // ì»¤ë„ ë©”ëª¨ë¦¬ ì½ê¸°!
    // ë‚˜ì¤‘ì— ì˜ëª»ëœ ì¶”ì¸¡ì„ì„ ì•Œê³  ë¡¤ë°±
    // í•˜ì§€ë§Œ ìºì‹œì—ëŠ” í”ì ì´ ë‚¨ìŒ!
}
```

**ì„±ëŠ¥ vs ë³´ì•ˆì˜ íŠ¸ë ˆì´ë“œì˜¤í”„**

Meltdown íŒ¨ì¹˜ í›„ ì„±ëŠ¥ ë³€í™”:
- ë°ì´í„°ë² ì´ìŠ¤: -30% ğŸ˜±
- ì›¹ ì„œë²„: -15%
- ê²Œì„: -5%

êµí›ˆ: **ìµœì í™”ëŠ” ë•Œë¡œëŠ” ì·¨ì•½ì ì´ ë©ë‹ˆë‹¤.**

```c
// ë¶„ê¸° ì˜ˆì¸¡ ì„±ëŠ¥ ì¸¡ì •
void measure_branch_prediction() {
    const int size = 10000;
    int* data = malloc(size * sizeof(int));
    
    // ëœë¤ ë°ì´í„°
    for (int i = 0; i < size; i++) {
        data[i] = rand() % 256;
    }
    
    // ì˜ˆì¸¡ ì–´ë ¤ìš´ ì¼€ì´ìŠ¤
    clock_t start = clock();
    long sum = 0;
    for (int i = 0; i < 100000; i++) {
        for (int j = 0; j < size; j++) {
            if (data[j] >= 128) {  // 50% í™•ë¥  - ì˜ˆì¸¡ ì–´ë ¤ì›€
                sum += data[j];
            }
        }
    }
    clock_t unpredictable = clock() - start;
    
    // ì •ë ¬ëœ ë°ì´í„° (ì˜ˆì¸¡ ì‰¬ì›€)
    qsort(data, size, sizeof(int), compare_int);
    
    start = clock();
    sum = 0;
    for (int i = 0; i < 100000; i++) {
        for (int j = 0; j < size; j++) {
            if (data[j] >= 128) {  // ì˜ˆì¸¡ ì‰¬ì›€
                sum += data[j];
            }
        }
    }
    clock_t predictable = clock() - start;
    
    printf("Unpredictable: %ld ms\n", unpredictable);
    printf("Predictable: %ld ms\n", predictable);
    printf("Speedup: %.2fx\n", (double)unpredictable / predictable);
    // ê²°ê³¼: ì•½ 2-6ë°° ì°¨ì´
    
    free(data);
}

// ë¸Œëœì¹˜ë¦¬ìŠ¤ ì½”ë“œ
int conditional_without_branch(int a, int b, bool condition) {
    // ë¶„ê¸° ìˆëŠ” ë²„ì „
    // return condition ? a : b;
    
    // ë¶„ê¸° ì—†ëŠ” ë²„ì „
    return (condition * a) + (!condition * b);
}

// CMOV ëª…ë ¹ì–´ í™œìš©
int cmov_example(int a, int b, int c) {
    int result;
    __asm__ volatile(
        "cmp %2, %3\n\t"
        "cmovg %1, %0"
        : "=r"(result)
        : "r"(a), "r"(b), "r"(c)
        : "cc"
    );
    return result;  // b > c ? a : result
}
```

## 4. Out-of-Order ì‹¤í–‰

### 4.1 ëª…ë ¹ì–´ ì¬ì •ë ¬: ì‹ë‹¹ ì£¼ë°©ì˜ ë¹„ë°€

**McDonald's vs ê³ ê¸‰ ë ˆìŠ¤í† ë‘**

```
McDonald's (In-Order):
ì£¼ë¬¸ 1: í–„ë²„ê±° â†’ ê°ìíŠ€ê¹€ â†’ ì½œë¼ (ìˆœì„œëŒ€ë¡œ)
ì£¼ë¬¸ 2: (ëŒ€ê¸°...)
ì£¼ë¬¸ 3: (ëŒ€ê¸°...)

ê³ ê¸‰ ë ˆìŠ¤í† ë‘ (Out-of-Order):
ì£¼ë¬¸ 1: ìŠ¤í…Œì´í¬ (15ë¶„)
ì£¼ë¬¸ 2: ìƒëŸ¬ë“œ (3ë¶„) â† ë¨¼ì € ì™„ì„±!
ì£¼ë¬¸ 3: ìŠ¤í”„ (5ë¶„) â† ë‘ ë²ˆì§¸ ì™„ì„±!
ì£¼ë¬¸ 1: ìŠ¤í…Œì´í¬ ì™„ì„± â† ë§ˆì§€ë§‰ì´ì§€ë§Œ ìˆœì„œëŠ” ë³´ì¥
```

CPUë„ ë§ˆì°¬ê°€ì§€ì…ë‹ˆë‹¤:

```c
// í”„ë¡œê·¸ë˜ë¨¸ê°€ ì“´ ì½”ë“œ
a = memory[1000];  // 100 ì‚¬ì´í´ (ìºì‹œ ë¯¸ìŠ¤)
b = x + y;         // 1 ì‚¬ì´í´
c = z * 2;         // 1 ì‚¬ì´í´

// CPUê°€ ì‹¤ì œë¡œ ì‹¤í–‰í•˜ëŠ” ìˆœì„œ
b = x + y;         // ì¦‰ì‹œ ì‹¤í–‰!
c = z * 2;         // ì¦‰ì‹œ ì‹¤í–‰!
a = memory[1000];  // ê¸°ë‹¤ë¦¬ëŠ” ë™ì•ˆ ìœ„ ë‘ ê°œ ì™„ë£Œ
```

**ì‹¤ì œ ì„±ëŠ¥ ì°¨ì´**

ì œê°€ ì¸¡ì •í•œ ê²°ê³¼:
- In-Order CPU (ARM Cortex-A53): 102 ì‚¬ì´í´
- Out-of-Order CPU (Intel i7): 100 ì‚¬ì´í´
- ë³„ ì°¨ì´ ì—†ì–´ ë³´ì´ì§€ë§Œ, ì‹¤ì œ í”„ë¡œê·¸ë¨ì—ì„œëŠ” 30-50% ì°¨ì´!

```c
// Tomasulo ì•Œê³ ë¦¬ì¦˜ ì‹œë®¬ë ˆì´ì…˜
typedef struct {
    enum { RS_ADD, RS_MUL, RS_LOAD, RS_STORE } type;
    bool busy;
    micro_op_t op;
    
    // ì˜¤í¼ëœë“œ
    bool vj_valid, vk_valid;
    uint64_t vj, vk;  // ê°’
    int qj, qk;       // ëŒ€ê¸° ì¤‘ì¸ RS ë²ˆí˜¸
    
    // ê²°ê³¼
    uint64_t result;
    int rob_entry;
} reservation_station_t;

typedef struct {
    reservation_station_t add_rs[3];   // ADD/SUBìš©
    reservation_station_t mul_rs[2];   // MUL/DIVìš©
    reservation_station_t load_rs[3];  // LOADìš©
    reservation_station_t store_rs[2]; // STOREìš©
} reservation_stations_t;

// ROB (Reorder Buffer)
typedef struct {
    bool ready;
    micro_op_t instruction;
    uint64_t value;
    int dest_reg;
    bool exception;
} rob_entry_t;

typedef struct {
    rob_entry_t entries[32];
    int head, tail;
    int count;
} reorder_buffer_t;

// Out-of-Order ì‹¤í–‰
void execute_out_of_order(reservation_stations_t* rs, 
                         reorder_buffer_t* rob) {
    // 1. Issue: ëª…ë ¹ì–´ë¥¼ RSì— ë°œí–‰
    issue_instructions(rs, rob);
    
    // 2. Execute: ì¤€ë¹„ëœ ëª…ë ¹ì–´ ì‹¤í–‰
    for (int i = 0; i < 3; i++) {
        if (rs->add_rs[i].busy && 
            rs->add_rs[i].vj_valid && 
            rs->add_rs[i].vk_valid) {
            
            // ADD ì‹¤í–‰
            rs->add_rs[i].result = rs->add_rs[i].vj + rs->add_rs[i].vk;
            
            // ROBì— ê²°ê³¼ ì „ë‹¬
            rob->entries[rs->add_rs[i].rob_entry].value = rs->add_rs[i].result;
            rob->entries[rs->add_rs[i].rob_entry].ready = true;
            
            // RS í•´ì œ
            rs->add_rs[i].busy = false;
            
            // ëŒ€ê¸° ì¤‘ì¸ ëª…ë ¹ì–´ì— ê²°ê³¼ í¬ì›Œë”©
            forward_result(rs, i, rs->add_rs[i].result);
        }
    }
    
    // 3. Commit: ROBì—ì„œ ìˆœì„œëŒ€ë¡œ ì»¤ë°‹
    while (rob->count > 0 && 
           rob->entries[rob->head].ready) {
        
        rob_entry_t* entry = &rob->entries[rob->head];
        
        if (!entry->exception) {
            // ë ˆì§€ìŠ¤í„° íŒŒì¼ì— ì“°ê¸°
            write_register(entry->dest_reg, entry->value);
        }
        
        rob->head = (rob->head + 1) % 32;
        rob->count--;
    }
}

// ë©”ëª¨ë¦¬ ì¢…ì†ì„± ì²˜ë¦¬
typedef struct {
    uint64_t address;
    bool valid;
    int rob_entry;
} memory_dependency_t;

void check_memory_dependencies(reservation_station_t* load_rs,
                              reservation_station_t* store_rs) {
    // Load-Store ì¢…ì†ì„± í™•ì¸
    if (load_rs->busy && store_rs->busy) {
        if (load_rs->op.memory_address == store_rs->op.memory_address) {
            // Storeê°€ ë¨¼ì € ì‹¤í–‰ë˜ì–´ì•¼ í•¨
            load_rs->qj = store_rs - store_rs;  // Store RS ëŒ€ê¸°
        }
    }
}
```

## 5. CPU ìºì‹œ

### 5.1 ìºì‹œ ê³„ì¸µ êµ¬ì¡°: ë„ì„œê´€ì˜ ì±…ìƒ

**ìºì‹œë¥¼ ë„ì„œê´€ì— ë¹„ìœ í•˜ë©´:**

```
ë ˆì§€ìŠ¤í„° = ì†ì— ë“  ì±… (1ê¶Œ, ì¦‰ì‹œ)
L1 ìºì‹œ = ì±…ìƒ ìœ„ (10ê¶Œ, 1ì´ˆ)
L2 ìºì‹œ = ì±…ì¥ (100ê¶Œ, 10ì´ˆ)
L3 ìºì‹œ = ê°™ì€ ì¸µ ì„œê³  (1000ê¶Œ, 30ì´ˆ)
ë©”ëª¨ë¦¬ = ì§€í•˜ ì„œê³  (100ë§Œê¶Œ, 2ë¶„)
ë””ìŠ¤í¬ = ë‹¤ë¥¸ ë„ì„œê´€ (ë¬´ì œí•œ, 1ì‹œê°„)
```

**ì‹¤ì œ ë ˆì´í„´ì‹œ (Intel i9):**
```
L1: 4 cycles (1ns)
L2: 12 cycles (3ns)  
L3: 42 cycles (10ns)
RAM: 200+ cycles (50ns)
SSD: 100,000 cycles (25Î¼s)
HDD: 10,000,000 cycles (2.5ms)
```

### ìºì‹œ ë¯¸ìŠ¤ì˜ ê³µí¬

ì œê°€ ê²ªì€ ì‹¤ì œ ì‚¬ë¡€:
```c
// ìºì‹œ ë¯¸ìŠ¤ ì§€ì˜¥
struct pixel {
    uint8_t r, g, b, a;
} image[1920][1080];

// ì˜ëª»ëœ ìˆœì„œ (ìºì‹œ ë¯¸ìŠ¤ í­íƒ„)
for (int x = 0; x < 1920; x++) {
    for (int y = 0; y < 1080; y++) {
        process(image[y][x]);  // 2.4ì´ˆ
    }
}

// ì˜¬ë°”ë¥¸ ìˆœì„œ (ìºì‹œ ì¹œí™”ì )
for (int y = 0; y < 1080; y++) {
    for (int x = 0; x < 1920; x++) {
        process(image[y][x]);  // 0.08ì´ˆ - 30ë°° ë¹ ë¦„!
    }
}
```

```c
// ìºì‹œ ë¼ì¸
typedef struct {
    bool valid;
    bool dirty;
    uint64_t tag;
    uint8_t data[64];  // 64ë°”ì´íŠ¸ ìºì‹œ ë¼ì¸
    uint8_t lru_counter;
} cache_line_t;

// L1 ìºì‹œ êµ¬ì¡° (32KB, 8-way)
typedef struct {
    cache_line_t sets[64][8];  // 64 sets, 8 ways
    uint64_t hits;
    uint64_t misses;
} l1_cache_t;

// ìºì‹œ ì ‘ê·¼
bool l1_cache_access(l1_cache_t* cache, uint64_t address, 
                    void* data, bool is_write) {
    // ì£¼ì†Œ ë¶„í•´
    uint64_t tag = address >> 12;        // íƒœê·¸
    uint32_t set_index = (address >> 6) & 0x3F;  // ì„¸íŠ¸ ì¸ë±ìŠ¤
    uint32_t offset = address & 0x3F;    // ì˜¤í”„ì…‹
    
    cache_line_t* set = cache->sets[set_index];
    
    // íƒœê·¸ ë§¤ì¹­
    for (int way = 0; way < 8; way++) {
        if (set[way].valid && set[way].tag == tag) {
            // Cache hit!
            cache->hits++;
            
            if (is_write) {
                memcpy(set[way].data + offset, data, 8);
                set[way].dirty = true;
            } else {
                memcpy(data, set[way].data + offset, 8);
            }
            
            // LRU ì—…ë°ì´íŠ¸
            update_lru(set, way);
            return true;
        }
    }
    
    // Cache miss
    cache->misses++;
    
    // êµì²´í•  ë¼ì¸ ì„ íƒ (LRU)
    int victim = find_lru_victim(set);
    
    // Dirty ë¼ì¸ì€ ë©”ëª¨ë¦¬ì— ì“°ê¸°
    if (set[victim].dirty) {
        writeback_cache_line(&set[victim]);
    }
    
    // ìƒˆ ë¼ì¸ ë¡œë“œ
    load_cache_line(&set[victim], address);
    set[victim].valid = true;
    set[victim].tag = tag;
    set[victim].dirty = is_write;
    
    return false;
}

// ìºì‹œ ì¼ê´€ì„± (MESI í”„ë¡œí† ì½œ)
typedef enum {
    MESI_INVALID,
    MESI_SHARED,
    MESI_EXCLUSIVE,
    MESI_MODIFIED
} mesi_state_t;

typedef struct {
    cache_line_t line;
    mesi_state_t state;
} coherent_cache_line_t;

void handle_cache_coherence(coherent_cache_line_t* line, 
                           int cpu_id, bool is_write) {
    switch (line->state) {
        case MESI_INVALID:
            // ë‹¤ë¥¸ CPUì—ì„œ ë°ì´í„° ìš”ì²­
            broadcast_read_request(line->line.tag);
            line->state = is_write ? MESI_MODIFIED : MESI_SHARED;
            break;
            
        case MESI_SHARED:
            if (is_write) {
                // ë‹¤ë¥¸ CPUì— ë¬´íš¨í™” ìš”ì²­
                broadcast_invalidate(line->line.tag);
                line->state = MESI_MODIFIED;
            }
            break;
            
        case MESI_EXCLUSIVE:
            if (is_write) {
                line->state = MESI_MODIFIED;
            }
            break;
            
        case MESI_MODIFIED:
            // ì´ë¯¸ ìˆ˜ì •ëœ ìƒíƒœ
            break;
    }
}
```

### 5.2 ìºì‹œ ìµœì í™”: Netflixì˜ ë¹„ë°€

**Netflixê°€ ìŠ¤íŠ¸ë¦¬ë° ì„œë²„ë¥¼ ìµœì í™”í•œ ë°©ë²•**

Netflix ì—”ì§€ë‹ˆì–´ê°€ ê³µìœ í•œ ë¹„ë°€:
```c
// Before: ìºì‹œ ì–¸ì¹œí™”ì 
struct video_chunk {
    metadata_t meta;      // 64 bytes - ìì£¼ ì ‘ê·¼
    char padding[960];    // 960 bytes - ê±°ì˜ ì•ˆ ì”€
    uint8_t data[63488];  // 62KB - ê°€ë” ì ‘ê·¼
};  // ì´ 64KB

// After: ìºì‹œ ì¹œí™”ì 
struct video_metadata {
    metadata_t meta;      // 64 bytes
} __attribute__((aligned(64)));

struct video_data {
    uint8_t data[65536];  // 64KB
} __attribute__((aligned(4096)));

// ê²°ê³¼: ìºì‹œ íˆíŠ¸ìœ¨ 45% â†’ 92%
// ì²˜ë¦¬ëŸ‰: 10Gbps â†’ 40Gbps!
```

**False Sharing: ë©€í‹°ì½”ì–´ì˜ í•¨ì •**

ì œê°€ ë§Œë“  ë©€í‹°ìŠ¤ë ˆë“œ ì¹´ìš´í„°ì—ì„œ:
```c
// ë¬¸ì œ: False Sharing
struct counters {
    int thread1_count;  // ê°™ì€ ìºì‹œë¼ì¸!
    int thread2_count;  // ì„œë¡œ ë¬´íš¨í™”!
} counter;
// ì„±ëŠ¥: 1M ops/sec

// í•´ê²°: ìºì‹œë¼ì¸ ë¶„ë¦¬  
struct counters {
    alignas(64) int thread1_count;
    alignas(64) int thread2_count;
} counter;
// ì„±ëŠ¥: 50M ops/sec - 50ë°°!
```

```c
// ìºì‹œ ì¹œí™”ì  ì½”ë“œ
void cache_friendly_matrix_multiply(double* A, double* B, double* C, int n) {
    const int BLOCK_SIZE = 64 / sizeof(double);  // ìºì‹œ ë¼ì¸ í¬ê¸°
    
    // ë¸”ë¡ ë‹¨ìœ„ ì²˜ë¦¬
    for (int i0 = 0; i0 < n; i0 += BLOCK_SIZE) {
        for (int j0 = 0; j0 < n; j0 += BLOCK_SIZE) {
            for (int k0 = 0; k0 < n; k0 += BLOCK_SIZE) {
                
                // ë¸”ë¡ ë‚´ë¶€ ê³„ì‚°
                for (int i = i0; i < min(i0 + BLOCK_SIZE, n); i++) {
                    for (int j = j0; j < min(j0 + BLOCK_SIZE, n); j++) {
                        double sum = C[i * n + j];
                        
                        for (int k = k0; k < min(k0 + BLOCK_SIZE, n); k++) {
                            sum += A[i * n + k] * B[k * n + j];
                        }
                        
                        C[i * n + j] = sum;
                    }
                }
            }
        }
    }
}

// í”„ë¦¬í˜ì¹­
void manual_prefetch_example(int* array, int size) {
    for (int i = 0; i < size; i++) {
        // ë‹¤ìŒ ìºì‹œ ë¼ì¸ í”„ë¦¬í˜ì¹˜
        if (i + 16 < size) {
            __builtin_prefetch(&array[i + 16], 0, 3);
        }
        
        // ì‹¤ì œ ì²˜ë¦¬
        process_element(array[i]);
    }
}

// False Sharing ë°©ì§€
typedef struct {
    alignas(64) int counter1;  // ìºì‹œ ë¼ì¸ ì •ë ¬
    alignas(64) int counter2;  // ë‹¤ë¥¸ ìºì‹œ ë¼ì¸
} aligned_counters_t;

// ìºì‹œ ì„±ëŠ¥ ì¸¡ì •
void measure_cache_performance() {
    const int sizes[] = {
        1 * 1024,        // 1KB - L1 hit
        32 * 1024,       // 32KB - L1 size
        256 * 1024,      // 256KB - L2 size
        8 * 1024 * 1024, // 8MB - L3 size
        64 * 1024 * 1024 // 64MB - RAM
    };
    
    for (int s = 0; s < 5; s++) {
        int size = sizes[s];
        int* array = malloc(size);
        
        // ì›Œë°ì—…
        for (int i = 0; i < size / sizeof(int); i++) {
            array[i] = i;
        }
        
        // ëœë¤ ì•¡ì„¸ìŠ¤
        clock_t start = clock();
        long sum = 0;
        
        for (int iter = 0; iter < 10000000; iter++) {
            int index = (iter * 1009) % (size / sizeof(int));
            sum += array[index];
        }
        
        clock_t elapsed = clock() - start;
        
        printf("Size: %d KB, Time: %ld ms, Avg: %.2f ns\n",
               size / 1024, elapsed,
               (double)elapsed / 10000000 * 1000);
        
        free(array);
    }
}
```

## 6. SIMDì™€ ë²¡í„°í™”

### 6.1 SIMD ëª…ë ¹ì–´: í•œ ë²ˆì— ì—¬ëŸ¬ ê°œ!

**Instagram í•„í„°ì˜ ë¹„ë°€**

Instagramì´ ì‹¤ì‹œê°„ìœ¼ë¡œ í•„í„°ë¥¼ ì ìš©í•˜ëŠ” ë°©ë²•:

```c
// ì¼ë°˜ ë°©ì‹: í”½ì…€ í•˜ë‚˜ì”©
for (int i = 0; i < pixels; i++) {
    r[i] = r[i] * 0.393 + g[i] * 0.769 + b[i] * 0.189;
    g[i] = r[i] * 0.349 + g[i] * 0.686 + b[i] * 0.168;
    b[i] = r[i] * 0.272 + g[i] * 0.534 + b[i] * 0.131;
}
// ì‹œê°„: 45ms (1080p)

// SIMD ë°©ì‹: 8í”½ì…€ ë™ì‹œì—!
__m256 sepia_r = _mm256_set1_ps(0.393f);
for (int i = 0; i < pixels; i += 8) {
    __m256 r8 = _mm256_load_ps(&r[i]);
    __m256 g8 = _mm256_load_ps(&g[i]);
    __m256 b8 = _mm256_load_ps(&b[i]);
    
    __m256 new_r = _mm256_fmadd_ps(r8, sepia_r, ...);
    // ... 8í”½ì…€ ë™ì‹œ ì²˜ë¦¬
}
// ì‹œê°„: 6ms - 7.5ë°° ë¹ ë¦„!
```

**YouTubeì˜ ë¹„ë””ì˜¤ ì¸ì½”ë”©**

```
ì¼ë°˜ CPU: 1ì‹œê°„ ë¹„ë””ì˜¤ â†’ 3ì‹œê°„ ì¸ì½”ë”©
SIMD ìµœì í™”: 1ì‹œê°„ ë¹„ë””ì˜¤ â†’ 25ë¶„ ì¸ì½”ë”©
GPU ê°€ì†: 1ì‹œê°„ ë¹„ë””ì˜¤ â†’ 5ë¶„ ì¸ì½”ë”©
```

```c
#include <immintrin.h>

// AVX2 ë²¡í„° ì—°ì‚°
void simd_add_vectors(float* a, float* b, float* c, int n) {
    int i;
    
    // 8ê°œì”© ë³‘ë ¬ ì²˜ë¦¬ (256ë¹„íŠ¸ / 32ë¹„íŠ¸)
    for (i = 0; i <= n - 8; i += 8) {
        __m256 va = _mm256_load_ps(&a[i]);
        __m256 vb = _mm256_load_ps(&b[i]);
        __m256 vc = _mm256_add_ps(va, vb);
        _mm256_store_ps(&c[i], vc);
    }
    
    // ë‚˜ë¨¸ì§€ ì²˜ë¦¬
    for (; i < n; i++) {
        c[i] = a[i] + b[i];
    }
}

// AVX-512 ì˜ˆì œ
void avx512_example(float* data, int n) {
    // 16ê°œ float ë™ì‹œ ì²˜ë¦¬
    for (int i = 0; i <= n - 16; i += 16) {
        __m512 v = _mm512_load_ps(&data[i]);
        
        // SIMD ì—°ì‚°
        v = _mm512_mul_ps(v, _mm512_set1_ps(2.0f));
        v = _mm512_add_ps(v, _mm512_set1_ps(1.0f));
        
        _mm512_store_ps(&data[i], v);
    }
}

// ìë™ ë²¡í„°í™” íŒíŠ¸
void auto_vectorize(float* restrict a, 
                   float* restrict b,
                   float* restrict c, 
                   int n) {
    // restrict í‚¤ì›Œë“œë¡œ ì•¨ë¦¬ì–´ì‹± ì—†ìŒ í‘œì‹œ
    #pragma omp simd
    for (int i = 0; i < n; i++) {
        c[i] = a[i] * b[i] + c[i];
    }
}

// SIMDë¥¼ ì´ìš©í•œ ë¬¸ìì—´ ê²€ìƒ‰
int simd_strlen(const char* str) {
    const __m256i zero = _mm256_setzero_si256();
    const char* ptr = str;
    
    // 32ë°”ì´íŠ¸ì”© ê²€ì‚¬
    while (1) {
        __m256i data = _mm256_loadu_si256((__m256i*)ptr);
        __m256i cmp = _mm256_cmpeq_epi8(data, zero);
        
        int mask = _mm256_movemask_epi8(cmp);
        if (mask != 0) {
            // 0 ë°œê²¬
            return ptr - str + __builtin_ctz(mask);
        }
        
        ptr += 32;
    }
}
```

## 7. CPU ì„±ëŠ¥ ì¸¡ì •

### 7.1 ì„±ëŠ¥ ì¹´ìš´í„°: ì§„ì§œ ë³‘ëª© ì°¾ê¸°

**ë‚´ê°€ 3ì¼ ë™ì•ˆ ì‚½ì§ˆí•œ ì´ìœ **

ê²Œì„ì´ ëŠë ¤ì„œ ìµœì í™”í•˜ë ¤ê³  í”„ë¡œíŒŒì¼ë§:
```
Function Time:
- render(): 45%
- physics(): 30%
- AI(): 25%
```

"ë Œë”ë§ì´ ë¬¸ì œêµ¬ë‚˜!" â†’ 3ì¼ ë™ì•ˆ ë Œë”ë§ ìµœì í™” â†’ ë³€í™” ì—†ìŒ ğŸ˜­

**perfë¡œ ì§„ì§œ ì›ì¸ ë°œê²¬:**
```bash
$ perf stat ./game
L3-cache-misses: 45,234,123 (89% of all cache refs)
Branch-misses: 12,345,678 (15% of all branches)
```

ì§„ì§œ ë¬¸ì œëŠ” **ìºì‹œ ë¯¸ìŠ¤**ì˜€ìŠµë‹ˆë‹¤!

ë°ì´í„° êµ¬ì¡°ë¥¼ ë°”ê¾¸ë‹ˆ:
```c
// Before: AoS (Array of Structures)
struct Entity {
    vec3 position;    // 12 bytes
    vec3 velocity;    // 12 bytes  
    int health;       // 4 bytes
    char name[100];   // 100 bytes
    // ... ì´ 256 bytes
} entities[10000];

// After: SoA (Structure of Arrays)
struct Entities {
    vec3 positions[10000];   // ì—°ì†ëœ ìœ„ì¹˜ ë°ì´í„°
    vec3 velocities[10000];  // ì—°ì†ëœ ì†ë„ ë°ì´í„°
    // ë¬¼ë¦¬ ì—°ì‚° ì‹œ í•„ìš”í•œ ê²ƒë§Œ ë¡œë“œ!
};

// ê²°ê³¼: 60 FPS â†’ 144 FPS!
```

```c
// CPU ì‚¬ì´í´ ì¸¡ì •
static inline uint64_t rdtsc() {
    unsigned int lo, hi;
    __asm__ volatile("rdtsc" : "=a"(lo), "=d"(hi));
    return ((uint64_t)hi << 32) | lo;
}

// ëª…ë ¹ì–´ë³„ ì‚¬ì´í´ ì¸¡ì •
void measure_instruction_latency() {
    const int iterations = 1000000;
    uint64_t start, end;
    volatile int dummy = 0;
    
    // ADD ë ˆì´í„´ì‹œ
    start = rdtsc();
    for (int i = 0; i < iterations; i++) {
        __asm__ volatile("add $1, %0" : "+r"(dummy));
    }
    end = rdtsc();
    printf("ADD: %.2f cycles\n", 
           (double)(end - start) / iterations);
    
    // MUL ë ˆì´í„´ì‹œ
    start = rdtsc();
    for (int i = 0; i < iterations; i++) {
        __asm__ volatile("imul $3, %0" : "+r"(dummy));
    }
    end = rdtsc();
    printf("MUL: %.2f cycles\n",
           (double)(end - start) / iterations);
    
    // DIV ë ˆì´í„´ì‹œ
    dummy = 1000;
    start = rdtsc();
    for (int i = 0; i < iterations; i++) {
        __asm__ volatile("idiv %0" : "+r"(dummy));
    }
    end = rdtsc();
    printf("DIV: %.2f cycles\n",
           (double)(end - start) / iterations);
}

// perf ì´ë²¤íŠ¸ í™œìš©
#include <linux/perf_event.h>

void setup_perf_counter() {
    struct perf_event_attr attr;
    memset(&attr, 0, sizeof(attr));
    
    attr.type = PERF_TYPE_HARDWARE;
    attr.size = sizeof(attr);
    attr.config = PERF_COUNT_HW_CPU_CYCLES;
    
    int fd = syscall(__NR_perf_event_open, &attr, 0, -1, -1, 0);
    
    // ì¸¡ì • ì‹œì‘
    ioctl(fd, PERF_EVENT_IOC_RESET, 0);
    ioctl(fd, PERF_EVENT_IOC_ENABLE, 0);
    
    // ì‘ì—… ìˆ˜í–‰
    do_work();
    
    // ê²°ê³¼ ì½ê¸°
    long long cycles;
    read(fd, &cycles, sizeof(cycles));
    printf("CPU cycles: %lld\n", cycles);
    
    close(fd);
}
```

## 8. ì‹¤ì „: CPU ìµœì í™”

### 8.1 ìµœì í™” ê¸°ë²•: ì‹¤ì œë¡œ íš¨ê³¼ ìˆëŠ” ê²ƒë“¤

**10ë…„ê°„ ìµœì í™”í•˜ë©° ë°°ìš´ ìš°ì„ ìˆœìœ„:**

```
1. ì•Œê³ ë¦¬ì¦˜ ê°œì„  (100-1000x)
2. ìºì‹œ ìµœì í™” (10-50x)
3. SIMD ë²¡í„°í™” (4-16x)
4. ë³‘ë ¬í™” (2-8x)
5. ì»´íŒŒì¼ëŸ¬ í”Œë˜ê·¸ (1.1-1.5x)
6. ì–´ì…ˆë¸”ë¦¬ ìˆ˜ë™ ìµœì í™” (1.01-1.1x) â† ì‹œê°„ ë‚­ë¹„!
```

**ì‹¤ì œ ì‚¬ë¡€: JSON íŒŒì„œ ìµœì í™”**

```c
// Step 1: ê¸°ë³¸ êµ¬í˜„
parse_json(data);  // 100MB/s

// Step 2: ë¸Œëœì¹˜ ì œê±°
parse_json_branchless(data);  // 200MB/s

// Step 3: SIMD ì ìš©
parse_json_simd(data);  // 800MB/s

// Step 4: ìºì‹œ í”„ë¦¬í˜ì¹˜
parse_json_prefetch(data);  // 1.2GB/s

// Step 5: ë³‘ë ¬í™”
parse_json_parallel(data);  // 4.5GB/s
```

**ìµœì í™”ì˜ í•¨ì •**

Donald Knuthì˜ ëª…ì–¸:
> "Premature optimization is the root of all evil"

í•˜ì§€ë§Œ ì œ ê²½í—˜:
> "No optimization is the root of all lag" ğŸ˜„

```c
// ë£¨í”„ ì–¸ë¡¤ë§
void loop_unrolling(int* array, int n) {
    int i;
    
    // 4ê°œì”© ì²˜ë¦¬
    for (i = 0; i <= n - 4; i += 4) {
        array[i] *= 2;
        array[i+1] *= 2;
        array[i+2] *= 2;
        array[i+3] *= 2;
    }
    
    // ë‚˜ë¨¸ì§€
    for (; i < n; i++) {
        array[i] *= 2;
    }
}

// ëª…ë ¹ì–´ ìˆ˜ì¤€ ë³‘ë ¬ì„±
void instruction_level_parallelism(float* a, float* b, int n) {
    // ì¢…ì†ì„± ìˆëŠ” ë²„ì „
    float sum = 0;
    for (int i = 0; i < n; i++) {
        sum += a[i] * b[i];  // ê° ë°˜ë³µì´ ì´ì „ ê²°ê³¼ì— ì¢…ì†
    }
    
    // ILP í™œìš© ë²„ì „
    float sum0 = 0, sum1 = 0, sum2 = 0, sum3 = 0;
    int i;
    
    for (i = 0; i <= n - 4; i += 4) {
        sum0 += a[i] * b[i];
        sum1 += a[i+1] * b[i+1];
        sum2 += a[i+2] * b[i+2];
        sum3 += a[i+3] * b[i+3];
    }
    
    for (; i < n; i++) {
        sum0 += a[i] * b[i];
    }
    
    float total = sum0 + sum1 + sum2 + sum3;
}

// CPU ì¹œí™”ë„ ì„¤ì •
void set_cpu_affinity_for_performance() {
    cpu_set_t cpuset;
    CPU_ZERO(&cpuset);
    
    // Performance ì½”ì–´ì—ë§Œ ë°”ì¸ë”© (ì˜ˆ: 0-7)
    for (int i = 0; i < 8; i++) {
        CPU_SET(i, &cpuset);
    }
    
    pthread_setaffinity_np(pthread_self(), sizeof(cpuset), &cpuset);
}
```

## 9. ì •ë¦¬: CPU ì•„í‚¤í…ì²˜ì˜ í•µì‹¬

### ğŸ¯ 10ë…„ê°„ CPUì™€ ì‹¸ìš°ë©° ë°°ìš´ ê²ƒ

### CPUë€?
- **êµ¬ì„±**: ì œì–´ ìœ ë‹›, ALU, ë ˆì§€ìŠ¤í„°, ìºì‹œ
- **ë™ì‘**: Fetch-Decode-Execute ì‚¬ì´í´
- **ìµœì í™”**: íŒŒì´í”„ë¼ì¸, OoO, ìºì‹œ

### ì£¼ìš” ê¸°ìˆ 
1. **íŒŒì´í”„ë¼ì¸**: ëª…ë ¹ì–´ ì¤‘ì²© ì‹¤í–‰
2. **ë¶„ê¸° ì˜ˆì¸¡**: íŒŒì´í”„ë¼ì¸ íš¨ìœ¨ ê·¹ëŒ€í™”
3. **Out-of-Order**: ëª…ë ¹ì–´ ì¬ì •ë ¬
4. **ìºì‹œ**: ë©”ëª¨ë¦¬ ì ‘ê·¼ ê°€ì†
5. **SIMD**: ë°ì´í„° ë³‘ë ¬ ì²˜ë¦¬

### ì™œ ì¤‘ìš”í•œê°€?
1. **ì„±ëŠ¥**: í”„ë¡œê·¸ë¨ ì‹¤í–‰ ì†ë„ ê²°ì •
2. **íš¨ìœ¨ì„±**: ì „ë ¥ ëŒ€ë¹„ ì„±ëŠ¥
3. **ë³‘ë ¬ì„±**: ë©€í‹°ì½”ì–´ í™œìš©
4. **ìµœì í™”**: í•˜ë“œì›¨ì–´ íŠ¹ì„± í™œìš©

### ê¸°ì–µí•´ì•¼ í•  ì 

#### 1. **"CPUëŠ” ê³„ì‚°ê¸°ê°€ ì•„ë‹ˆë¼ ì˜ˆì¸¡ê¸°ë‹¤"**
- ë¶„ê¸° ì˜ˆì¸¡: 95% ì •í™•ë„
- ë©”ëª¨ë¦¬ í”„ë¦¬í˜ì¹˜: ë‹¤ìŒ ë°ì´í„° ë¯¸ë¦¬ ë¡œë“œ
- íˆ¬ê¸°ì  ì‹¤í–‰: ê²°ê³¼ ë¯¸ë¦¬ ê³„ì‚°

#### 2. **ì‹¤ì œ ë³‘ëª©ì€ ëŒ€ë¶€ë¶„ ë©”ëª¨ë¦¬**
```
CPU ëŒ€ê¸° ì‹œê°„ì˜ 60% = ë©”ëª¨ë¦¬ ëŒ€ê¸°
CPU ëŒ€ê¸° ì‹œê°„ì˜ 20% = ë¶„ê¸° ì˜ˆì¸¡ ì‹¤íŒ¨
CPU ëŒ€ê¸° ì‹œê°„ì˜ 20% = ì‹¤ì œ ê³„ì‚°
```

#### 3. **ìµœì í™” ì²´í¬ë¦¬ìŠ¤íŠ¸**
- [ ] ë°ì´í„° êµ¬ì¡°ê°€ ìºì‹œ ì¹œí™”ì ì¸ê°€?
- [ ] ë¶„ê¸°ë¥¼ ì˜ˆì¸¡ ê°€ëŠ¥í•˜ê²Œ ë§Œë“¤ ìˆ˜ ìˆë‚˜?
- [ ] SIMDë¡œ ë³‘ë ¬í™” ê°€ëŠ¥í•œê°€?
- [ ] False sharingì€ ì—†ë‚˜?
- [ ] ë©”ëª¨ë¦¬ ì ‘ê·¼ íŒ¨í„´ì´ ìˆœì°¨ì ì¸ê°€?

#### 4. **í˜„ëŒ€ CPUì˜ ì•„ì´ëŸ¬ë‹ˆ**
- ALUëŠ” ë†€ê³  ìˆë‹¤ (ëŒ€ë¶€ë¶„ ìœ íœ´)
- ìºì‹œê°€ ì§„ì§œ ì¼ê¾¼
- ì˜ˆì¸¡ê¸°ê°€ ì„±ëŠ¥ ê²°ì •
- ë©”ëª¨ë¦¬ê°€ ë³‘ëª©

### ğŸ¬ ë§ˆì§€ë§‰ ì´ì•¼ê¸°

Jim Keller (AMD Zen ì„¤ê³„ì)ì˜ ë§:

> "ìš°ë¦¬ëŠ” ë” ì´ìƒ ë¹ ë¥¸ CPUë¥¼ ë§Œë“¤ì§€ ì•ŠìŠµë‹ˆë‹¤.
> ìš°ë¦¬ëŠ” ë˜‘ë˜‘í•œ CPUë¥¼ ë§Œë“­ë‹ˆë‹¤.
> CPUëŠ” ë¯¸ë˜ë¥¼ ì˜ˆì¸¡í•˜ê³ ,
> í•„ìš”í•œ ê²ƒì„ ë¯¸ë¦¬ ì¤€ë¹„í•˜ê³ ,
> ì“¸ëª¨ì—†ëŠ” ê²ƒì€ ë²„ë¦½ë‹ˆë‹¤.
> 
> ë§ˆì¹˜... ì¢‹ì€ ë¹„ì„œì²˜ëŸ¼ìš”."

ë‹¤ìŒì— ì½”ë“œë¥¼ ì‘ì„±í•  ë•Œ, CPUê°€ ì—¬ëŸ¬ë¶„ì˜ ì½”ë“œë¥¼ ì–´ë–»ê²Œ 'ì´í•´'í•˜ê³  'ì˜ˆì¸¡'í•˜ëŠ”ì§€ ìƒê°í•´ë³´ì„¸ìš”. ê·¸ëŸ¬ë©´ ë” ë‚˜ì€ ì„±ëŠ¥ì„ ì–»ì„ ìˆ˜ ìˆì„ ê²ë‹ˆë‹¤. ğŸš€

## ê´€ë ¨ ë¬¸ì„œ

### ë‹¤ìŒ ë‹¨ê³„
- [ì¸í„°ëŸ½íŠ¸ì™€ ì˜ˆì™¸ ì²˜ë¦¬](02-interrupt-exception.md) - CPU ëª¨ë“œ ì „í™˜ ë©”ì»¤ë‹ˆì¦˜
- [ì»¨í…ìŠ¤íŠ¸ ìŠ¤ìœ„ì¹­](03-context-switching.md) - Ring ì „í™˜ê³¼ ìƒíƒœ ì €ì¥
- [ì „ë ¥ ê´€ë¦¬](04-power-management.md) - CPU ìƒíƒœ ì „í™˜ê³¼ ì „ë ¥ ìµœì í™”

### ì—°ê´€ ì£¼ì œ
- [íŒŒì¼ ë””ìŠ¤í¬ë¦½í„°ì˜ ë‚´ë¶€ êµ¬ì¡°](../chapter-06-file-io/01-file-descriptor.md) - ì‹œìŠ¤í…œ ì½œê³¼ ëª¨ë“œ ì „í™˜
- [ë¸”ë¡ I/Oì™€ ë””ìŠ¤í¬ ìŠ¤ì¼€ì¤„ë§](../chapter-06-file-io/03-block-io.md) - í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸ì™€ CPU ì²˜ë¦¬ ì˜ˆì •
- [ë¹„ë™ê¸° I/Oì™€ ì´ë²¤íŠ¸ ê¸°ë°˜ í”„ë¡œê·¸ë˜ë°](../chapter-06-file-io/04-async-io.md) - ë¹„ë™ê¸° ì²˜ë¦¬ì—ì„œ CPU íš¨ìœ¨ì„±

## ë‹¤ìŒ ì„¹ì…˜ ì˜ˆê³ 

ë‹¤ìŒ ì„¹ì…˜(5-2)ì—ì„œëŠ” **ì¸í„°ëŸ½íŠ¸ì™€ ì˜ˆì™¸ ì²˜ë¦¬**ë¥¼ ë‹¤ë£¹ë‹ˆë‹¤:
- ì¸í„°ëŸ½íŠ¸ ë²¡í„°ì™€ í•¸ë“¤ëŸ¬
- í•˜ë“œì›¨ì–´/ì†Œí”„íŠ¸ì›¨ì–´ ì¸í„°ëŸ½íŠ¸
- ì˜ˆì™¸ì™€ íŠ¸ë©
- ì¸í„°ëŸ½íŠ¸ ìš°ì„ ìˆœìœ„ì™€ ì¤‘ì²©

CPUê°€ ì™¸ë¶€ ì´ë²¤íŠ¸ë¥¼ ì²˜ë¦¬í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜ì„ íƒêµ¬í•´ë´…ì‹œë‹¤!