<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>vlsu - Vector Load/Store Unit &mdash; Ara 1.0 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=359c27e9"></script>
        <script src="../../_static/doctools.js?v=888ff710"></script>
        <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="addrgen: Ara Vector Address Generation Unit" href="addrgen.html" />
    <link rel="prev" title="masku — Ara’s mask unit, for mask bits dispatch, mask operations, bits handling" href="../masku/masku.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> Ara
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../introduction.html">Introduction</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SoC:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ara_soc.html"><code class="docutils literal notranslate"><span class="pre">ara_soc</span></code>: Top-Level Dummy SoC for Ara</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_system.html"><code class="docutils literal notranslate"><span class="pre">ara_system</span></code>: Integration of CVA6 and Ara</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Ara:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ara.html"><code class="docutils literal notranslate"><span class="pre">ara</span></code>: Top-Level Vector Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_dispatcher.html"><code class="docutils literal notranslate"><span class="pre">ara_dispatcher</span></code> — Vector Instruction Decoder and Issuer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../segment_sequencer.html"><code class="docutils literal notranslate"><span class="pre">segment_sequencer</span></code> - Split segment memory operations into multiple micro-ops</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ara_sequencer.html"><code class="docutils literal notranslate"><span class="pre">ara_sequencer</span></code> — Instruction sequencer and macro dependency check</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SLDU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../sldu/sldu.html"><code class="docutils literal notranslate"><span class="pre">sldu</span></code> — Ara’s slide unit, for permutations, shuffles, and slides</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">MASKU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../masku/masku.html"><code class="docutils literal notranslate"><span class="pre">masku</span></code> — Ara’s mask unit, for mask bits dispatch, mask operations, bits handling</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VLSU</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#"><code class="docutils literal notranslate"><span class="pre">vlsu</span></code> - Vector Load/Store Unit</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#interface-description">Interface Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#clock-and-reset">Clock and Reset</a></li>
<li class="toctree-l3"><a class="reference internal" href="#axi-memory-interface">AXI Memory Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dispatcher-sequencer-interface">Dispatcher &amp; Sequencer Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="#address-generator">Address Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="#data-path-interfaces">Data Path Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mask-interface">Mask Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="#exception-handling">Exception Handling</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#internal-structure">Internal Structure</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#axi-decoupling">AXI Decoupling</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id1">Address Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vector-load-unit-vldu">Vector Load Unit (VLDU)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vector-store-unit-vstu">Vector Store Unit (VSTU)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#csr-and-mmu-integration">CSR and MMU Integration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#key-logic-components">Key Logic Components</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="addrgen.html"><code class="docutils literal notranslate"><span class="pre">addrgen</span></code>: Ara Vector Address Generation Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="vldu.html"><code class="docutils literal notranslate"><span class="pre">vldu</span></code>: Ara’s Vector Load Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="vstu.html"><code class="docutils literal notranslate"><span class="pre">vstu</span></code>: Ara Vector Store Unit</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Lane</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../lane/lane.html"><code class="docutils literal notranslate"><span class="pre">lane</span></code> — Ara’s lane, hosting a vector register file slice and functional units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/lane_sequencer.html"><code class="docutils literal notranslate"><span class="pre">lane_sequencer</span></code> — Set up the in-lane operations</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/vrf.html"><code class="docutils literal notranslate"><span class="pre">vrf</span></code> — Ara’s Vector Register File (VRF)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/operand_requester.html"><code class="docutils literal notranslate"><span class="pre">operand_requester</span></code> Module Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/operand_queues_stage.html"><code class="docutils literal notranslate"><span class="pre">operand_queues_stage</span></code> — Instantiate the in-lane operand queues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/operand_queue.html"><code class="docutils literal notranslate"><span class="pre">operand_queue</span></code> — Buffer between the VRF and the functional units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/vector_fus_stage.html"><code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code> Module Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/valu.html"><code class="docutils literal notranslate"><span class="pre">valu</span></code> - Instantiate the in-lane SIMD ALU (unpipelined)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/simd_alu.html"><code class="docutils literal notranslate"><span class="pre">simd_alu</span></code> - Ara’s in-lane SIMD ALU (<code class="docutils literal notranslate"><span class="pre">simd_alu</span></code>)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/fixed_p_rounding.html"><code class="docutils literal notranslate"><span class="pre">fixed_p_rounding</span></code> - Set up fixed-point arithmetic rounding information</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/vmfpu.html"><code class="docutils literal notranslate"><span class="pre">vmfpu</span></code> — Instantiate in-lane SIMD FPU, SIMD multiplier, and SIMD divider (pipelined or multi-cycle)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/simd_mul.html"><code class="docutils literal notranslate"><span class="pre">simd_mul</span></code> — Ara’s in-lane SIMD multiplier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lane/simd_div.html"><code class="docutils literal notranslate"><span class="pre">simd_div</span></code> — Ara’s in-lane SIMD divider</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ara</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><code class="docutils literal notranslate"><span class="pre">vlsu</span></code> - Vector Load/Store Unit</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/modules/vlsu/vlsu.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="vlsu-vector-load-store-unit">
<h1><code class="docutils literal notranslate"><span class="pre">vlsu</span></code> - Vector Load/Store Unit<a class="headerlink" href="#vlsu-vector-load-store-unit" title="Permalink to this heading"></a></h1>
<p>The <code class="docutils literal notranslate"><span class="pre">vlsu</span></code> module is the vector load/store unit of Ara, designed to handle memory operations for vector registers independently of CVA6’s scalar LSU. It supports virtual-to-physical address translation, vector-wide memory transactions, and integrates with the rest of the vector datapath.</p>
<hr class="docutils" />
<section id="interface-description">
<h2>Interface Description<a class="headerlink" href="#interface-description" title="Permalink to this heading"></a></h2>
<section id="clock-and-reset">
<h3>Clock and Reset<a class="headerlink" href="#clock-and-reset" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">clk_i</span></code>, <code class="docutils literal notranslate"><span class="pre">rst_ni</span></code>: Standard synchronous clock and active-low reset.</p></li>
</ul>
</section>
<section id="axi-memory-interface">
<h3>AXI Memory Interface<a class="headerlink" href="#axi-memory-interface" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">axi_req_o</span></code>, <code class="docutils literal notranslate"><span class="pre">axi_resp_i</span></code>: Combined AXI request/response interface via an internal <code class="docutils literal notranslate"><span class="pre">axi_cut</span></code> module for decoupling.</p></li>
</ul>
</section>
<section id="dispatcher-sequencer-interface">
<h3>Dispatcher &amp; Sequencer Interface<a class="headerlink" href="#dispatcher-sequencer-interface" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">core_st_pending_i</span></code>: Indicates store operations pending in the core.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">load_complete_o</span></code>, <code class="docutils literal notranslate"><span class="pre">store_complete_o</span></code>: Completion flags for memory operations.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">pe_req_i</span></code>, <code class="docutils literal notranslate"><span class="pre">pe_req_valid_i</span></code>: Incoming request from the PE sequencer.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">pe_req_ready_o</span></code>, <code class="docutils literal notranslate"><span class="pre">pe_resp_o</span></code>: Handshake and response interface for both LD and ST.</p></li>
</ul>
</section>
<section id="address-generator">
<h3>Address Generator<a class="headerlink" href="#address-generator" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Integrates the <code class="docutils literal notranslate"><span class="pre">addrgen</span></code> module to handle AXI-compliant address generation.</p></li>
<li><p>Outputs: <code class="docutils literal notranslate"><span class="pre">addrgen_ack_o</span></code>, exceptions, and MMU translation support.</p></li>
</ul>
</section>
<section id="data-path-interfaces">
<h3>Data Path Interfaces<a class="headerlink" href="#data-path-interfaces" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">stu_operand_i</span></code>, <code class="docutils literal notranslate"><span class="pre">ldu_result_*</span></code>: Vector operand and result ports for each lane.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">addrgen_operand_i</span></code>: Source address input to <code class="docutils literal notranslate"><span class="pre">addrgen</span></code>.</p></li>
</ul>
</section>
<section id="mask-interface">
<h3>Mask Interface<a class="headerlink" href="#mask-interface" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Input and ready signals for masking in both LDU and STU.</p></li>
</ul>
</section>
<section id="exception-handling">
<h3>Exception Handling<a class="headerlink" href="#exception-handling" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Tracks illegal accesses, exceptions from MMU, and LSU-specific exceptions.</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="internal-structure">
<h2>Internal Structure<a class="headerlink" href="#internal-structure" title="Permalink to this heading"></a></h2>
<section id="axi-decoupling">
<h3>AXI Decoupling<a class="headerlink" href="#axi-decoupling" title="Permalink to this heading"></a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">axi_cut</span></code> module slices AXI transactions from the core’s memory interface to isolate internal buffering and timing:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="n">axi_cut</span><span class="w"> </span><span class="n">i_axi_cut</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="p">.</span><span class="n">clk_i</span><span class="p">,</span><span class="w"> </span><span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span><span class="w"> </span><span class="p">.</span><span class="n">mst_req_o</span><span class="p">,</span><span class="w"> </span><span class="p">.</span><span class="n">mst_resp_i</span><span class="p">,</span><span class="w"> </span><span class="p">.</span><span class="n">slv_req_i</span><span class="p">,</span><span class="w"> </span><span class="p">.</span><span class="n">slv_resp_o</span>
<span class="p">);</span>
</pre></div>
</div>
</section>
<section id="id1">
<h3>Address Generator<a class="headerlink" href="#id1" title="Permalink to this heading"></a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">addrgen</span></code> submodule manages the following:</p>
<ul class="simple">
<li><p>Supports unit-stride, strided, and indexed access</p></li>
<li><p>Exception and translation support (via MMU)</p></li>
<li><p>Works with both LDU and STU concurrently via handshake logic</p></li>
</ul>
</section>
<section id="vector-load-unit-vldu">
<h3>Vector Load Unit (VLDU)<a class="headerlink" href="#vector-load-unit-vldu" title="Permalink to this heading"></a></h3>
<p>Manages vector loads:</p>
<ul class="simple">
<li><p>Converts AXI read responses to per-lane vector data</p></li>
<li><p>Applies mask if enabled</p></li>
<li><p>Drives result buses per-lane</p></li>
<li><p>Reports <code class="docutils literal notranslate"><span class="pre">load_complete_o</span></code>, burst exceptions</p></li>
</ul>
</section>
<section id="vector-store-unit-vstu">
<h3>Vector Store Unit (VSTU)<a class="headerlink" href="#vector-store-unit-vstu" title="Permalink to this heading"></a></h3>
<p>Handles vector stores:</p>
<ul class="simple">
<li><p>Drives write data + strobes to AXI bus</p></li>
<li><p>Processes per-lane operands</p></li>
<li><p>Tracks store pending &amp; complete states</p></li>
<li><p>Reports burst exceptions</p></li>
</ul>
</section>
<section id="csr-and-mmu-integration">
<h3>CSR and MMU Integration<a class="headerlink" href="#csr-and-mmu-integration" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Handles translation enable flag</p></li>
<li><p>Interacts with SV39 MMU for virtual memory</p></li>
<li><p>Generates proper requests and handles exceptions (page faults, misaligned access)</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="key-logic-components">
<h2>Key Logic Components<a class="headerlink" href="#key-logic-components" title="Permalink to this heading"></a></h2>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">addrgen</span></code> instantiated with dual ready signals for load and store handshaking.</p></li>
<li><p>Exception aggregation via:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">assign</span><span class="w"> </span><span class="n">lsu_current_burst_exception_o</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stu_current_burst_exception</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ldu_current_burst_exception</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Store pending logic directly mapped to <code class="docutils literal notranslate"><span class="pre">vstu</span></code>.</p></li>
<li><p>Assertions for:</p>
<ul class="simple">
<li><p>Minimum lane requirement</p></li>
<li><p>AXI interface width sanity</p></li>
</ul>
</li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../masku/masku.html" class="btn btn-neutral float-left" title="masku — Ara’s mask unit, for mask bits dispatch, mask operations, bits handling" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="addrgen.html" class="btn btn-neutral float-right" title="addrgen: Ara Vector Address Generation Unit" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright .</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>