// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _parseEvents_HH_
#define _parseEvents_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "parseEvents_urem_eOg.h"
#include "parseEvents_mux_3fYi.h"
#include "parseEvents_mul_mg8j.h"
#include "parseEvents_glPLSbkb.h"

namespace ap_rtl {

struct parseEvents : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > data_dout;
    sc_in< sc_logic > data_empty_n;
    sc_out< sc_logic > data_read;
    sc_in< sc_lv<32> > eventsArraySize;
    sc_out< sc_lv<32> > eventSlice_din;
    sc_in< sc_logic > eventSlice_full_n;
    sc_out< sc_logic > eventSlice_write;


    // Module declarations
    parseEvents(sc_module_name name);
    SC_HAS_PROCESS(parseEvents);

    ~parseEvents();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    parseEvents_glPLSbkb* glPLSlices_V_0_U;
    parseEvents_glPLSbkb* glPLSlices_V_1_U;
    parseEvents_glPLSbkb* glPLSlices_V_2_U;
    parseEvents_urem_eOg<1,19,15,3,15>* parseEvents_urem_eOg_U1;
    parseEvents_mux_3fYi<1,1,720,720,720,16,720>* parseEvents_mux_3fYi_U2;
    parseEvents_mul_mg8j<1,1,17,15,32>* parseEvents_mul_mg8j_U3;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V;
    sc_signal< sc_lv<8> > glPLSlices_V_0_address0;
    sc_signal< sc_logic > glPLSlices_V_0_ce0;
    sc_signal< sc_lv<720> > glPLSlices_V_0_q0;
    sc_signal< sc_logic > glPLSlices_V_0_ce1;
    sc_signal< sc_logic > glPLSlices_V_0_we1;
    sc_signal< sc_lv<8> > glPLSlices_V_1_address0;
    sc_signal< sc_logic > glPLSlices_V_1_ce0;
    sc_signal< sc_lv<720> > glPLSlices_V_1_q0;
    sc_signal< sc_logic > glPLSlices_V_1_ce1;
    sc_signal< sc_logic > glPLSlices_V_1_we1;
    sc_signal< sc_lv<8> > glPLSlices_V_2_address0;
    sc_signal< sc_logic > glPLSlices_V_2_ce0;
    sc_signal< sc_lv<720> > glPLSlices_V_2_q0;
    sc_signal< sc_logic > glPLSlices_V_2_ce1;
    sc_signal< sc_logic > glPLSlices_V_2_we1;
    sc_signal< sc_lv<16> > sum;
    sc_signal< sc_lv<16> > glCnt;
    sc_signal< sc_logic > data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > eventSlice_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_5_reg_723;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter1_reg;
    sc_signal< sc_lv<31> > p_07_rec_reg_202;
    sc_signal< sc_lv<9> > tmp_3_cast_fu_307_p3;
    sc_signal< sc_lv<9> > tmp_3_cast_reg_718;
    sc_signal< sc_lv<1> > tmp_5_fu_319_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_723_pp0_iter19_reg;
    sc_signal< sc_lv<31> > i_fu_324_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_10_fu_330_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_732;
    sc_signal< sc_lv<1> > tmp_10_reg_732_pp0_iter1_reg;
    sc_signal< sc_lv<15> > x_reg_737;
    sc_signal< sc_lv<1> > tmp_11_fu_346_p3;
    sc_signal< sc_lv<1> > tmp_11_reg_744;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_744_pp0_iter19_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter2_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter3_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter4_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter5_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter6_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter7_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter8_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter9_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter10_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter11_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter12_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter13_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter14_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter15_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter16_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter17_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_748_pp0_iter18_reg;
    sc_signal< sc_lv<15> > tmp_14_reg_753;
    sc_signal< sc_lv<1> > tmp_31_reg_758;
    sc_signal< sc_lv<9> > tmp_8_fu_403_p2;
    sc_signal< sc_lv<9> > tmp_8_reg_763;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter3_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter4_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter5_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter6_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter7_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter8_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter9_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter10_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter11_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter12_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter13_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter14_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter15_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter16_reg;
    sc_signal< sc_lv<9> > tmp_8_reg_763_pp0_iter17_reg;
    sc_signal< sc_lv<8> > glPLSlices_V_0_addr_reg_768;
    sc_signal< sc_lv<8> > glPLSlices_V_0_addr_reg_768_pp0_iter19_reg;
    sc_signal< sc_lv<8> > glPLSlices_V_1_addr_reg_774;
    sc_signal< sc_lv<8> > glPLSlices_V_1_addr_reg_774_pp0_iter19_reg;
    sc_signal< sc_lv<8> > glPLSlices_V_2_addr_reg_780;
    sc_signal< sc_lv<8> > glPLSlices_V_2_addr_reg_780_pp0_iter19_reg;
    sc_signal< sc_lv<3> > tmp_12_fu_490_p1;
    sc_signal< sc_lv<3> > tmp_12_reg_786;
    sc_signal< sc_lv<720> > tmp_30_fu_671_p4;
    sc_signal< sc_lv<720> > tmp_30_reg_790;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_480_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<2> > p_glPLActiveSliceIdx_2_fu_281_p3;
    sc_signal< sc_lv<1> > p_glPLActiveSliceIdx_1_fu_261_p2;
    sc_signal< sc_lv<16> > tmp_21_fu_685_p2;
    sc_signal< sc_lv<16> > i_op_assign_fu_134;
    sc_signal< sc_lv<16> > localCnt_fu_469_p2;
    sc_signal< sc_lv<1> > tmp_fu_217_p2;
    sc_signal< sc_lv<2> > p_glPLActiveSliceIdx_s_fu_223_p3;
    sc_signal< sc_lv<1> > tmp_2_fu_231_p2;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V_2_fu_237_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_249_p2;
    sc_signal< sc_lv<1> > tmp1_fu_255_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_275_p2;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V_4_fu_267_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_245_p1;
    sc_signal< sc_lv<1> > not_tmp_4_fu_289_p2;
    sc_signal< sc_lv<1> > p_glPLActiveSliceIdx_3_fu_295_p2;
    sc_signal< sc_lv<32> > i_cast_fu_315_p1;
    sc_signal< sc_lv<15> > grp_fu_354_p0;
    sc_signal< sc_lv<3> > grp_fu_354_p1;
    sc_signal< sc_lv<32> > mul_fu_697_p2;
    sc_signal< sc_lv<9> > newIndex1_cast_fu_394_p4;
    sc_signal< sc_lv<23> > tmp_16_fu_415_p3;
    sc_signal< sc_lv<16> > x_cast_fu_388_p1;
    sc_signal< sc_lv<17> > tmp_17_fu_434_p3;
    sc_signal< sc_lv<25> > tmp_21_cast_fu_422_p1;
    sc_signal< sc_lv<25> > tmp_23_cast_fu_430_p1;
    sc_signal< sc_lv<25> > tmp2_fu_445_p2;
    sc_signal< sc_lv<25> > tmp_20_cast_fu_441_p1;
    sc_signal< sc_lv<25> > tmp_15_cast_fu_411_p1;
    sc_signal< sc_lv<25> > tmp_19_fu_451_p2;
    sc_signal< sc_lv<25> > storemerge_fu_457_p3;
    sc_signal< sc_lv<15> > grp_fu_354_p2;
    sc_signal< sc_lv<16> > tmpData_V_fu_494_p4;
    sc_signal< sc_lv<17> > tmp_7_fu_506_p3;
    sc_signal< sc_lv<720> > tmpData_V_fu_494_p5;
    sc_signal< sc_lv<32> > tmp_14_cast_fu_513_p1;
    sc_signal< sc_lv<17> > index_assign_1_s_fu_525_p2;
    sc_signal< sc_lv<32> > index_assign_1_cast_fu_531_p1;
    sc_signal< sc_lv<17> > index_assign_1_1_fu_543_p2;
    sc_signal< sc_lv<32> > index_assign_1_1_cas_fu_549_p1;
    sc_signal< sc_lv<17> > index_assign_1_2_fu_561_p2;
    sc_signal< sc_lv<32> > index_assign_1_2_cas_fu_567_p1;
    sc_signal< sc_lv<1> > tmp_20_fu_571_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_553_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_535_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_517_p3;
    sc_signal< sc_lv<4> > p_Result_4_3_fu_579_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_fu_591_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_597_p1;
    sc_signal< sc_lv<64> > p_Repl2_1_fu_601_p1;
    sc_signal< sc_lv<1> > tmp_25_fu_615_p3;
    sc_signal< sc_lv<720> > tmp_24_fu_605_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_1_fu_623_p1;
    sc_signal< sc_lv<1> > tmp_27_fu_637_p3;
    sc_signal< sc_lv<720> > tmp_26_fu_627_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_2_fu_645_p1;
    sc_signal< sc_lv<1> > tmp_29_fu_659_p3;
    sc_signal< sc_lv<720> > tmp_28_fu_649_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_3_fu_667_p1;
    sc_signal< sc_lv<17> > mul_fu_697_p0;
    sc_signal< sc_lv<15> > mul_fu_697_p1;
    sc_signal< sc_logic > grp_fu_354_ce;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > mul_fu_697_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<9> ap_const_lv9_F0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<15> ap_const_lv15_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<17> ap_const_lv17_2;
    static const sc_lv<17> ap_const_lv17_3;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_AAAB;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state23();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_blk_n();
    void thread_data_read();
    void thread_eventSlice_blk_n();
    void thread_eventSlice_din();
    void thread_eventSlice_write();
    void thread_glPLActiveSliceIdx_V_2_fu_237_p3();
    void thread_glPLActiveSliceIdx_V_4_fu_267_p3();
    void thread_glPLSlices_V_0_address0();
    void thread_glPLSlices_V_0_ce0();
    void thread_glPLSlices_V_0_ce1();
    void thread_glPLSlices_V_0_we1();
    void thread_glPLSlices_V_1_address0();
    void thread_glPLSlices_V_1_ce0();
    void thread_glPLSlices_V_1_ce1();
    void thread_glPLSlices_V_1_we1();
    void thread_glPLSlices_V_2_address0();
    void thread_glPLSlices_V_2_ce0();
    void thread_glPLSlices_V_2_ce1();
    void thread_glPLSlices_V_2_we1();
    void thread_grp_fu_354_ce();
    void thread_grp_fu_354_p0();
    void thread_grp_fu_354_p1();
    void thread_i_cast_fu_315_p1();
    void thread_i_fu_324_p2();
    void thread_index_assign_1_1_cas_fu_549_p1();
    void thread_index_assign_1_1_fu_543_p2();
    void thread_index_assign_1_2_cas_fu_567_p1();
    void thread_index_assign_1_2_fu_561_p2();
    void thread_index_assign_1_cast_fu_531_p1();
    void thread_index_assign_1_s_fu_525_p2();
    void thread_localCnt_fu_469_p2();
    void thread_mul_fu_697_p0();
    void thread_mul_fu_697_p1();
    void thread_mul_fu_697_p10();
    void thread_newIndex1_cast_fu_394_p4();
    void thread_not_tmp_4_fu_289_p2();
    void thread_p_Repl2_1_1_fu_623_p1();
    void thread_p_Repl2_1_2_fu_645_p1();
    void thread_p_Repl2_1_3_fu_667_p1();
    void thread_p_Repl2_1_fu_601_p1();
    void thread_p_Result_4_3_fu_579_p5();
    void thread_p_glPLActiveSliceIdx_1_fu_261_p2();
    void thread_p_glPLActiveSliceIdx_2_fu_281_p3();
    void thread_p_glPLActiveSliceIdx_3_fu_295_p2();
    void thread_p_glPLActiveSliceIdx_s_fu_223_p3();
    void thread_storemerge_fu_457_p3();
    void thread_tmp1_fu_255_p2();
    void thread_tmp2_fu_445_p2();
    void thread_tmpData_V_fu_494_p4();
    void thread_tmpTmpData_V_fu_591_p2();
    void thread_tmp_10_fu_330_p2();
    void thread_tmp_11_fu_346_p3();
    void thread_tmp_12_fu_490_p1();
    void thread_tmp_13_fu_517_p3();
    void thread_tmp_14_cast_fu_513_p1();
    void thread_tmp_15_cast_fu_411_p1();
    void thread_tmp_15_fu_535_p3();
    void thread_tmp_16_fu_415_p3();
    void thread_tmp_17_fu_434_p3();
    void thread_tmp_18_fu_553_p3();
    void thread_tmp_19_fu_451_p2();
    void thread_tmp_20_cast_fu_441_p1();
    void thread_tmp_20_fu_571_p3();
    void thread_tmp_21_cast_fu_422_p1();
    void thread_tmp_21_fu_685_p2();
    void thread_tmp_23_cast_fu_430_p1();
    void thread_tmp_23_fu_597_p1();
    void thread_tmp_24_fu_605_p4();
    void thread_tmp_25_fu_615_p3();
    void thread_tmp_26_fu_627_p4();
    void thread_tmp_27_fu_637_p3();
    void thread_tmp_28_fu_649_p4();
    void thread_tmp_29_fu_659_p3();
    void thread_tmp_2_fu_231_p2();
    void thread_tmp_30_fu_671_p4();
    void thread_tmp_3_cast_fu_307_p3();
    void thread_tmp_3_fu_245_p1();
    void thread_tmp_4_fu_249_p2();
    void thread_tmp_5_fu_319_p2();
    void thread_tmp_7_fu_506_p3();
    void thread_tmp_8_cast_fu_480_p1();
    void thread_tmp_8_fu_403_p2();
    void thread_tmp_9_fu_275_p2();
    void thread_tmp_fu_217_p2();
    void thread_x_cast_fu_388_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
