
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009128  00004000  00004000  00004000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         0000093e  10000020  0000d128  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00002930  10000960  0000da66  00010960  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001095e  2**0
                  CONTENTS, READONLY
  5 .comment      00000070  00000000  00000000  00010987  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00001dc0  00000000  00000000  000109f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000054e5  00000000  00000000  000127b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000152c  00000000  00000000  00017c9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000700  00000000  00000000  000191c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000620  00000000  00000000  000198c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002a79  00000000  00000000  00019ee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002318  00000000  00000000  0001c962  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 45 a5 00 00 b1 a5 00 00 b1 a5 00 00     .?..E...........
    4010:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 00 00 00 00     ................
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 b1 a5 00 00     ................
    4030:	b1 a5 00 00 00 00 00 00 b1 a5 00 00 b1 a5 00 00     ................
    4040:	b1 a5 00 00 9d 56 00 00 b1 a5 00 00 b1 a5 00 00     .....V..........
    4050:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 b1 a5 00 00     ................
    4060:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 b1 a5 00 00     ................
    4070:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 b1 a5 00 00     ................
    4080:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 b1 a5 00 00     ................
    4090:	b1 a5 00 00 b9 57 00 00 b1 a5 00 00 b1 a5 00 00     .....W..........
    40a0:	39 a5 00 00 b1 a5 00 00 81 5c 00 00 b1 a5 00 00     9........\......
    40b0:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00 b1 a5 00 00     ................
    40c0:	b1 a5 00 00 b1 a5 00 00 b1 a5 00 00                 ............

000040cc <__do_global_dtors_aux>:
    40cc:	b510      	push	{r4, lr}
    40ce:	4c05      	ldr	r4, [pc, #20]	; (40e4 <__do_global_dtors_aux+0x18>)
    40d0:	7823      	ldrb	r3, [r4, #0]
    40d2:	b933      	cbnz	r3, 40e2 <__do_global_dtors_aux+0x16>
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <__do_global_dtors_aux+0x1c>)
    40d6:	b113      	cbz	r3, 40de <__do_global_dtors_aux+0x12>
    40d8:	4804      	ldr	r0, [pc, #16]	; (40ec <__do_global_dtors_aux+0x20>)
    40da:	f3af 8000 	nop.w
    40de:	2301      	movs	r3, #1
    40e0:	7023      	strb	r3, [r4, #0]
    40e2:	bd10      	pop	{r4, pc}
    40e4:	10000960 	.word	0x10000960
    40e8:	00000000 	.word	0x00000000
    40ec:	0000d100 	.word	0x0000d100

000040f0 <frame_dummy>:
    40f0:	4b08      	ldr	r3, [pc, #32]	; (4114 <frame_dummy+0x24>)
    40f2:	b510      	push	{r4, lr}
    40f4:	b11b      	cbz	r3, 40fe <frame_dummy+0xe>
    40f6:	4808      	ldr	r0, [pc, #32]	; (4118 <frame_dummy+0x28>)
    40f8:	4908      	ldr	r1, [pc, #32]	; (411c <frame_dummy+0x2c>)
    40fa:	f3af 8000 	nop.w
    40fe:	4808      	ldr	r0, [pc, #32]	; (4120 <frame_dummy+0x30>)
    4100:	6803      	ldr	r3, [r0, #0]
    4102:	b903      	cbnz	r3, 4106 <frame_dummy+0x16>
    4104:	bd10      	pop	{r4, pc}
    4106:	4b07      	ldr	r3, [pc, #28]	; (4124 <frame_dummy+0x34>)
    4108:	2b00      	cmp	r3, #0
    410a:	d0fb      	beq.n	4104 <frame_dummy+0x14>
    410c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4110:	4718      	bx	r3
    4112:	bf00      	nop
    4114:	00000000 	.word	0x00000000
    4118:	0000d100 	.word	0x0000d100
    411c:	10000964 	.word	0x10000964
    4120:	10000960 	.word	0x10000960
    4124:	00000000 	.word	0x00000000

00004128 <__libc_init_array>:
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	4e0f      	ldr	r6, [pc, #60]	; (4168 <__libc_init_array+0x40>)
    412c:	4d0f      	ldr	r5, [pc, #60]	; (416c <__libc_init_array+0x44>)
    412e:	1b76      	subs	r6, r6, r5
    4130:	10b6      	asrs	r6, r6, #2
    4132:	bf18      	it	ne
    4134:	2400      	movne	r4, #0
    4136:	d005      	beq.n	4144 <__libc_init_array+0x1c>
    4138:	3401      	adds	r4, #1
    413a:	f855 3b04 	ldr.w	r3, [r5], #4
    413e:	4798      	blx	r3
    4140:	42a6      	cmp	r6, r4
    4142:	d1f9      	bne.n	4138 <__libc_init_array+0x10>
    4144:	4e0a      	ldr	r6, [pc, #40]	; (4170 <__libc_init_array+0x48>)
    4146:	4d0b      	ldr	r5, [pc, #44]	; (4174 <__libc_init_array+0x4c>)
    4148:	f008 ffda 	bl	d100 <_init>
    414c:	1b76      	subs	r6, r6, r5
    414e:	10b6      	asrs	r6, r6, #2
    4150:	bf18      	it	ne
    4152:	2400      	movne	r4, #0
    4154:	d006      	beq.n	4164 <__libc_init_array+0x3c>
    4156:	3401      	adds	r4, #1
    4158:	f855 3b04 	ldr.w	r3, [r5], #4
    415c:	4798      	blx	r3
    415e:	42a6      	cmp	r6, r4
    4160:	d1f9      	bne.n	4156 <__libc_init_array+0x2e>
    4162:	bd70      	pop	{r4, r5, r6, pc}
    4164:	bd70      	pop	{r4, r5, r6, pc}
    4166:	bf00      	nop
    4168:	0000d10c 	.word	0x0000d10c
    416c:	0000d10c 	.word	0x0000d10c
    4170:	0000d114 	.word	0x0000d114
    4174:	0000d10c 	.word	0x0000d10c

00004178 <memset>:
    4178:	b470      	push	{r4, r5, r6}
    417a:	0784      	lsls	r4, r0, #30
    417c:	d046      	beq.n	420c <memset+0x94>
    417e:	1e54      	subs	r4, r2, #1
    4180:	2a00      	cmp	r2, #0
    4182:	d041      	beq.n	4208 <memset+0x90>
    4184:	b2cd      	uxtb	r5, r1
    4186:	4603      	mov	r3, r0
    4188:	e002      	b.n	4190 <memset+0x18>
    418a:	1e62      	subs	r2, r4, #1
    418c:	b3e4      	cbz	r4, 4208 <memset+0x90>
    418e:	4614      	mov	r4, r2
    4190:	f803 5b01 	strb.w	r5, [r3], #1
    4194:	079a      	lsls	r2, r3, #30
    4196:	d1f8      	bne.n	418a <memset+0x12>
    4198:	2c03      	cmp	r4, #3
    419a:	d92e      	bls.n	41fa <memset+0x82>
    419c:	b2cd      	uxtb	r5, r1
    419e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    41a2:	2c0f      	cmp	r4, #15
    41a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    41a8:	d919      	bls.n	41de <memset+0x66>
    41aa:	4626      	mov	r6, r4
    41ac:	f103 0210 	add.w	r2, r3, #16
    41b0:	3e10      	subs	r6, #16
    41b2:	2e0f      	cmp	r6, #15
    41b4:	f842 5c10 	str.w	r5, [r2, #-16]
    41b8:	f842 5c0c 	str.w	r5, [r2, #-12]
    41bc:	f842 5c08 	str.w	r5, [r2, #-8]
    41c0:	f842 5c04 	str.w	r5, [r2, #-4]
    41c4:	f102 0210 	add.w	r2, r2, #16
    41c8:	d8f2      	bhi.n	41b0 <memset+0x38>
    41ca:	f1a4 0210 	sub.w	r2, r4, #16
    41ce:	f022 020f 	bic.w	r2, r2, #15
    41d2:	f004 040f 	and.w	r4, r4, #15
    41d6:	3210      	adds	r2, #16
    41d8:	2c03      	cmp	r4, #3
    41da:	4413      	add	r3, r2
    41dc:	d90d      	bls.n	41fa <memset+0x82>
    41de:	461e      	mov	r6, r3
    41e0:	4622      	mov	r2, r4
    41e2:	3a04      	subs	r2, #4
    41e4:	2a03      	cmp	r2, #3
    41e6:	f846 5b04 	str.w	r5, [r6], #4
    41ea:	d8fa      	bhi.n	41e2 <memset+0x6a>
    41ec:	1f22      	subs	r2, r4, #4
    41ee:	f022 0203 	bic.w	r2, r2, #3
    41f2:	3204      	adds	r2, #4
    41f4:	4413      	add	r3, r2
    41f6:	f004 0403 	and.w	r4, r4, #3
    41fa:	b12c      	cbz	r4, 4208 <memset+0x90>
    41fc:	b2c9      	uxtb	r1, r1
    41fe:	441c      	add	r4, r3
    4200:	f803 1b01 	strb.w	r1, [r3], #1
    4204:	42a3      	cmp	r3, r4
    4206:	d1fb      	bne.n	4200 <memset+0x88>
    4208:	bc70      	pop	{r4, r5, r6}
    420a:	4770      	bx	lr
    420c:	4614      	mov	r4, r2
    420e:	4603      	mov	r3, r0
    4210:	e7c2      	b.n	4198 <memset+0x20>
    4212:	bf00      	nop

00004214 <register_fini>:
    4214:	4b02      	ldr	r3, [pc, #8]	; (4220 <register_fini+0xc>)
    4216:	b113      	cbz	r3, 421e <register_fini+0xa>
    4218:	4802      	ldr	r0, [pc, #8]	; (4224 <register_fini+0x10>)
    421a:	f000 b805 	b.w	4228 <atexit>
    421e:	4770      	bx	lr
    4220:	00000000 	.word	0x00000000
    4224:	00004235 	.word	0x00004235

00004228 <atexit>:
    4228:	4601      	mov	r1, r0
    422a:	2000      	movs	r0, #0
    422c:	4602      	mov	r2, r0
    422e:	4603      	mov	r3, r0
    4230:	f000 b816 	b.w	4260 <__register_exitproc>

00004234 <__libc_fini_array>:
    4234:	b538      	push	{r3, r4, r5, lr}
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <__libc_fini_array+0x24>)
    4238:	4d08      	ldr	r5, [pc, #32]	; (425c <__libc_fini_array+0x28>)
    423a:	1aed      	subs	r5, r5, r3
    423c:	10ac      	asrs	r4, r5, #2
    423e:	bf18      	it	ne
    4240:	18ed      	addne	r5, r5, r3
    4242:	d005      	beq.n	4250 <__libc_fini_array+0x1c>
    4244:	3c01      	subs	r4, #1
    4246:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    424a:	4798      	blx	r3
    424c:	2c00      	cmp	r4, #0
    424e:	d1f9      	bne.n	4244 <__libc_fini_array+0x10>
    4250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4254:	f008 bf5e 	b.w	d114 <_fini>
    4258:	0000d120 	.word	0x0000d120
    425c:	0000d124 	.word	0x0000d124

00004260 <__register_exitproc>:
    4260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4264:	4c25      	ldr	r4, [pc, #148]	; (42fc <__register_exitproc+0x9c>)
    4266:	4606      	mov	r6, r0
    4268:	6825      	ldr	r5, [r4, #0]
    426a:	4688      	mov	r8, r1
    426c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4270:	4692      	mov	sl, r2
    4272:	4699      	mov	r9, r3
    4274:	b3c4      	cbz	r4, 42e8 <__register_exitproc+0x88>
    4276:	6860      	ldr	r0, [r4, #4]
    4278:	281f      	cmp	r0, #31
    427a:	dc17      	bgt.n	42ac <__register_exitproc+0x4c>
    427c:	1c41      	adds	r1, r0, #1
    427e:	b176      	cbz	r6, 429e <__register_exitproc+0x3e>
    4280:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    4284:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    4288:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    428c:	2201      	movs	r2, #1
    428e:	4082      	lsls	r2, r0
    4290:	4315      	orrs	r5, r2
    4292:	2e02      	cmp	r6, #2
    4294:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    4298:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    429c:	d01e      	beq.n	42dc <__register_exitproc+0x7c>
    429e:	1c83      	adds	r3, r0, #2
    42a0:	6061      	str	r1, [r4, #4]
    42a2:	2000      	movs	r0, #0
    42a4:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    42a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42ac:	4b14      	ldr	r3, [pc, #80]	; (4300 <__register_exitproc+0xa0>)
    42ae:	b303      	cbz	r3, 42f2 <__register_exitproc+0x92>
    42b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42b4:	f3af 8000 	nop.w
    42b8:	4604      	mov	r4, r0
    42ba:	b1d0      	cbz	r0, 42f2 <__register_exitproc+0x92>
    42bc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    42c0:	2700      	movs	r7, #0
    42c2:	e884 0088 	stmia.w	r4, {r3, r7}
    42c6:	4638      	mov	r0, r7
    42c8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42cc:	2101      	movs	r1, #1
    42ce:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    42d2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    42d6:	2e00      	cmp	r6, #0
    42d8:	d0e1      	beq.n	429e <__register_exitproc+0x3e>
    42da:	e7d1      	b.n	4280 <__register_exitproc+0x20>
    42dc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    42e0:	431a      	orrs	r2, r3
    42e2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    42e6:	e7da      	b.n	429e <__register_exitproc+0x3e>
    42e8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    42ec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42f0:	e7c1      	b.n	4276 <__register_exitproc+0x16>
    42f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42fa:	bf00      	nop
    42fc:	0000c674 	.word	0x0000c674
    4300:	00000000 	.word	0x00000000

00004304 <rssi_reset>:
int8_t rssi_min;
uint8_t rssi_count = 0;
int32_t rssi_sum = 0;

static void rssi_reset(void)
{
    4304:	b480      	push	{r7}
    4306:	af00      	add	r7, sp, #0
	rssi_count = 0;
    4308:	4b07      	ldr	r3, [pc, #28]	; (4328 <rssi_reset+0x24>)
    430a:	2200      	movs	r2, #0
    430c:	701a      	strb	r2, [r3, #0]
	rssi_sum = 0;
    430e:	4b07      	ldr	r3, [pc, #28]	; (432c <rssi_reset+0x28>)
    4310:	2200      	movs	r2, #0
    4312:	601a      	str	r2, [r3, #0]
	rssi_max = INT8_MIN;
    4314:	4b06      	ldr	r3, [pc, #24]	; (4330 <rssi_reset+0x2c>)
    4316:	2280      	movs	r2, #128	; 0x80
    4318:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    431a:	4b06      	ldr	r3, [pc, #24]	; (4334 <rssi_reset+0x30>)
    431c:	227f      	movs	r2, #127	; 0x7f
    431e:	701a      	strb	r2, [r3, #0]
}
    4320:	46bd      	mov	sp, r7
    4322:	f85d 7b04 	ldr.w	r7, [sp], #4
    4326:	4770      	bx	lr
    4328:	10000a49 	.word	0x10000a49
    432c:	10000a4c 	.word	0x10000a4c
    4330:	10000b0c 	.word	0x10000b0c
    4334:	10000bc0 	.word	0x10000bc0

00004338 <rssi_add>:

static void rssi_add(int8_t v)
{
    4338:	b480      	push	{r7}
    433a:	b083      	sub	sp, #12
    433c:	af00      	add	r7, sp, #0
    433e:	4603      	mov	r3, r0
    4340:	71fb      	strb	r3, [r7, #7]
	rssi_max = (v > rssi_max) ? v : rssi_max;
    4342:	4b14      	ldr	r3, [pc, #80]	; (4394 <rssi_add+0x5c>)
    4344:	781b      	ldrb	r3, [r3, #0]
    4346:	b25a      	sxtb	r2, r3
    4348:	f997 3007 	ldrsb.w	r3, [r7, #7]
    434c:	4293      	cmp	r3, r2
    434e:	bfb8      	it	lt
    4350:	4613      	movlt	r3, r2
    4352:	b2da      	uxtb	r2, r3
    4354:	4b0f      	ldr	r3, [pc, #60]	; (4394 <rssi_add+0x5c>)
    4356:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    4358:	4b0f      	ldr	r3, [pc, #60]	; (4398 <rssi_add+0x60>)
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	b25a      	sxtb	r2, r3
    435e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4362:	4293      	cmp	r3, r2
    4364:	bfa8      	it	ge
    4366:	4613      	movge	r3, r2
    4368:	b2da      	uxtb	r2, r3
    436a:	4b0b      	ldr	r3, [pc, #44]	; (4398 <rssi_add+0x60>)
    436c:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    436e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4372:	021a      	lsls	r2, r3, #8
    4374:	4b09      	ldr	r3, [pc, #36]	; (439c <rssi_add+0x64>)
    4376:	681b      	ldr	r3, [r3, #0]
    4378:	4413      	add	r3, r2
    437a:	4a08      	ldr	r2, [pc, #32]	; (439c <rssi_add+0x64>)
    437c:	6013      	str	r3, [r2, #0]
	rssi_count += 1;
    437e:	4b08      	ldr	r3, [pc, #32]	; (43a0 <rssi_add+0x68>)
    4380:	781b      	ldrb	r3, [r3, #0]
    4382:	3301      	adds	r3, #1
    4384:	b2da      	uxtb	r2, r3
    4386:	4b06      	ldr	r3, [pc, #24]	; (43a0 <rssi_add+0x68>)
    4388:	701a      	strb	r2, [r3, #0]
}
    438a:	370c      	adds	r7, #12
    438c:	46bd      	mov	sp, r7
    438e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4392:	4770      	bx	lr
    4394:	10000b0c 	.word	0x10000b0c
    4398:	10000bc0 	.word	0x10000bc0
    439c:	10000a4c 	.word	0x10000a4c
    43a0:	10000a49 	.word	0x10000a49

000043a4 <rssi_iir_update>:

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
static void rssi_iir_update(void)
{
    43a4:	b480      	push	{r7}
    43a6:	b085      	sub	sp, #20
    43a8:	af00      	add	r7, sp, #0
	int32_t avg;
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first
	 * slot of array if not sweeping. */
	if (hop_mode > 0)
    43aa:	4b1f      	ldr	r3, [pc, #124]	; (4428 <rssi_iir_update+0x84>)
    43ac:	781b      	ldrb	r3, [r3, #0]
    43ae:	2b00      	cmp	r3, #0
    43b0:	d006      	beq.n	43c0 <rssi_iir_update+0x1c>
		i = channel - 2402;
    43b2:	4b1e      	ldr	r3, [pc, #120]	; (442c <rssi_iir_update+0x88>)
    43b4:	881b      	ldrh	r3, [r3, #0]
    43b6:	b29b      	uxth	r3, r3
    43b8:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    43bc:	60fb      	str	r3, [r7, #12]
    43be:	e001      	b.n	43c4 <rssi_iir_update+0x20>
	else
		i = 0;
    43c0:	2300      	movs	r3, #0
    43c2:	60fb      	str	r3, [r7, #12]

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    43c4:	4b1a      	ldr	r3, [pc, #104]	; (4430 <rssi_iir_update+0x8c>)
    43c6:	781b      	ldrb	r3, [r3, #0]
    43c8:	2b00      	cmp	r3, #0
    43ca:	d008      	beq.n	43de <rssi_iir_update+0x3a>
		avg = (rssi_sum  + 128) / rssi_count;
    43cc:	4b19      	ldr	r3, [pc, #100]	; (4434 <rssi_iir_update+0x90>)
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	3380      	adds	r3, #128	; 0x80
    43d2:	4a17      	ldr	r2, [pc, #92]	; (4430 <rssi_iir_update+0x8c>)
    43d4:	7812      	ldrb	r2, [r2, #0]
    43d6:	fb93 f3f2 	sdiv	r3, r3, r2
    43da:	60bb      	str	r3, [r7, #8]
    43dc:	e001      	b.n	43e2 <rssi_iir_update+0x3e>
	else
		avg = 0; // really an error
    43de:	2300      	movs	r3, #0
    43e0:	60bb      	str	r3, [r7, #8]
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    43e2:	4a15      	ldr	r2, [pc, #84]	; (4438 <rssi_iir_update+0x94>)
    43e4:	68fb      	ldr	r3, [r7, #12]
    43e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    43ea:	b21a      	sxth	r2, r3
    43ec:	4613      	mov	r3, r2
    43ee:	019b      	lsls	r3, r3, #6
    43f0:	1a9b      	subs	r3, r3, r2
    43f2:	009b      	lsls	r3, r3, #2
    43f4:	4413      	add	r3, r2
    43f6:	607b      	str	r3, [r7, #4]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    43f8:	68ba      	ldr	r2, [r7, #8]
    43fa:	4613      	mov	r3, r2
    43fc:	005b      	lsls	r3, r3, #1
    43fe:	4413      	add	r3, r2
    4400:	687a      	ldr	r2, [r7, #4]
    4402:	4413      	add	r3, r2
    4404:	607b      	str	r3, [r7, #4]
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    4406:	687b      	ldr	r3, [r7, #4]
    4408:	3380      	adds	r3, #128	; 0x80
    440a:	2b00      	cmp	r3, #0
    440c:	da00      	bge.n	4410 <rssi_iir_update+0x6c>
    440e:	33ff      	adds	r3, #255	; 0xff
    4410:	121b      	asrs	r3, r3, #8
    4412:	b299      	uxth	r1, r3
    4414:	4a08      	ldr	r2, [pc, #32]	; (4438 <rssi_iir_update+0x94>)
    4416:	68fb      	ldr	r3, [r7, #12]
    4418:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
    441c:	3714      	adds	r7, #20
    441e:	46bd      	mov	sp, r7
    4420:	f85d 7b04 	ldr.w	r7, [sp], #4
    4424:	4770      	bx	lr
    4426:	bf00      	nop
    4428:	1000097c 	.word	0x1000097c
    442c:	1000049c 	.word	0x1000049c
    4430:	10000a49 	.word	0x10000a49
    4434:	10000a4c 	.word	0x10000a4c
    4438:	100009a0 	.word	0x100009a0

0000443c <cs_threshold_set>:
/* Set CC2400 carrier sense threshold and store value to
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, u8 samples)
{
    443c:	b580      	push	{r7, lr}
    443e:	b082      	sub	sp, #8
    4440:	af00      	add	r7, sp, #0
    4442:	4603      	mov	r3, r0
    4444:	460a      	mov	r2, r1
    4446:	71fb      	strb	r3, [r7, #7]
    4448:	4613      	mov	r3, r2
    444a:	71bb      	strb	r3, [r7, #6]
	level = MIN(MAX(level,-120),(-20));
    444c:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4450:	f113 0f14 	cmn.w	r3, #20
    4454:	d00d      	beq.n	4472 <cs_threshold_set+0x36>
    4456:	f997 3007 	ldrsb.w	r3, [r7, #7]
    445a:	f113 0f13 	cmn.w	r3, #19
    445e:	da08      	bge.n	4472 <cs_threshold_set+0x36>
    4460:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4464:	f06f 0277 	mvn.w	r2, #119	; 0x77
    4468:	4293      	cmp	r3, r2
    446a:	bfb8      	it	lt
    446c:	4613      	movlt	r3, r2
    446e:	b2db      	uxtb	r3, r3
    4470:	e000      	b.n	4474 <cs_threshold_set+0x38>
    4472:	23ec      	movs	r3, #236	; 0xec
    4474:	71fb      	strb	r3, [r7, #7]
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | (samples&3));
    4476:	79fb      	ldrb	r3, [r7, #7]
    4478:	3338      	adds	r3, #56	; 0x38
    447a:	b2db      	uxtb	r3, r3
    447c:	b29b      	uxth	r3, r3
    447e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4482:	b29a      	uxth	r2, r3
    4484:	79bb      	ldrb	r3, [r7, #6]
    4486:	b29b      	uxth	r3, r3
    4488:	f003 0303 	and.w	r3, r3, #3
    448c:	b29b      	uxth	r3, r3
    448e:	4313      	orrs	r3, r2
    4490:	b29b      	uxth	r3, r3
    4492:	b29b      	uxth	r3, r3
    4494:	2006      	movs	r0, #6
    4496:	4619      	mov	r1, r3
    4498:	f006 fa72 	bl	a980 <cc2400_set>
	cs_threshold_cur = level;
    449c:	4a08      	ldr	r2, [pc, #32]	; (44c0 <cs_threshold_set+0x84>)
    449e:	79fb      	ldrb	r3, [r7, #7]
    44a0:	7013      	strb	r3, [r2, #0]
	cs_no_squelch = (level <= -120);
    44a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
    44a6:	f113 0f77 	cmn.w	r3, #119	; 0x77
    44aa:	bfb4      	ite	lt
    44ac:	2301      	movlt	r3, #1
    44ae:	2300      	movge	r3, #0
    44b0:	b2db      	uxtb	r3, r3
    44b2:	461a      	mov	r2, r3
    44b4:	4b03      	ldr	r3, [pc, #12]	; (44c4 <cs_threshold_set+0x88>)
    44b6:	701a      	strb	r2, [r3, #0]
}
    44b8:	3708      	adds	r7, #8
    44ba:	46bd      	mov	sp, r7
    44bc:	bd80      	pop	{r7, pc}
    44be:	bf00      	nop
    44c0:	1000044d 	.word	0x1000044d
    44c4:	1000097e 	.word	0x1000097e

000044c8 <enqueue>:

static int enqueue(u8 type, u8 *buf)
{
    44c8:	b580      	push	{r7, lr}
    44ca:	b088      	sub	sp, #32
    44cc:	af00      	add	r7, sp, #0
    44ce:	4603      	mov	r3, r0
    44d0:	6039      	str	r1, [r7, #0]
    44d2:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    44d4:	f004 ffec 	bl	94b0 <usb_enqueue>
    44d8:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    44da:	69fb      	ldr	r3, [r7, #28]
    44dc:	2b00      	cmp	r3, #0
    44de:	d109      	bne.n	44f4 <enqueue+0x2c>
		status |= FIFO_OVERFLOW;
    44e0:	4b52      	ldr	r3, [pc, #328]	; (462c <enqueue+0x164>)
    44e2:	781b      	ldrb	r3, [r3, #0]
    44e4:	b2db      	uxtb	r3, r3
    44e6:	f043 0304 	orr.w	r3, r3, #4
    44ea:	b2da      	uxtb	r2, r3
    44ec:	4b4f      	ldr	r3, [pc, #316]	; (462c <enqueue+0x164>)
    44ee:	701a      	strb	r2, [r3, #0]
		return 0;
    44f0:	2300      	movs	r3, #0
    44f2:	e097      	b.n	4624 <enqueue+0x15c>
	}

	f->pkt_type = type;
    44f4:	69fb      	ldr	r3, [r7, #28]
    44f6:	79fa      	ldrb	r2, [r7, #7]
    44f8:	701a      	strb	r2, [r3, #0]
	if(type == SPECAN) {
    44fa:	79fb      	ldrb	r3, [r7, #7]
    44fc:	2b04      	cmp	r3, #4
    44fe:	d113      	bne.n	4528 <enqueue+0x60>
		f->clkn_high = (clkn >> 20) & 0xff;
    4500:	4b4b      	ldr	r3, [pc, #300]	; (4630 <enqueue+0x168>)
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	0d1b      	lsrs	r3, r3, #20
    4506:	b2da      	uxtb	r2, r3
    4508:	69fb      	ldr	r3, [r7, #28]
    450a:	70da      	strb	r2, [r3, #3]
		f->clk100ns = CLK100NS;
    450c:	4b48      	ldr	r3, [pc, #288]	; (4630 <enqueue+0x168>)
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	f3c3 0313 	ubfx	r3, r3, #0, #20
    4514:	f640 4235 	movw	r2, #3125	; 0xc35
    4518:	fb02 f203 	mul.w	r2, r2, r3
    451c:	4b45      	ldr	r3, [pc, #276]	; (4634 <enqueue+0x16c>)
    451e:	681b      	ldr	r3, [r3, #0]
    4520:	441a      	add	r2, r3
    4522:	69fb      	ldr	r3, [r7, #28]
    4524:	605a      	str	r2, [r3, #4]
    4526:	e008      	b.n	453a <enqueue+0x72>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4528:	4b43      	ldr	r3, [pc, #268]	; (4638 <enqueue+0x170>)
    452a:	681b      	ldr	r3, [r3, #0]
    452c:	b2da      	uxtb	r2, r3
    452e:	69fb      	ldr	r3, [r7, #28]
    4530:	70da      	strb	r2, [r3, #3]
		f->clk100ns = idle_buf_clk100ns;
    4532:	4b42      	ldr	r3, [pc, #264]	; (463c <enqueue+0x174>)
    4534:	681a      	ldr	r2, [r3, #0]
    4536:	69fb      	ldr	r3, [r7, #28]
    4538:	605a      	str	r2, [r3, #4]
	}
	f->channel = idle_buf_channel - 2402;
    453a:	4b41      	ldr	r3, [pc, #260]	; (4640 <enqueue+0x178>)
    453c:	881b      	ldrh	r3, [r3, #0]
    453e:	b29b      	uxth	r3, r3
    4540:	b2db      	uxtb	r3, r3
    4542:	3b62      	subs	r3, #98	; 0x62
    4544:	b2da      	uxtb	r2, r3
    4546:	69fb      	ldr	r3, [r7, #28]
    4548:	709a      	strb	r2, [r3, #2]
	f->rssi_min = rssi_min;
    454a:	4b3e      	ldr	r3, [pc, #248]	; (4644 <enqueue+0x17c>)
    454c:	781b      	ldrb	r3, [r3, #0]
    454e:	b2da      	uxtb	r2, r3
    4550:	69fb      	ldr	r3, [r7, #28]
    4552:	725a      	strb	r2, [r3, #9]
	f->rssi_max = rssi_max;
    4554:	4b3c      	ldr	r3, [pc, #240]	; (4648 <enqueue+0x180>)
    4556:	781b      	ldrb	r3, [r3, #0]
    4558:	b2da      	uxtb	r2, r3
    455a:	69fb      	ldr	r3, [r7, #28]
    455c:	721a      	strb	r2, [r3, #8]
	f->reserved[0] = device_index;
    455e:	4b3b      	ldr	r3, [pc, #236]	; (464c <enqueue+0x184>)
    4560:	781a      	ldrb	r2, [r3, #0]
    4562:	69fb      	ldr	r3, [r7, #28]
    4564:	731a      	strb	r2, [r3, #12]
	f->rssi_avg = rssi_sum/rssi_count;
    4566:	4b3a      	ldr	r3, [pc, #232]	; (4650 <enqueue+0x188>)
    4568:	681b      	ldr	r3, [r3, #0]
    456a:	4a3a      	ldr	r2, [pc, #232]	; (4654 <enqueue+0x18c>)
    456c:	7812      	ldrb	r2, [r2, #0]
    456e:	fb93 f3f2 	sdiv	r3, r3, r2
    4572:	b2da      	uxtb	r2, r3
    4574:	69fb      	ldr	r3, [r7, #28]
    4576:	729a      	strb	r2, [r3, #10]
	
//	f->rssi_count = device_index;

	USRLED_SET;
    4578:	4b37      	ldr	r3, [pc, #220]	; (4658 <enqueue+0x190>)
    457a:	2202      	movs	r2, #2
    457c:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    457e:	69fb      	ldr	r3, [r7, #28]
    4580:	330e      	adds	r3, #14
    4582:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    4584:	683b      	ldr	r3, [r7, #0]
    4586:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    4588:	697b      	ldr	r3, [r7, #20]
    458a:	681a      	ldr	r2, [r3, #0]
    458c:	69bb      	ldr	r3, [r7, #24]
    458e:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    4590:	69bb      	ldr	r3, [r7, #24]
    4592:	3304      	adds	r3, #4
    4594:	697a      	ldr	r2, [r7, #20]
    4596:	6852      	ldr	r2, [r2, #4]
    4598:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    459a:	69bb      	ldr	r3, [r7, #24]
    459c:	3308      	adds	r3, #8
    459e:	697a      	ldr	r2, [r7, #20]
    45a0:	6892      	ldr	r2, [r2, #8]
    45a2:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    45a4:	69bb      	ldr	r3, [r7, #24]
    45a6:	330c      	adds	r3, #12
    45a8:	697a      	ldr	r2, [r7, #20]
    45aa:	68d2      	ldr	r2, [r2, #12]
    45ac:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    45ae:	69bb      	ldr	r3, [r7, #24]
    45b0:	3310      	adds	r3, #16
    45b2:	697a      	ldr	r2, [r7, #20]
    45b4:	6912      	ldr	r2, [r2, #16]
    45b6:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    45b8:	69bb      	ldr	r3, [r7, #24]
    45ba:	3314      	adds	r3, #20
    45bc:	697a      	ldr	r2, [r7, #20]
    45be:	6952      	ldr	r2, [r2, #20]
    45c0:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    45c2:	69bb      	ldr	r3, [r7, #24]
    45c4:	3318      	adds	r3, #24
    45c6:	697a      	ldr	r2, [r7, #20]
    45c8:	6992      	ldr	r2, [r2, #24]
    45ca:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    45cc:	69bb      	ldr	r3, [r7, #24]
    45ce:	331c      	adds	r3, #28
    45d0:	697a      	ldr	r2, [r7, #20]
    45d2:	69d2      	ldr	r2, [r2, #28]
    45d4:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    45d6:	69bb      	ldr	r3, [r7, #24]
    45d8:	3320      	adds	r3, #32
    45da:	697a      	ldr	r2, [r7, #20]
    45dc:	6a12      	ldr	r2, [r2, #32]
    45de:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    45e0:	69bb      	ldr	r3, [r7, #24]
    45e2:	3324      	adds	r3, #36	; 0x24
    45e4:	697a      	ldr	r2, [r7, #20]
    45e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
    45e8:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    45ea:	69bb      	ldr	r3, [r7, #24]
    45ec:	3328      	adds	r3, #40	; 0x28
    45ee:	697a      	ldr	r2, [r7, #20]
    45f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    45f2:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    45f4:	69bb      	ldr	r3, [r7, #24]
    45f6:	332c      	adds	r3, #44	; 0x2c
    45f8:	697a      	ldr	r2, [r7, #20]
    45fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    45fc:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    45fe:	69fb      	ldr	r3, [r7, #28]
    4600:	330e      	adds	r3, #14
    4602:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    4604:	683b      	ldr	r3, [r7, #0]
    4606:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4608:	693b      	ldr	r3, [r7, #16]
    460a:	3330      	adds	r3, #48	; 0x30
    460c:	68fa      	ldr	r2, [r7, #12]
    460e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4610:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4612:	4b06      	ldr	r3, [pc, #24]	; (462c <enqueue+0x164>)
    4614:	781b      	ldrb	r3, [r3, #0]
    4616:	b2da      	uxtb	r2, r3
    4618:	69fb      	ldr	r3, [r7, #28]
    461a:	705a      	strb	r2, [r3, #1]
	status = 0;
    461c:	4b03      	ldr	r3, [pc, #12]	; (462c <enqueue+0x164>)
    461e:	2200      	movs	r2, #0
    4620:	701a      	strb	r2, [r3, #0]

	return 1;
    4622:	2301      	movs	r3, #1
}
    4624:	4618      	mov	r0, r3
    4626:	3720      	adds	r7, #32
    4628:	46bd      	mov	sp, r7
    462a:	bd80      	pop	{r7, pc}
    462c:	10000a48 	.word	0x10000a48
    4630:	10000bec 	.word	0x10000bec
    4634:	40004008 	.word	0x40004008
    4638:	1000103c 	.word	0x1000103c
    463c:	10000bd0 	.word	0x10000bd0
    4640:	10000988 	.word	0x10000988
    4644:	10000bc0 	.word	0x10000bc0
    4648:	10000b0c 	.word	0x10000b0c
    464c:	10000bf0 	.word	0x10000bf0
    4650:	10000a4c 	.word	0x10000a4c
    4654:	10000a49 	.word	0x10000a49
    4658:	2009c038 	.word	0x2009c038

0000465c <enqueue_legacy>:


static int enqueue_legacy(u8 type, u8 *buf)
{
    465c:	b580      	push	{r7, lr}
    465e:	b088      	sub	sp, #32
    4660:	af00      	add	r7, sp, #0
    4662:	4603      	mov	r3, r0
    4664:	6039      	str	r1, [r7, #0]
    4666:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    4668:	f004 ff22 	bl	94b0 <usb_enqueue>
    466c:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    466e:	69fb      	ldr	r3, [r7, #28]
    4670:	2b00      	cmp	r3, #0
    4672:	d109      	bne.n	4688 <enqueue_legacy+0x2c>
		status |= FIFO_OVERFLOW;
    4674:	4b3d      	ldr	r3, [pc, #244]	; (476c <enqueue_legacy+0x110>)
    4676:	781b      	ldrb	r3, [r3, #0]
    4678:	b2db      	uxtb	r3, r3
    467a:	f043 0304 	orr.w	r3, r3, #4
    467e:	b2da      	uxtb	r2, r3
    4680:	4b3a      	ldr	r3, [pc, #232]	; (476c <enqueue_legacy+0x110>)
    4682:	701a      	strb	r2, [r3, #0]
		return 0;
    4684:	2300      	movs	r3, #0
    4686:	e06d      	b.n	4764 <enqueue_legacy+0x108>
	}

	f->pkt_type = type;
    4688:	69fb      	ldr	r3, [r7, #28]
    468a:	79fa      	ldrb	r2, [r7, #7]
    468c:	701a      	strb	r2, [r3, #0]
//	f->clkn_high = idle_buf_clkn_high;
	f->clk100ns = clkn_legacy;
    468e:	4b38      	ldr	r3, [pc, #224]	; (4770 <enqueue_legacy+0x114>)
    4690:	681a      	ldr	r2, [r3, #0]
    4692:	69fb      	ldr	r3, [r7, #28]
    4694:	605a      	str	r2, [r3, #4]
	
	f->channel = idle_buf_channel - 2402;
    4696:	4b37      	ldr	r3, [pc, #220]	; (4774 <enqueue_legacy+0x118>)
    4698:	881b      	ldrh	r3, [r3, #0]
    469a:	b29b      	uxth	r3, r3
    469c:	b2db      	uxtb	r3, r3
    469e:	3b62      	subs	r3, #98	; 0x62
    46a0:	b2da      	uxtb	r2, r3
    46a2:	69fb      	ldr	r3, [r7, #28]
    46a4:	709a      	strb	r2, [r3, #2]
//	f->rssi_min = rssi_min;
//	f->rssi_max = rssi_max;
//	f->reserved[0] = device_index;
	f->rssi_avg = rssi_sum/rssi_count;
    46a6:	4b34      	ldr	r3, [pc, #208]	; (4778 <enqueue_legacy+0x11c>)
    46a8:	681b      	ldr	r3, [r3, #0]
    46aa:	4a34      	ldr	r2, [pc, #208]	; (477c <enqueue_legacy+0x120>)
    46ac:	7812      	ldrb	r2, [r2, #0]
    46ae:	fb93 f3f2 	sdiv	r3, r3, r2
    46b2:	b2da      	uxtb	r2, r3
    46b4:	69fb      	ldr	r3, [r7, #28]
    46b6:	729a      	strb	r2, [r3, #10]
	
//	f->rssi_count = device_index;

	USRLED_SET;
    46b8:	4b31      	ldr	r3, [pc, #196]	; (4780 <enqueue_legacy+0x124>)
    46ba:	2202      	movs	r2, #2
    46bc:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    46be:	69fb      	ldr	r3, [r7, #28]
    46c0:	330e      	adds	r3, #14
    46c2:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    46c4:	683b      	ldr	r3, [r7, #0]
    46c6:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    46c8:	697b      	ldr	r3, [r7, #20]
    46ca:	681a      	ldr	r2, [r3, #0]
    46cc:	69bb      	ldr	r3, [r7, #24]
    46ce:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    46d0:	69bb      	ldr	r3, [r7, #24]
    46d2:	3304      	adds	r3, #4
    46d4:	697a      	ldr	r2, [r7, #20]
    46d6:	6852      	ldr	r2, [r2, #4]
    46d8:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    46da:	69bb      	ldr	r3, [r7, #24]
    46dc:	3308      	adds	r3, #8
    46de:	697a      	ldr	r2, [r7, #20]
    46e0:	6892      	ldr	r2, [r2, #8]
    46e2:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    46e4:	69bb      	ldr	r3, [r7, #24]
    46e6:	330c      	adds	r3, #12
    46e8:	697a      	ldr	r2, [r7, #20]
    46ea:	68d2      	ldr	r2, [r2, #12]
    46ec:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    46ee:	69bb      	ldr	r3, [r7, #24]
    46f0:	3310      	adds	r3, #16
    46f2:	697a      	ldr	r2, [r7, #20]
    46f4:	6912      	ldr	r2, [r2, #16]
    46f6:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    46f8:	69bb      	ldr	r3, [r7, #24]
    46fa:	3314      	adds	r3, #20
    46fc:	697a      	ldr	r2, [r7, #20]
    46fe:	6952      	ldr	r2, [r2, #20]
    4700:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    4702:	69bb      	ldr	r3, [r7, #24]
    4704:	3318      	adds	r3, #24
    4706:	697a      	ldr	r2, [r7, #20]
    4708:	6992      	ldr	r2, [r2, #24]
    470a:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    470c:	69bb      	ldr	r3, [r7, #24]
    470e:	331c      	adds	r3, #28
    4710:	697a      	ldr	r2, [r7, #20]
    4712:	69d2      	ldr	r2, [r2, #28]
    4714:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4716:	69bb      	ldr	r3, [r7, #24]
    4718:	3320      	adds	r3, #32
    471a:	697a      	ldr	r2, [r7, #20]
    471c:	6a12      	ldr	r2, [r2, #32]
    471e:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    4720:	69bb      	ldr	r3, [r7, #24]
    4722:	3324      	adds	r3, #36	; 0x24
    4724:	697a      	ldr	r2, [r7, #20]
    4726:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4728:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    472a:	69bb      	ldr	r3, [r7, #24]
    472c:	3328      	adds	r3, #40	; 0x28
    472e:	697a      	ldr	r2, [r7, #20]
    4730:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4732:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    4734:	69bb      	ldr	r3, [r7, #24]
    4736:	332c      	adds	r3, #44	; 0x2c
    4738:	697a      	ldr	r2, [r7, #20]
    473a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    473c:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    473e:	69fb      	ldr	r3, [r7, #28]
    4740:	330e      	adds	r3, #14
    4742:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    4744:	683b      	ldr	r3, [r7, #0]
    4746:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4748:	693b      	ldr	r3, [r7, #16]
    474a:	3330      	adds	r3, #48	; 0x30
    474c:	68fa      	ldr	r2, [r7, #12]
    474e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4750:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4752:	4b06      	ldr	r3, [pc, #24]	; (476c <enqueue_legacy+0x110>)
    4754:	781b      	ldrb	r3, [r3, #0]
    4756:	b2da      	uxtb	r2, r3
    4758:	69fb      	ldr	r3, [r7, #28]
    475a:	705a      	strb	r2, [r3, #1]
	status = 0;
    475c:	4b03      	ldr	r3, [pc, #12]	; (476c <enqueue_legacy+0x110>)
    475e:	2200      	movs	r2, #0
    4760:	701a      	strb	r2, [r3, #0]

	return 1;
    4762:	2301      	movs	r3, #1
}
    4764:	4618      	mov	r0, r3
    4766:	3720      	adds	r7, #32
    4768:	46bd      	mov	sp, r7
    476a:	bd80      	pop	{r7, pc}
    476c:	10000a48 	.word	0x10000a48
    4770:	10001034 	.word	0x10001034
    4774:	10000988 	.word	0x10000988
    4778:	10000a4c 	.word	0x10000a4c
    477c:	10000a49 	.word	0x10000a49
    4780:	2009c038 	.word	0x2009c038

00004784 <enqueue_freq>:



static int enqueue_freq(u8 type, u8 *buf)
{
    4784:	b580      	push	{r7, lr}
    4786:	b088      	sub	sp, #32
    4788:	af00      	add	r7, sp, #0
    478a:	4603      	mov	r3, r0
    478c:	6039      	str	r1, [r7, #0]
    478e:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    4790:	f004 fe8e 	bl	94b0 <usb_enqueue>
    4794:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    4796:	69fb      	ldr	r3, [r7, #28]
    4798:	2b00      	cmp	r3, #0
    479a:	d109      	bne.n	47b0 <enqueue_freq+0x2c>
		status |= FIFO_OVERFLOW;
    479c:	4b3d      	ldr	r3, [pc, #244]	; (4894 <enqueue_freq+0x110>)
    479e:	781b      	ldrb	r3, [r3, #0]
    47a0:	b2db      	uxtb	r3, r3
    47a2:	f043 0304 	orr.w	r3, r3, #4
    47a6:	b2da      	uxtb	r2, r3
    47a8:	4b3a      	ldr	r3, [pc, #232]	; (4894 <enqueue_freq+0x110>)
    47aa:	701a      	strb	r2, [r3, #0]
		return 0;
    47ac:	2300      	movs	r3, #0
    47ae:	e06d      	b.n	488c <enqueue_freq+0x108>
	}

	f->pkt_type = type;
    47b0:	69fb      	ldr	r3, [r7, #28]
    47b2:	79fa      	ldrb	r2, [r7, #7]
    47b4:	701a      	strb	r2, [r3, #0]
	
	f->clkn_high = idle_buf_clkn_high;
    47b6:	4b38      	ldr	r3, [pc, #224]	; (4898 <enqueue_freq+0x114>)
    47b8:	681b      	ldr	r3, [r3, #0]
    47ba:	b2da      	uxtb	r2, r3
    47bc:	69fb      	ldr	r3, [r7, #28]
    47be:	70da      	strb	r2, [r3, #3]
	f->clk100ns = clkn_freq;
    47c0:	4b36      	ldr	r3, [pc, #216]	; (489c <enqueue_freq+0x118>)
    47c2:	681a      	ldr	r2, [r3, #0]
    47c4:	69fb      	ldr	r3, [r7, #28]
    47c6:	605a      	str	r2, [r3, #4]
	
	f->channel = idle_buf_channel - 2402;
    47c8:	4b35      	ldr	r3, [pc, #212]	; (48a0 <enqueue_freq+0x11c>)
    47ca:	881b      	ldrh	r3, [r3, #0]
    47cc:	b29b      	uxth	r3, r3
    47ce:	b2db      	uxtb	r3, r3
    47d0:	3b62      	subs	r3, #98	; 0x62
    47d2:	b2da      	uxtb	r2, r3
    47d4:	69fb      	ldr	r3, [r7, #28]
    47d6:	709a      	strb	r2, [r3, #2]
//	f->rssi_min = rssi_min;
//	f->rssi_max = rssi_max;
	f->reserved[0] = device_index;
    47d8:	4b32      	ldr	r3, [pc, #200]	; (48a4 <enqueue_freq+0x120>)
    47da:	781a      	ldrb	r2, [r3, #0]
    47dc:	69fb      	ldr	r3, [r7, #28]
    47de:	731a      	strb	r2, [r3, #12]
//	f->rssi_avg = rssi_sum/rssi_count;

	USRLED_SET;
    47e0:	4b31      	ldr	r3, [pc, #196]	; (48a8 <enqueue_freq+0x124>)
    47e2:	2202      	movs	r2, #2
    47e4:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    47e6:	69fb      	ldr	r3, [r7, #28]
    47e8:	330e      	adds	r3, #14
    47ea:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    47ec:	683b      	ldr	r3, [r7, #0]
    47ee:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    47f0:	697b      	ldr	r3, [r7, #20]
    47f2:	681a      	ldr	r2, [r3, #0]
    47f4:	69bb      	ldr	r3, [r7, #24]
    47f6:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    47f8:	69bb      	ldr	r3, [r7, #24]
    47fa:	3304      	adds	r3, #4
    47fc:	697a      	ldr	r2, [r7, #20]
    47fe:	6852      	ldr	r2, [r2, #4]
    4800:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    4802:	69bb      	ldr	r3, [r7, #24]
    4804:	3308      	adds	r3, #8
    4806:	697a      	ldr	r2, [r7, #20]
    4808:	6892      	ldr	r2, [r2, #8]
    480a:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    480c:	69bb      	ldr	r3, [r7, #24]
    480e:	330c      	adds	r3, #12
    4810:	697a      	ldr	r2, [r7, #20]
    4812:	68d2      	ldr	r2, [r2, #12]
    4814:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    4816:	69bb      	ldr	r3, [r7, #24]
    4818:	3310      	adds	r3, #16
    481a:	697a      	ldr	r2, [r7, #20]
    481c:	6912      	ldr	r2, [r2, #16]
    481e:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    4820:	69bb      	ldr	r3, [r7, #24]
    4822:	3314      	adds	r3, #20
    4824:	697a      	ldr	r2, [r7, #20]
    4826:	6952      	ldr	r2, [r2, #20]
    4828:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    482a:	69bb      	ldr	r3, [r7, #24]
    482c:	3318      	adds	r3, #24
    482e:	697a      	ldr	r2, [r7, #20]
    4830:	6992      	ldr	r2, [r2, #24]
    4832:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    4834:	69bb      	ldr	r3, [r7, #24]
    4836:	331c      	adds	r3, #28
    4838:	697a      	ldr	r2, [r7, #20]
    483a:	69d2      	ldr	r2, [r2, #28]
    483c:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    483e:	69bb      	ldr	r3, [r7, #24]
    4840:	3320      	adds	r3, #32
    4842:	697a      	ldr	r2, [r7, #20]
    4844:	6a12      	ldr	r2, [r2, #32]
    4846:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    4848:	69bb      	ldr	r3, [r7, #24]
    484a:	3324      	adds	r3, #36	; 0x24
    484c:	697a      	ldr	r2, [r7, #20]
    484e:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4850:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    4852:	69bb      	ldr	r3, [r7, #24]
    4854:	3328      	adds	r3, #40	; 0x28
    4856:	697a      	ldr	r2, [r7, #20]
    4858:	6a92      	ldr	r2, [r2, #40]	; 0x28
    485a:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    485c:	69bb      	ldr	r3, [r7, #24]
    485e:	332c      	adds	r3, #44	; 0x2c
    4860:	697a      	ldr	r2, [r7, #20]
    4862:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4864:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    4866:	69fb      	ldr	r3, [r7, #28]
    4868:	330e      	adds	r3, #14
    486a:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    486c:	683b      	ldr	r3, [r7, #0]
    486e:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4870:	693b      	ldr	r3, [r7, #16]
    4872:	3330      	adds	r3, #48	; 0x30
    4874:	68fa      	ldr	r2, [r7, #12]
    4876:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4878:	801a      	strh	r2, [r3, #0]

	f->status = status;
    487a:	4b06      	ldr	r3, [pc, #24]	; (4894 <enqueue_freq+0x110>)
    487c:	781b      	ldrb	r3, [r3, #0]
    487e:	b2da      	uxtb	r2, r3
    4880:	69fb      	ldr	r3, [r7, #28]
    4882:	705a      	strb	r2, [r3, #1]
	status = 0;
    4884:	4b03      	ldr	r3, [pc, #12]	; (4894 <enqueue_freq+0x110>)
    4886:	2200      	movs	r2, #0
    4888:	701a      	strb	r2, [r3, #0]

	return 1;
    488a:	2301      	movs	r3, #1
}
    488c:	4618      	mov	r0, r3
    488e:	3720      	adds	r7, #32
    4890:	46bd      	mov	sp, r7
    4892:	bd80      	pop	{r7, pc}
    4894:	10000a48 	.word	0x10000a48
    4898:	1000103c 	.word	0x1000103c
    489c:	10000b00 	.word	0x10000b00
    48a0:	10000988 	.word	0x10000988
    48a4:	10000bf0 	.word	0x10000bf0
    48a8:	2009c038 	.word	0x2009c038

000048ac <enqueue_proposed>:



static int enqueue_proposed(u8 type, u8 *buf)
{
    48ac:	b580      	push	{r7, lr}
    48ae:	b088      	sub	sp, #32
    48b0:	af00      	add	r7, sp, #0
    48b2:	4603      	mov	r3, r0
    48b4:	6039      	str	r1, [r7, #0]
    48b6:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    48b8:	f004 fdfa 	bl	94b0 <usb_enqueue>
    48bc:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    48be:	69fb      	ldr	r3, [r7, #28]
    48c0:	2b00      	cmp	r3, #0
    48c2:	d109      	bne.n	48d8 <enqueue_proposed+0x2c>
		status |= FIFO_OVERFLOW;
    48c4:	4b3d      	ldr	r3, [pc, #244]	; (49bc <enqueue_proposed+0x110>)
    48c6:	781b      	ldrb	r3, [r3, #0]
    48c8:	b2db      	uxtb	r3, r3
    48ca:	f043 0304 	orr.w	r3, r3, #4
    48ce:	b2da      	uxtb	r2, r3
    48d0:	4b3a      	ldr	r3, [pc, #232]	; (49bc <enqueue_proposed+0x110>)
    48d2:	701a      	strb	r2, [r3, #0]
		return 0;
    48d4:	2300      	movs	r3, #0
    48d6:	e06c      	b.n	49b2 <enqueue_proposed+0x106>
	}

	f->pkt_type = type;
    48d8:	69fb      	ldr	r3, [r7, #28]
    48da:	79fa      	ldrb	r2, [r7, #7]
    48dc:	701a      	strb	r2, [r3, #0]
//	f->clkn_high = idle_buf_clkn_high;
	f->clk100ns = clkn_proposed;
    48de:	4b38      	ldr	r3, [pc, #224]	; (49c0 <enqueue_proposed+0x114>)
    48e0:	681a      	ldr	r2, [r3, #0]
    48e2:	69fb      	ldr	r3, [r7, #28]
    48e4:	605a      	str	r2, [r3, #4]
	f->channel = idle_buf_channel - 2402;
    48e6:	4b37      	ldr	r3, [pc, #220]	; (49c4 <enqueue_proposed+0x118>)
    48e8:	881b      	ldrh	r3, [r3, #0]
    48ea:	b29b      	uxth	r3, r3
    48ec:	b2db      	uxtb	r3, r3
    48ee:	3b62      	subs	r3, #98	; 0x62
    48f0:	b2da      	uxtb	r2, r3
    48f2:	69fb      	ldr	r3, [r7, #28]
    48f4:	709a      	strb	r2, [r3, #2]
//	f->rssi_min = rssi_min;
//	f->rssi_max = rssi_max;
	f->rssi_avg = rssi_avg;
    48f6:	4b34      	ldr	r3, [pc, #208]	; (49c8 <enqueue_proposed+0x11c>)
    48f8:	781a      	ldrb	r2, [r3, #0]
    48fa:	69fb      	ldr	r3, [r7, #28]
    48fc:	729a      	strb	r2, [r3, #10]
	
	f->reserved[1] = freq_avg;
    48fe:	4b33      	ldr	r3, [pc, #204]	; (49cc <enqueue_proposed+0x120>)
    4900:	781a      	ldrb	r2, [r3, #0]
    4902:	69fb      	ldr	r3, [r7, #28]
    4904:	735a      	strb	r2, [r3, #13]
//	f->rssi_count = device_index;

	USRLED_SET;
    4906:	4b32      	ldr	r3, [pc, #200]	; (49d0 <enqueue_proposed+0x124>)
    4908:	2202      	movs	r2, #2
    490a:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    490c:	69fb      	ldr	r3, [r7, #28]
    490e:	330e      	adds	r3, #14
    4910:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    4912:	683b      	ldr	r3, [r7, #0]
    4914:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    4916:	697b      	ldr	r3, [r7, #20]
    4918:	681a      	ldr	r2, [r3, #0]
    491a:	69bb      	ldr	r3, [r7, #24]
    491c:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    491e:	69bb      	ldr	r3, [r7, #24]
    4920:	3304      	adds	r3, #4
    4922:	697a      	ldr	r2, [r7, #20]
    4924:	6852      	ldr	r2, [r2, #4]
    4926:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    4928:	69bb      	ldr	r3, [r7, #24]
    492a:	3308      	adds	r3, #8
    492c:	697a      	ldr	r2, [r7, #20]
    492e:	6892      	ldr	r2, [r2, #8]
    4930:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    4932:	69bb      	ldr	r3, [r7, #24]
    4934:	330c      	adds	r3, #12
    4936:	697a      	ldr	r2, [r7, #20]
    4938:	68d2      	ldr	r2, [r2, #12]
    493a:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    493c:	69bb      	ldr	r3, [r7, #24]
    493e:	3310      	adds	r3, #16
    4940:	697a      	ldr	r2, [r7, #20]
    4942:	6912      	ldr	r2, [r2, #16]
    4944:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    4946:	69bb      	ldr	r3, [r7, #24]
    4948:	3314      	adds	r3, #20
    494a:	697a      	ldr	r2, [r7, #20]
    494c:	6952      	ldr	r2, [r2, #20]
    494e:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    4950:	69bb      	ldr	r3, [r7, #24]
    4952:	3318      	adds	r3, #24
    4954:	697a      	ldr	r2, [r7, #20]
    4956:	6992      	ldr	r2, [r2, #24]
    4958:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    495a:	69bb      	ldr	r3, [r7, #24]
    495c:	331c      	adds	r3, #28
    495e:	697a      	ldr	r2, [r7, #20]
    4960:	69d2      	ldr	r2, [r2, #28]
    4962:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4964:	69bb      	ldr	r3, [r7, #24]
    4966:	3320      	adds	r3, #32
    4968:	697a      	ldr	r2, [r7, #20]
    496a:	6a12      	ldr	r2, [r2, #32]
    496c:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    496e:	69bb      	ldr	r3, [r7, #24]
    4970:	3324      	adds	r3, #36	; 0x24
    4972:	697a      	ldr	r2, [r7, #20]
    4974:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4976:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    4978:	69bb      	ldr	r3, [r7, #24]
    497a:	3328      	adds	r3, #40	; 0x28
    497c:	697a      	ldr	r2, [r7, #20]
    497e:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4980:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    4982:	69bb      	ldr	r3, [r7, #24]
    4984:	332c      	adds	r3, #44	; 0x2c
    4986:	697a      	ldr	r2, [r7, #20]
    4988:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    498a:	601a      	str	r2, [r3, #0]
	u16 *p3 = (u16 *)f->data;
    498c:	69fb      	ldr	r3, [r7, #28]
    498e:	330e      	adds	r3, #14
    4990:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    4992:	683b      	ldr	r3, [r7, #0]
    4994:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4996:	693b      	ldr	r3, [r7, #16]
    4998:	3330      	adds	r3, #48	; 0x30
    499a:	68fa      	ldr	r2, [r7, #12]
    499c:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    499e:	801a      	strh	r2, [r3, #0]

	f->status = status;
    49a0:	4b06      	ldr	r3, [pc, #24]	; (49bc <enqueue_proposed+0x110>)
    49a2:	781b      	ldrb	r3, [r3, #0]
    49a4:	b2da      	uxtb	r2, r3
    49a6:	69fb      	ldr	r3, [r7, #28]
    49a8:	705a      	strb	r2, [r3, #1]
	status = 0;
    49aa:	4b04      	ldr	r3, [pc, #16]	; (49bc <enqueue_proposed+0x110>)
    49ac:	2200      	movs	r2, #0
    49ae:	701a      	strb	r2, [r3, #0]

	return 1;
    49b0:	2301      	movs	r3, #1
}
    49b2:	4618      	mov	r0, r3
    49b4:	3720      	adds	r7, #32
    49b6:	46bd      	mov	sp, r7
    49b8:	bd80      	pop	{r7, pc}
    49ba:	bf00      	nop
    49bc:	10000a48 	.word	0x10000a48
    49c0:	10000b08 	.word	0x10000b08
    49c4:	10000988 	.word	0x10000988
    49c8:	10001039 	.word	0x10001039
    49cc:	10000bf1 	.word	0x10000bf1
    49d0:	2009c038 	.word	0x2009c038

000049d4 <enqueue_with_ts>:



int enqueue_with_ts(u8 type, u8 *buf, u32 ts)
{
    49d4:	b580      	push	{r7, lr}
    49d6:	b086      	sub	sp, #24
    49d8:	af00      	add	r7, sp, #0
    49da:	4603      	mov	r3, r0
    49dc:	60b9      	str	r1, [r7, #8]
    49de:	607a      	str	r2, [r7, #4]
    49e0:	73fb      	strb	r3, [r7, #15]
	usb_pkt_rx *f = usb_enqueue();
    49e2:	f004 fd65 	bl	94b0 <usb_enqueue>
    49e6:	6178      	str	r0, [r7, #20]

	/* fail if queue is full */
	if (f == NULL) {
    49e8:	697b      	ldr	r3, [r7, #20]
    49ea:	2b00      	cmp	r3, #0
    49ec:	d109      	bne.n	4a02 <enqueue_with_ts+0x2e>
		status |= FIFO_OVERFLOW;
    49ee:	4b14      	ldr	r3, [pc, #80]	; (4a40 <enqueue_with_ts+0x6c>)
    49f0:	781b      	ldrb	r3, [r3, #0]
    49f2:	b2db      	uxtb	r3, r3
    49f4:	f043 0304 	orr.w	r3, r3, #4
    49f8:	b2da      	uxtb	r2, r3
    49fa:	4b11      	ldr	r3, [pc, #68]	; (4a40 <enqueue_with_ts+0x6c>)
    49fc:	701a      	strb	r2, [r3, #0]
		return 0;
    49fe:	2300      	movs	r3, #0
    4a00:	e019      	b.n	4a36 <enqueue_with_ts+0x62>
	}

	f->pkt_type = type;
    4a02:	697b      	ldr	r3, [r7, #20]
    4a04:	7bfa      	ldrb	r2, [r7, #15]
    4a06:	701a      	strb	r2, [r3, #0]
//	f->clkn_high = 0;
	f->clk100ns = ts;
    4a08:	697b      	ldr	r3, [r7, #20]
    4a0a:	687a      	ldr	r2, [r7, #4]
    4a0c:	605a      	str	r2, [r3, #4]

//	f->channel = channel - 2402;
	f->rssi_avg = rssi_avg;
    4a0e:	4b0d      	ldr	r3, [pc, #52]	; (4a44 <enqueue_with_ts+0x70>)
    4a10:	781a      	ldrb	r2, [r3, #0]
    4a12:	697b      	ldr	r3, [r7, #20]
    4a14:	729a      	strb	r2, [r3, #10]
	f->rssi_count = freq_avg;
    4a16:	4b0c      	ldr	r3, [pc, #48]	; (4a48 <enqueue_with_ts+0x74>)
    4a18:	781a      	ldrb	r2, [r3, #0]
    4a1a:	697b      	ldr	r3, [r7, #20]
    4a1c:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    4a1e:	4b0b      	ldr	r3, [pc, #44]	; (4a4c <enqueue_with_ts+0x78>)
    4a20:	2202      	movs	r2, #2
    4a22:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
	u16 *p3 = (u16 *)f->data;
	u16 *p4 = (u16 *)buf;
	p3[24] = p4[24];
*/
	f->status = status;
    4a24:	4b06      	ldr	r3, [pc, #24]	; (4a40 <enqueue_with_ts+0x6c>)
    4a26:	781b      	ldrb	r3, [r3, #0]
    4a28:	b2da      	uxtb	r2, r3
    4a2a:	697b      	ldr	r3, [r7, #20]
    4a2c:	705a      	strb	r2, [r3, #1]
	status = 0;
    4a2e:	4b04      	ldr	r3, [pc, #16]	; (4a40 <enqueue_with_ts+0x6c>)
    4a30:	2200      	movs	r2, #0
    4a32:	701a      	strb	r2, [r3, #0]

	return 1;
    4a34:	2301      	movs	r3, #1
}
    4a36:	4618      	mov	r0, r3
    4a38:	3718      	adds	r7, #24
    4a3a:	46bd      	mov	sp, r7
    4a3c:	bd80      	pop	{r7, pc}
    4a3e:	bf00      	nop
    4a40:	10000a48 	.word	0x10000a48
    4a44:	10001039 	.word	0x10001039
    4a48:	10000bf1 	.word	0x10000bf1
    4a4c:	2009c038 	.word	0x2009c038

00004a50 <cs_threshold_calc_and_set>:

static void cs_threshold_calc_and_set(void)
{
    4a50:	b580      	push	{r7, lr}
    4a52:	b082      	sub	sp, #8
    4a54:	af00      	add	r7, sp, #0

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    4a56:	4b17      	ldr	r3, [pc, #92]	; (4ab4 <cs_threshold_calc_and_set+0x64>)
    4a58:	781b      	ldrb	r3, [r3, #0]
    4a5a:	2b00      	cmp	r3, #0
    4a5c:	d01d      	beq.n	4a9a <cs_threshold_calc_and_set+0x4a>
    4a5e:	4b16      	ldr	r3, [pc, #88]	; (4ab8 <cs_threshold_calc_and_set+0x68>)
    4a60:	781b      	ldrb	r3, [r3, #0]
    4a62:	b25b      	sxtb	r3, r3
    4a64:	2b00      	cmp	r3, #0
    4a66:	dd18      	ble.n	4a9a <cs_threshold_calc_and_set+0x4a>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
    4a68:	4b14      	ldr	r3, [pc, #80]	; (4abc <cs_threshold_calc_and_set+0x6c>)
    4a6a:	881b      	ldrh	r3, [r3, #0]
    4a6c:	b29b      	uxth	r3, r3
    4a6e:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    4a72:	4a13      	ldr	r2, [pc, #76]	; (4ac0 <cs_threshold_calc_and_set+0x70>)
    4a74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    4a78:	b21b      	sxth	r3, r3
    4a7a:	3380      	adds	r3, #128	; 0x80
    4a7c:	2b00      	cmp	r3, #0
    4a7e:	da00      	bge.n	4a82 <cs_threshold_calc_and_set+0x32>
    4a80:	33ff      	adds	r3, #255	; 0xff
    4a82:	121b      	asrs	r3, r3, #8
    4a84:	71bb      	strb	r3, [r7, #6]
		level = rssi - 54 + cs_threshold_req;
    4a86:	79ba      	ldrb	r2, [r7, #6]
    4a88:	4b0b      	ldr	r3, [pc, #44]	; (4ab8 <cs_threshold_calc_and_set+0x68>)
    4a8a:	781b      	ldrb	r3, [r3, #0]
    4a8c:	b2db      	uxtb	r3, r3
    4a8e:	4413      	add	r3, r2
    4a90:	b2db      	uxtb	r3, r3
    4a92:	3b36      	subs	r3, #54	; 0x36
    4a94:	b2db      	uxtb	r3, r3
    4a96:	71fb      	strb	r3, [r7, #7]

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    4a98:	e002      	b.n	4aa0 <cs_threshold_calc_and_set+0x50>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
		level = rssi - 54 + cs_threshold_req;
	}
	else {
		level = cs_threshold_req;
    4a9a:	4b07      	ldr	r3, [pc, #28]	; (4ab8 <cs_threshold_calc_and_set+0x68>)
    4a9c:	781b      	ldrb	r3, [r3, #0]
    4a9e:	71fb      	strb	r3, [r7, #7]
	}
	cs_threshold_set(level, CS_SAMPLES_4);
    4aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4aa4:	4618      	mov	r0, r3
    4aa6:	2103      	movs	r1, #3
    4aa8:	f7ff fcc8 	bl	443c <cs_threshold_set>
}
    4aac:	3708      	adds	r7, #8
    4aae:	46bd      	mov	sp, r7
    4ab0:	bd80      	pop	{r7, pc}
    4ab2:	bf00      	nop
    4ab4:	1000097c 	.word	0x1000097c
    4ab8:	1000044c 	.word	0x1000044c
    4abc:	1000049c 	.word	0x1000049c
    4ac0:	100009a0 	.word	0x100009a0

00004ac4 <cs_trigger_enable>:
/* CS comes from CC2400 GIO6, which is LPC P2.2, active low. GPIO
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
static void cs_trigger_enable(void)
{
    4ac4:	b480      	push	{r7}
    4ac6:	af00      	add	r7, sp, #0
	cs_trigger = 0;
    4ac8:	4b09      	ldr	r3, [pc, #36]	; (4af0 <cs_trigger_enable+0x2c>)
    4aca:	2200      	movs	r2, #0
    4acc:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    4ace:	4b09      	ldr	r3, [pc, #36]	; (4af4 <cs_trigger_enable+0x30>)
    4ad0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4ad4:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    4ad6:	4b08      	ldr	r3, [pc, #32]	; (4af8 <cs_trigger_enable+0x34>)
    4ad8:	2204      	movs	r2, #4
    4ada:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    4adc:	4a07      	ldr	r2, [pc, #28]	; (4afc <cs_trigger_enable+0x38>)
    4ade:	4b07      	ldr	r3, [pc, #28]	; (4afc <cs_trigger_enable+0x38>)
    4ae0:	681b      	ldr	r3, [r3, #0]
    4ae2:	f043 0304 	orr.w	r3, r3, #4
    4ae6:	6013      	str	r3, [r2, #0]
}
    4ae8:	46bd      	mov	sp, r7
    4aea:	f85d 7b04 	ldr.w	r7, [sp], #4
    4aee:	4770      	bx	lr
    4af0:	100010cc 	.word	0x100010cc
    4af4:	e000e100 	.word	0xe000e100
    4af8:	400280ac 	.word	0x400280ac
    4afc:	400280b4 	.word	0x400280b4

00004b00 <cs_trigger_disable>:

static void cs_trigger_disable(void)
{
    4b00:	b480      	push	{r7}
    4b02:	af00      	add	r7, sp, #0
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    4b04:	4a09      	ldr	r2, [pc, #36]	; (4b2c <cs_trigger_disable+0x2c>)
    4b06:	4b09      	ldr	r3, [pc, #36]	; (4b2c <cs_trigger_disable+0x2c>)
    4b08:	681b      	ldr	r3, [r3, #0]
    4b0a:	f023 0304 	bic.w	r3, r3, #4
    4b0e:	6013      	str	r3, [r2, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    4b10:	4b07      	ldr	r3, [pc, #28]	; (4b30 <cs_trigger_disable+0x30>)
    4b12:	2204      	movs	r2, #4
    4b14:	601a      	str	r2, [r3, #0]
	ICER0 = ICER0_ICE_EINT3;
    4b16:	4b07      	ldr	r3, [pc, #28]	; (4b34 <cs_trigger_disable+0x34>)
    4b18:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4b1c:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    4b1e:	4b06      	ldr	r3, [pc, #24]	; (4b38 <cs_trigger_disable+0x38>)
    4b20:	2200      	movs	r2, #0
    4b22:	701a      	strb	r2, [r3, #0]
}
    4b24:	46bd      	mov	sp, r7
    4b26:	f85d 7b04 	ldr.w	r7, [sp], #4
    4b2a:	4770      	bx	lr
    4b2c:	400280b4 	.word	0x400280b4
    4b30:	400280ac 	.word	0x400280ac
    4b34:	e000e180 	.word	0xe000e180
    4b38:	100010cc 	.word	0x100010cc

00004b3c <vendor_request_handler>:

static int vendor_request_handler(u8 request, u16 *request_params, u8 *data, int *data_len)
{
    4b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b40:	b095      	sub	sp, #84	; 0x54
    4b42:	af00      	add	r7, sp, #0
    4b44:	60b9      	str	r1, [r7, #8]
    4b46:	607a      	str	r2, [r7, #4]
    4b48:	603b      	str	r3, [r7, #0]
    4b4a:	4603      	mov	r3, r0
    4b4c:	73fb      	strb	r3, [r7, #15]
	u64 ac_copy;
	int i; // loop counter
	u32 clock;
	int clock_offset;
	u8 length; // string length
	usb_pkt_rx *p = NULL;
    4b4e:	2300      	movs	r3, #0
    4b50:	647b      	str	r3, [r7, #68]	; 0x44
	u16 reg_val;

	switch (request) {
    4b52:	7bfb      	ldrb	r3, [r7, #15]
    4b54:	2b3e      	cmp	r3, #62	; 0x3e
    4b56:	f200 8563 	bhi.w	5620 <vendor_request_handler+0xae4>
    4b5a:	a201      	add	r2, pc, #4	; (adr r2, 4b60 <vendor_request_handler+0x24>)
    4b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4b60:	00004c5d 	.word	0x00004c5d
    4b64:	00004c67 	.word	0x00004c67
    4b68:	00005621 	.word	0x00005621
    4b6c:	00004c97 	.word	0x00004c97
    4b70:	00004cb9 	.word	0x00004cb9
    4b74:	00004cd5 	.word	0x00004cd5
    4b78:	00004cf7 	.word	0x00004cf7
    4b7c:	00004d13 	.word	0x00004d13
    4b80:	00004d35 	.word	0x00004d35
    4b84:	00004d55 	.word	0x00004d55
    4b88:	00004d77 	.word	0x00004d77
    4b8c:	00005017 	.word	0x00005017
    4b90:	0000503d 	.word	0x0000503d
    4b94:	00004ded 	.word	0x00004ded
    4b98:	00004df7 	.word	0x00004df7
    4b9c:	00004d97 	.word	0x00004d97
    4ba0:	00004ed5 	.word	0x00004ed5
    4ba4:	00004ef5 	.word	0x00004ef5
    4ba8:	00004f29 	.word	0x00004f29
    4bac:	00004f49 	.word	0x00004f49
    4bb0:	00004f65 	.word	0x00004f65
    4bb4:	00004ff1 	.word	0x00004ff1
    4bb8:	00004ff9 	.word	0x00004ff9
    4bbc:	0000500b 	.word	0x0000500b
    4bc0:	000050c7 	.word	0x000050c7
    4bc4:	000050e5 	.word	0x000050e5
    4bc8:	00005621 	.word	0x00005621
    4bcc:	000050f1 	.word	0x000050f1
    4bd0:	00004f6d 	.word	0x00004f6d
    4bd4:	00004f89 	.word	0x00004f89
    4bd8:	00004fb1 	.word	0x00004fb1
    4bdc:	00004fa9 	.word	0x00004fa9
    4be0:	00004fb9 	.word	0x00004fb9
    4be4:	000051b5 	.word	0x000051b5
    4be8:	0000514d 	.word	0x0000514d
    4bec:	00005229 	.word	0x00005229
    4bf0:	00005237 	.word	0x00005237
    4bf4:	00005247 	.word	0x00005247
    4bf8:	00005259 	.word	0x00005259
    4bfc:	00005325 	.word	0x00005325
    4c00:	0000536b 	.word	0x0000536b
    4c04:	000053f9 	.word	0x000053f9
    4c08:	0000542d 	.word	0x0000542d
    4c0c:	0000544f 	.word	0x0000544f
    4c10:	000054a7 	.word	0x000054a7
    4c14:	00005625 	.word	0x00005625
    4c18:	000054d9 	.word	0x000054d9
    4c1c:	000054ef 	.word	0x000054ef
    4c20:	0000550b 	.word	0x0000550b
    4c24:	00005521 	.word	0x00005521
    4c28:	0000554d 	.word	0x0000554d
    4c2c:	0000539d 	.word	0x0000539d
    4c30:	000053cf 	.word	0x000053cf
    4c34:	00005569 	.word	0x00005569
    4c38:	000055ad 	.word	0x000055ad
    4c3c:	000051f7 	.word	0x000051f7
    4c40:	000055bf 	.word	0x000055bf
    4c44:	00005621 	.word	0x00005621
    4c48:	00005597 	.word	0x00005597
    4c4c:	00005603 	.word	0x00005603
    4c50:	0000560f 	.word	0x0000560f
    4c54:	00004c77 	.word	0x00004c77
    4c58:	00004c87 	.word	0x00004c87

	case UBERTOOTH_PING:
		*data_len = 0;
    4c5c:	683b      	ldr	r3, [r7, #0]
    4c5e:	2200      	movs	r2, #0
    4c60:	601a      	str	r2, [r3, #0]
		break;
    4c62:	f000 bce0 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    4c66:	4ba7      	ldr	r3, [pc, #668]	; (4f04 <vendor_request_handler+0x3c8>)
    4c68:	2201      	movs	r2, #1
    4c6a:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4c6c:	683b      	ldr	r3, [r7, #0]
    4c6e:	2200      	movs	r2, #0
    4c70:	601a      	str	r2, [r3, #0]
		break;
    4c72:	f000 bcd8 	b.w	5626 <vendor_request_handler+0xaea>
	
	case UBERTOOTH_RX_FREQ:
		requested_mode = MODE_RX_FREQ;
    4c76:	4ba3      	ldr	r3, [pc, #652]	; (4f04 <vendor_request_handler+0x3c8>)
    4c78:	220e      	movs	r2, #14
    4c7a:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4c7c:	683b      	ldr	r3, [r7, #0]
    4c7e:	2200      	movs	r2, #0
    4c80:	601a      	str	r2, [r3, #0]
		break;
    4c82:	f000 bcd0 	b.w	5626 <vendor_request_handler+0xaea>
	
	case UBERTOOTH_RX_PROPOSED:
		requested_mode = MODE_RX_PROPOSED;
    4c86:	4b9f      	ldr	r3, [pc, #636]	; (4f04 <vendor_request_handler+0x3c8>)
    4c88:	220f      	movs	r2, #15
    4c8a:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4c8c:	683b      	ldr	r3, [r7, #0]
    4c8e:	2200      	movs	r2, #0
    4c90:	601a      	str	r2, [r3, #0]
		break;
    4c92:	f000 bcc8 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    4c96:	4b9c      	ldr	r3, [pc, #624]	; (4f08 <vendor_request_handler+0x3cc>)
    4c98:	681b      	ldr	r3, [r3, #0]
    4c9a:	f003 0302 	and.w	r3, r3, #2
    4c9e:	2b00      	cmp	r3, #0
    4ca0:	bf14      	ite	ne
    4ca2:	2301      	movne	r3, #1
    4ca4:	2300      	moveq	r3, #0
    4ca6:	b2db      	uxtb	r3, r3
    4ca8:	461a      	mov	r2, r3
    4caa:	687b      	ldr	r3, [r7, #4]
    4cac:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4cae:	683b      	ldr	r3, [r7, #0]
    4cb0:	2201      	movs	r2, #1
    4cb2:	601a      	str	r2, [r3, #0]
		break;
    4cb4:	f000 bcb7 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    4cb8:	68bb      	ldr	r3, [r7, #8]
    4cba:	881b      	ldrh	r3, [r3, #0]
    4cbc:	2b00      	cmp	r3, #0
    4cbe:	d004      	beq.n	4cca <vendor_request_handler+0x18e>
			USRLED_SET;
    4cc0:	4b92      	ldr	r3, [pc, #584]	; (4f0c <vendor_request_handler+0x3d0>)
    4cc2:	2202      	movs	r2, #2
    4cc4:	601a      	str	r2, [r3, #0]
		else
			USRLED_CLR;
		break;
    4cc6:	f000 bcae 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
			USRLED_SET;
		else
			USRLED_CLR;
    4cca:	4b91      	ldr	r3, [pc, #580]	; (4f10 <vendor_request_handler+0x3d4>)
    4ccc:	2202      	movs	r2, #2
    4cce:	601a      	str	r2, [r3, #0]
		break;
    4cd0:	f000 bca9 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    4cd4:	4b8c      	ldr	r3, [pc, #560]	; (4f08 <vendor_request_handler+0x3cc>)
    4cd6:	681b      	ldr	r3, [r3, #0]
    4cd8:	f003 0310 	and.w	r3, r3, #16
    4cdc:	2b00      	cmp	r3, #0
    4cde:	bf14      	ite	ne
    4ce0:	2301      	movne	r3, #1
    4ce2:	2300      	moveq	r3, #0
    4ce4:	b2db      	uxtb	r3, r3
    4ce6:	461a      	mov	r2, r3
    4ce8:	687b      	ldr	r3, [r7, #4]
    4cea:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4cec:	683b      	ldr	r3, [r7, #0]
    4cee:	2201      	movs	r2, #1
    4cf0:	601a      	str	r2, [r3, #0]
		break;
    4cf2:	f000 bc98 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    4cf6:	68bb      	ldr	r3, [r7, #8]
    4cf8:	881b      	ldrh	r3, [r3, #0]
    4cfa:	2b00      	cmp	r3, #0
    4cfc:	d004      	beq.n	4d08 <vendor_request_handler+0x1cc>
			RXLED_SET;
    4cfe:	4b83      	ldr	r3, [pc, #524]	; (4f0c <vendor_request_handler+0x3d0>)
    4d00:	2210      	movs	r2, #16
    4d02:	601a      	str	r2, [r3, #0]
		else
			RXLED_CLR;
		break;
    4d04:	f000 bc8f 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
			RXLED_SET;
		else
			RXLED_CLR;
    4d08:	4b81      	ldr	r3, [pc, #516]	; (4f10 <vendor_request_handler+0x3d4>)
    4d0a:	2210      	movs	r2, #16
    4d0c:	601a      	str	r2, [r3, #0]
		break;
    4d0e:	f000 bc8a 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    4d12:	4b7d      	ldr	r3, [pc, #500]	; (4f08 <vendor_request_handler+0x3cc>)
    4d14:	681b      	ldr	r3, [r3, #0]
    4d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4d1a:	2b00      	cmp	r3, #0
    4d1c:	bf14      	ite	ne
    4d1e:	2301      	movne	r3, #1
    4d20:	2300      	moveq	r3, #0
    4d22:	b2db      	uxtb	r3, r3
    4d24:	461a      	mov	r2, r3
    4d26:	687b      	ldr	r3, [r7, #4]
    4d28:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4d2a:	683b      	ldr	r3, [r7, #0]
    4d2c:	2201      	movs	r2, #1
    4d2e:	601a      	str	r2, [r3, #0]
		break;
    4d30:	f000 bc79 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    4d34:	68bb      	ldr	r3, [r7, #8]
    4d36:	881b      	ldrh	r3, [r3, #0]
    4d38:	2b00      	cmp	r3, #0
    4d3a:	d005      	beq.n	4d48 <vendor_request_handler+0x20c>
			TXLED_SET;
    4d3c:	4b73      	ldr	r3, [pc, #460]	; (4f0c <vendor_request_handler+0x3d0>)
    4d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
    4d42:	601a      	str	r2, [r3, #0]
		else
			TXLED_CLR;
		break;
    4d44:	f000 bc6f 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    4d48:	4b71      	ldr	r3, [pc, #452]	; (4f10 <vendor_request_handler+0x3d4>)
    4d4a:	f44f 7280 	mov.w	r2, #256	; 0x100
    4d4e:	601a      	str	r2, [r3, #0]
		break;
    4d50:	f000 bc69 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    4d54:	4b6c      	ldr	r3, [pc, #432]	; (4f08 <vendor_request_handler+0x3cc>)
    4d56:	681b      	ldr	r3, [r3, #0]
    4d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4d5c:	2b00      	cmp	r3, #0
    4d5e:	bf14      	ite	ne
    4d60:	2301      	movne	r3, #1
    4d62:	2300      	moveq	r3, #0
    4d64:	b2db      	uxtb	r3, r3
    4d66:	461a      	mov	r2, r3
    4d68:	687b      	ldr	r3, [r7, #4]
    4d6a:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4d6c:	683b      	ldr	r3, [r7, #0]
    4d6e:	2201      	movs	r2, #1
    4d70:	601a      	str	r2, [r3, #0]
		break;
    4d72:	f000 bc58 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    4d76:	68bb      	ldr	r3, [r7, #8]
    4d78:	881b      	ldrh	r3, [r3, #0]
    4d7a:	2b00      	cmp	r3, #0
    4d7c:	d005      	beq.n	4d8a <vendor_request_handler+0x24e>
			CC1V8_SET;
    4d7e:	4b63      	ldr	r3, [pc, #396]	; (4f0c <vendor_request_handler+0x3d0>)
    4d80:	f44f 7200 	mov.w	r2, #512	; 0x200
    4d84:	601a      	str	r2, [r3, #0]
		else
			CC1V8_CLR;
		break;
    4d86:	f000 bc4e 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
		else
			CC1V8_CLR;
    4d8a:	4b61      	ldr	r3, [pc, #388]	; (4f10 <vendor_request_handler+0x3d4>)
    4d8c:	f44f 7200 	mov.w	r2, #512	; 0x200
    4d90:	601a      	str	r2, [r3, #0]
		break;
    4d92:	f000 bc48 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_PARTNUM:
		command[0] = 54; /* read part number */
    4d96:	2336      	movs	r3, #54	; 0x36
    4d98:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4d9a:	4b5e      	ldr	r3, [pc, #376]	; (4f14 <vendor_request_handler+0x3d8>)
    4d9c:	681b      	ldr	r3, [r3, #0]
    4d9e:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4da2:	f107 0210 	add.w	r2, r7, #16
    4da6:	4608      	mov	r0, r1
    4da8:	4611      	mov	r1, r2
    4daa:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4dac:	693b      	ldr	r3, [r7, #16]
    4dae:	b2da      	uxtb	r2, r3
    4db0:	687b      	ldr	r3, [r7, #4]
    4db2:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4db4:	687b      	ldr	r3, [r7, #4]
    4db6:	3301      	adds	r3, #1
    4db8:	697a      	ldr	r2, [r7, #20]
    4dba:	b2d2      	uxtb	r2, r2
    4dbc:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4dbe:	687b      	ldr	r3, [r7, #4]
    4dc0:	3302      	adds	r3, #2
    4dc2:	697a      	ldr	r2, [r7, #20]
    4dc4:	0a12      	lsrs	r2, r2, #8
    4dc6:	b2d2      	uxtb	r2, r2
    4dc8:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4dca:	687b      	ldr	r3, [r7, #4]
    4dcc:	3303      	adds	r3, #3
    4dce:	697a      	ldr	r2, [r7, #20]
    4dd0:	0c12      	lsrs	r2, r2, #16
    4dd2:	b2d2      	uxtb	r2, r2
    4dd4:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4dd6:	687b      	ldr	r3, [r7, #4]
    4dd8:	3304      	adds	r3, #4
    4dda:	697a      	ldr	r2, [r7, #20]
    4ddc:	0e12      	lsrs	r2, r2, #24
    4dde:	b2d2      	uxtb	r2, r2
    4de0:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4de2:	683b      	ldr	r3, [r7, #0]
    4de4:	2205      	movs	r2, #5
    4de6:	601a      	str	r2, [r3, #0]
		break;
    4de8:	f000 bc1d 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
    4dec:	4b45      	ldr	r3, [pc, #276]	; (4f04 <vendor_request_handler+0x3c8>)
    4dee:	220b      	movs	r2, #11
    4df0:	701a      	strb	r2, [r3, #0]
		break;
    4df2:	f000 bc18 	b.w	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_SERIAL:
		command[0] = 58; /* read device serial number */
    4df6:	233a      	movs	r3, #58	; 0x3a
    4df8:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4dfa:	4b46      	ldr	r3, [pc, #280]	; (4f14 <vendor_request_handler+0x3d8>)
    4dfc:	681b      	ldr	r3, [r3, #0]
    4dfe:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4e02:	f107 0210 	add.w	r2, r7, #16
    4e06:	4608      	mov	r0, r1
    4e08:	4611      	mov	r1, r2
    4e0a:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4e0c:	693b      	ldr	r3, [r7, #16]
    4e0e:	b2da      	uxtb	r2, r3
    4e10:	687b      	ldr	r3, [r7, #4]
    4e12:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4e14:	687b      	ldr	r3, [r7, #4]
    4e16:	3301      	adds	r3, #1
    4e18:	697a      	ldr	r2, [r7, #20]
    4e1a:	b2d2      	uxtb	r2, r2
    4e1c:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4e1e:	687b      	ldr	r3, [r7, #4]
    4e20:	3302      	adds	r3, #2
    4e22:	697a      	ldr	r2, [r7, #20]
    4e24:	0a12      	lsrs	r2, r2, #8
    4e26:	b2d2      	uxtb	r2, r2
    4e28:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4e2a:	687b      	ldr	r3, [r7, #4]
    4e2c:	3303      	adds	r3, #3
    4e2e:	697a      	ldr	r2, [r7, #20]
    4e30:	0c12      	lsrs	r2, r2, #16
    4e32:	b2d2      	uxtb	r2, r2
    4e34:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4e36:	687b      	ldr	r3, [r7, #4]
    4e38:	3304      	adds	r3, #4
    4e3a:	697a      	ldr	r2, [r7, #20]
    4e3c:	0e12      	lsrs	r2, r2, #24
    4e3e:	b2d2      	uxtb	r2, r2
    4e40:	701a      	strb	r2, [r3, #0]
		data[5] = result[2] & 0xFF;
    4e42:	687b      	ldr	r3, [r7, #4]
    4e44:	3305      	adds	r3, #5
    4e46:	69ba      	ldr	r2, [r7, #24]
    4e48:	b2d2      	uxtb	r2, r2
    4e4a:	701a      	strb	r2, [r3, #0]
		data[6] = (result[2] >> 8) & 0xFF;
    4e4c:	687b      	ldr	r3, [r7, #4]
    4e4e:	3306      	adds	r3, #6
    4e50:	69ba      	ldr	r2, [r7, #24]
    4e52:	0a12      	lsrs	r2, r2, #8
    4e54:	b2d2      	uxtb	r2, r2
    4e56:	701a      	strb	r2, [r3, #0]
		data[7] = (result[2] >> 16) & 0xFF;
    4e58:	687b      	ldr	r3, [r7, #4]
    4e5a:	3307      	adds	r3, #7
    4e5c:	69ba      	ldr	r2, [r7, #24]
    4e5e:	0c12      	lsrs	r2, r2, #16
    4e60:	b2d2      	uxtb	r2, r2
    4e62:	701a      	strb	r2, [r3, #0]
		data[8] = (result[2] >> 24) & 0xFF;
    4e64:	687b      	ldr	r3, [r7, #4]
    4e66:	3308      	adds	r3, #8
    4e68:	69ba      	ldr	r2, [r7, #24]
    4e6a:	0e12      	lsrs	r2, r2, #24
    4e6c:	b2d2      	uxtb	r2, r2
    4e6e:	701a      	strb	r2, [r3, #0]
		data[9] = result[3] & 0xFF;
    4e70:	687b      	ldr	r3, [r7, #4]
    4e72:	3309      	adds	r3, #9
    4e74:	69fa      	ldr	r2, [r7, #28]
    4e76:	b2d2      	uxtb	r2, r2
    4e78:	701a      	strb	r2, [r3, #0]
		data[10] = (result[3] >> 8) & 0xFF;
    4e7a:	687b      	ldr	r3, [r7, #4]
    4e7c:	330a      	adds	r3, #10
    4e7e:	69fa      	ldr	r2, [r7, #28]
    4e80:	0a12      	lsrs	r2, r2, #8
    4e82:	b2d2      	uxtb	r2, r2
    4e84:	701a      	strb	r2, [r3, #0]
		data[11] = (result[3] >> 16) & 0xFF;
    4e86:	687b      	ldr	r3, [r7, #4]
    4e88:	330b      	adds	r3, #11
    4e8a:	69fa      	ldr	r2, [r7, #28]
    4e8c:	0c12      	lsrs	r2, r2, #16
    4e8e:	b2d2      	uxtb	r2, r2
    4e90:	701a      	strb	r2, [r3, #0]
		data[12] = (result[3] >> 24) & 0xFF;
    4e92:	687b      	ldr	r3, [r7, #4]
    4e94:	330c      	adds	r3, #12
    4e96:	69fa      	ldr	r2, [r7, #28]
    4e98:	0e12      	lsrs	r2, r2, #24
    4e9a:	b2d2      	uxtb	r2, r2
    4e9c:	701a      	strb	r2, [r3, #0]
		data[13] = result[4] & 0xFF;
    4e9e:	687b      	ldr	r3, [r7, #4]
    4ea0:	330d      	adds	r3, #13
    4ea2:	6a3a      	ldr	r2, [r7, #32]
    4ea4:	b2d2      	uxtb	r2, r2
    4ea6:	701a      	strb	r2, [r3, #0]
		data[14] = (result[4] >> 8) & 0xFF;
    4ea8:	687b      	ldr	r3, [r7, #4]
    4eaa:	330e      	adds	r3, #14
    4eac:	6a3a      	ldr	r2, [r7, #32]
    4eae:	0a12      	lsrs	r2, r2, #8
    4eb0:	b2d2      	uxtb	r2, r2
    4eb2:	701a      	strb	r2, [r3, #0]
		data[15] = (result[4] >> 16) & 0xFF;
    4eb4:	687b      	ldr	r3, [r7, #4]
    4eb6:	330f      	adds	r3, #15
    4eb8:	6a3a      	ldr	r2, [r7, #32]
    4eba:	0c12      	lsrs	r2, r2, #16
    4ebc:	b2d2      	uxtb	r2, r2
    4ebe:	701a      	strb	r2, [r3, #0]
		data[16] = (result[4] >> 24) & 0xFF;
    4ec0:	687b      	ldr	r3, [r7, #4]
    4ec2:	3310      	adds	r3, #16
    4ec4:	6a3a      	ldr	r2, [r7, #32]
    4ec6:	0e12      	lsrs	r2, r2, #24
    4ec8:	b2d2      	uxtb	r2, r2
    4eca:	701a      	strb	r2, [r3, #0]
		*data_len = 17;
    4ecc:	683b      	ldr	r3, [r7, #0]
    4ece:	2211      	movs	r2, #17
    4ed0:	601a      	str	r2, [r3, #0]
		break;
    4ed2:	e3a8      	b.n	5626 <vendor_request_handler+0xaea>

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    4ed4:	4b10      	ldr	r3, [pc, #64]	; (4f18 <vendor_request_handler+0x3dc>)
    4ed6:	681b      	ldr	r3, [r3, #0]
    4ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
    4edc:	2b00      	cmp	r3, #0
    4ede:	bf14      	ite	ne
    4ee0:	2301      	movne	r3, #1
    4ee2:	2300      	moveq	r3, #0
    4ee4:	b2db      	uxtb	r3, r3
    4ee6:	461a      	mov	r2, r3
    4ee8:	687b      	ldr	r3, [r7, #4]
    4eea:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4eec:	683b      	ldr	r3, [r7, #0]
    4eee:	2201      	movs	r2, #1
    4ef0:	601a      	str	r2, [r3, #0]
		break;
    4ef2:	e398      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4ef4:	68bb      	ldr	r3, [r7, #8]
    4ef6:	881b      	ldrh	r3, [r3, #0]
    4ef8:	2b00      	cmp	r3, #0
    4efa:	d011      	beq.n	4f20 <vendor_request_handler+0x3e4>
			PAEN_SET;
    4efc:	4b07      	ldr	r3, [pc, #28]	; (4f1c <vendor_request_handler+0x3e0>)
    4efe:	2280      	movs	r2, #128	; 0x80
    4f00:	601a      	str	r2, [r3, #0]
		else
			PAEN_CLR;
		break;
    4f02:	e390      	b.n	5626 <vendor_request_handler+0xaea>
    4f04:	10000a3f 	.word	0x10000a3f
    4f08:	2009c034 	.word	0x2009c034
    4f0c:	2009c038 	.word	0x2009c038
    4f10:	2009c03c 	.word	0x2009c03c
    4f14:	10000448 	.word	0x10000448
    4f18:	2009c054 	.word	0x2009c054
    4f1c:	2009c058 	.word	0x2009c058

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
			PAEN_SET;
		else
			PAEN_CLR;
    4f20:	4b94      	ldr	r3, [pc, #592]	; (5174 <vendor_request_handler+0x638>)
    4f22:	2280      	movs	r2, #128	; 0x80
    4f24:	601a      	str	r2, [r3, #0]
		break;
    4f26:	e37e      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4f28:	4b93      	ldr	r3, [pc, #588]	; (5178 <vendor_request_handler+0x63c>)
    4f2a:	681b      	ldr	r3, [r3, #0]
    4f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4f30:	2b00      	cmp	r3, #0
    4f32:	bf14      	ite	ne
    4f34:	2301      	movne	r3, #1
    4f36:	2300      	moveq	r3, #0
    4f38:	b2db      	uxtb	r3, r3
    4f3a:	461a      	mov	r2, r3
    4f3c:	687b      	ldr	r3, [r7, #4]
    4f3e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f40:	683b      	ldr	r3, [r7, #0]
    4f42:	2201      	movs	r2, #1
    4f44:	601a      	str	r2, [r3, #0]
		break;
    4f46:	e36e      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4f48:	68bb      	ldr	r3, [r7, #8]
    4f4a:	881b      	ldrh	r3, [r3, #0]
    4f4c:	2b00      	cmp	r3, #0
    4f4e:	d004      	beq.n	4f5a <vendor_request_handler+0x41e>
			HGM_SET;
    4f50:	4b8a      	ldr	r3, [pc, #552]	; (517c <vendor_request_handler+0x640>)
    4f52:	f44f 7280 	mov.w	r2, #256	; 0x100
    4f56:	601a      	str	r2, [r3, #0]
		else
			HGM_CLR;
		break;
    4f58:	e365      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
			HGM_SET;
		else
			HGM_CLR;
    4f5a:	4b86      	ldr	r3, [pc, #536]	; (5174 <vendor_request_handler+0x638>)
    4f5c:	f44f 7280 	mov.w	r2, #256	; 0x100
    4f60:	601a      	str	r2, [r3, #0]
		break;
    4f62:	e360      	b.n	5626 <vendor_request_handler+0xaea>
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4f64:	4b86      	ldr	r3, [pc, #536]	; (5180 <vendor_request_handler+0x644>)
    4f66:	2203      	movs	r2, #3
    4f68:	701a      	strb	r2, [r3, #0]
		break;
    4f6a:	e35c      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4f6c:	2005      	movs	r0, #5
    4f6e:	f005 fcf1 	bl	a954 <cc2400_get>
    4f72:	4603      	mov	r3, r0
    4f74:	b2db      	uxtb	r3, r3
    4f76:	f003 0307 	and.w	r3, r3, #7
    4f7a:	b2da      	uxtb	r2, r3
    4f7c:	687b      	ldr	r3, [r7, #4]
    4f7e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f80:	683b      	ldr	r3, [r7, #0]
    4f82:	2201      	movs	r2, #1
    4f84:	601a      	str	r2, [r3, #0]
		break;
    4f86:	e34e      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4f88:	68bb      	ldr	r3, [r7, #8]
    4f8a:	881b      	ldrh	r3, [r3, #0]
    4f8c:	2b07      	cmp	r3, #7
    4f8e:	d809      	bhi.n	4fa4 <vendor_request_handler+0x468>
			cc2400_set(FREND, 8 | request_params[0]);
    4f90:	68bb      	ldr	r3, [r7, #8]
    4f92:	881b      	ldrh	r3, [r3, #0]
    4f94:	f043 0308 	orr.w	r3, r3, #8
    4f98:	b29b      	uxth	r3, r3
    4f9a:	2005      	movs	r0, #5
    4f9c:	4619      	mov	r1, r3
    4f9e:	f005 fcef 	bl	a980 <cc2400_set>
		} else {
			return 0;
		}
		break;
    4fa2:	e340      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4fa4:	2300      	movs	r3, #0
    4fa6:	e33f      	b.n	5628 <vendor_request_handler+0xaec>
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4fa8:	4b75      	ldr	r3, [pc, #468]	; (5180 <vendor_request_handler+0x644>)
    4faa:	2205      	movs	r2, #5
    4fac:	701a      	strb	r2, [r3, #0]
		break;
    4fae:	e33a      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4fb0:	4b73      	ldr	r3, [pc, #460]	; (5180 <vendor_request_handler+0x644>)
    4fb2:	2206      	movs	r2, #6
    4fb4:	701a      	strb	r2, [r3, #0]
		break;
    4fb6:	e336      	b.n	5626 <vendor_request_handler+0xaea>
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4fb8:	4b72      	ldr	r3, [pc, #456]	; (5184 <vendor_request_handler+0x648>)
    4fba:	781a      	ldrb	r2, [r3, #0]
    4fbc:	687b      	ldr	r3, [r7, #4]
    4fbe:	701a      	strb	r2, [r3, #0]
		data[1] = rr.request_pa;
    4fc0:	687b      	ldr	r3, [r7, #4]
    4fc2:	3301      	adds	r3, #1
    4fc4:	4a6f      	ldr	r2, [pc, #444]	; (5184 <vendor_request_handler+0x648>)
    4fc6:	7852      	ldrb	r2, [r2, #1]
    4fc8:	701a      	strb	r2, [r3, #0]
		data[2] = rr.request_num;
    4fca:	687b      	ldr	r3, [r7, #4]
    4fcc:	3302      	adds	r3, #2
    4fce:	4a6d      	ldr	r2, [pc, #436]	; (5184 <vendor_request_handler+0x648>)
    4fd0:	7892      	ldrb	r2, [r2, #2]
    4fd2:	701a      	strb	r2, [r3, #0]
		data[3] = rr.reply_pa;
    4fd4:	687b      	ldr	r3, [r7, #4]
    4fd6:	3303      	adds	r3, #3
    4fd8:	4a6a      	ldr	r2, [pc, #424]	; (5184 <vendor_request_handler+0x648>)
    4fda:	78d2      	ldrb	r2, [r2, #3]
    4fdc:	701a      	strb	r2, [r3, #0]
		data[4] = rr.reply_num;
    4fde:	687b      	ldr	r3, [r7, #4]
    4fe0:	3304      	adds	r3, #4
    4fe2:	4a68      	ldr	r2, [pc, #416]	; (5184 <vendor_request_handler+0x648>)
    4fe4:	7912      	ldrb	r2, [r2, #4]
    4fe6:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4fe8:	683b      	ldr	r3, [r7, #0]
    4fea:	2205      	movs	r2, #5
    4fec:	601a      	str	r2, [r3, #0]
		break;
    4fee:	e31a      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4ff0:	4b63      	ldr	r3, [pc, #396]	; (5180 <vendor_request_handler+0x644>)
    4ff2:	2200      	movs	r2, #0
    4ff4:	701a      	strb	r2, [r3, #0]
		break;
    4ff6:	e316      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4ff8:	4b63      	ldr	r3, [pc, #396]	; (5188 <vendor_request_handler+0x64c>)
    4ffa:	781b      	ldrb	r3, [r3, #0]
    4ffc:	b2da      	uxtb	r2, r3
    4ffe:	687b      	ldr	r3, [r7, #4]
    5000:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    5002:	683b      	ldr	r3, [r7, #0]
    5004:	2201      	movs	r2, #1
    5006:	601a      	str	r2, [r3, #0]
		break;
    5008:	e30d      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    500a:	68bb      	ldr	r3, [r7, #8]
    500c:	881b      	ldrh	r3, [r3, #0]
    500e:	b2da      	uxtb	r2, r3
    5010:	4b5d      	ldr	r3, [pc, #372]	; (5188 <vendor_request_handler+0x64c>)
    5012:	701a      	strb	r2, [r3, #0]
		break;
    5014:	e307      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    5016:	4b5d      	ldr	r3, [pc, #372]	; (518c <vendor_request_handler+0x650>)
    5018:	881b      	ldrh	r3, [r3, #0]
    501a:	b29b      	uxth	r3, r3
    501c:	b2da      	uxtb	r2, r3
    501e:	687b      	ldr	r3, [r7, #4]
    5020:	701a      	strb	r2, [r3, #0]
		data[1] = (channel >> 8) & 0xFF;
    5022:	687b      	ldr	r3, [r7, #4]
    5024:	3301      	adds	r3, #1
    5026:	4a59      	ldr	r2, [pc, #356]	; (518c <vendor_request_handler+0x650>)
    5028:	8812      	ldrh	r2, [r2, #0]
    502a:	b292      	uxth	r2, r2
    502c:	0a12      	lsrs	r2, r2, #8
    502e:	b292      	uxth	r2, r2
    5030:	b2d2      	uxtb	r2, r2
    5032:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    5034:	683b      	ldr	r3, [r7, #0]
    5036:	2202      	movs	r2, #2
    5038:	601a      	str	r2, [r3, #0]
		break;
    503a:	e2f4      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    503c:	68bb      	ldr	r3, [r7, #8]
    503e:	881a      	ldrh	r2, [r3, #0]
    5040:	4b53      	ldr	r3, [pc, #332]	; (5190 <vendor_request_handler+0x654>)
    5042:	801a      	strh	r2, [r3, #0]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    5044:	4b52      	ldr	r3, [pc, #328]	; (5190 <vendor_request_handler+0x654>)
    5046:	881b      	ldrh	r3, [r3, #0]
    5048:	b29b      	uxth	r3, r3
    504a:	f640 22ea 	movw	r2, #2794	; 0xaea
    504e:	4293      	cmp	r3, r2
    5050:	d907      	bls.n	5062 <vendor_request_handler+0x526>
			hop_mode = HOP_SWEEP;
    5052:	4b50      	ldr	r3, [pc, #320]	; (5194 <vendor_request_handler+0x658>)
    5054:	2201      	movs	r2, #1
    5056:	701a      	strb	r2, [r3, #0]
			requested_channel = 2402;
    5058:	4b4d      	ldr	r3, [pc, #308]	; (5190 <vendor_request_handler+0x654>)
    505a:	f640 1262 	movw	r2, #2402	; 0x962
    505e:	801a      	strh	r2, [r3, #0]
    5060:	e020      	b.n	50a4 <vendor_request_handler+0x568>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    5062:	4b4c      	ldr	r3, [pc, #304]	; (5194 <vendor_request_handler+0x658>)
    5064:	2200      	movs	r2, #0
    5066:	701a      	strb	r2, [r3, #0]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    5068:	4b49      	ldr	r3, [pc, #292]	; (5190 <vendor_request_handler+0x654>)
    506a:	881b      	ldrh	r3, [r3, #0]
    506c:	b29b      	uxth	r3, r3
    506e:	f640 02dc 	movw	r2, #2268	; 0x8dc
    5072:	4293      	cmp	r3, r2
    5074:	d903      	bls.n	507e <vendor_request_handler+0x542>
    5076:	4b46      	ldr	r3, [pc, #280]	; (5190 <vendor_request_handler+0x654>)
    5078:	881b      	ldrh	r3, [r3, #0]
    507a:	b29b      	uxth	r3, r3
    507c:	e001      	b.n	5082 <vendor_request_handler+0x546>
    507e:	f640 03dc 	movw	r3, #2268	; 0x8dc
    5082:	4a43      	ldr	r2, [pc, #268]	; (5190 <vendor_request_handler+0x654>)
    5084:	8013      	strh	r3, [r2, #0]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    5086:	4b42      	ldr	r3, [pc, #264]	; (5190 <vendor_request_handler+0x654>)
    5088:	881b      	ldrh	r3, [r3, #0]
    508a:	b29b      	uxth	r3, r3
    508c:	f640 22e9 	movw	r2, #2793	; 0xae9
    5090:	4293      	cmp	r3, r2
    5092:	d803      	bhi.n	509c <vendor_request_handler+0x560>
    5094:	4b3e      	ldr	r3, [pc, #248]	; (5190 <vendor_request_handler+0x654>)
    5096:	881b      	ldrh	r3, [r3, #0]
    5098:	b29b      	uxth	r3, r3
    509a:	e001      	b.n	50a0 <vendor_request_handler+0x564>
    509c:	f640 23ea 	movw	r3, #2794	; 0xaea
    50a0:	4a3b      	ldr	r2, [pc, #236]	; (5190 <vendor_request_handler+0x654>)
    50a2:	8013      	strh	r3, [r2, #0]
		}

		if (mode != MODE_BT_FOLLOW_LE) {
    50a4:	4b3c      	ldr	r3, [pc, #240]	; (5198 <vendor_request_handler+0x65c>)
    50a6:	781b      	ldrb	r3, [r3, #0]
    50a8:	b2db      	uxtb	r3, r3
    50aa:	2b09      	cmp	r3, #9
    50ac:	d00a      	beq.n	50c4 <vendor_request_handler+0x588>
			channel = requested_channel;
    50ae:	4b38      	ldr	r3, [pc, #224]	; (5190 <vendor_request_handler+0x654>)
    50b0:	881b      	ldrh	r3, [r3, #0]
    50b2:	b29a      	uxth	r2, r3
    50b4:	4b35      	ldr	r3, [pc, #212]	; (518c <vendor_request_handler+0x650>)
    50b6:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    50b8:	4b35      	ldr	r3, [pc, #212]	; (5190 <vendor_request_handler+0x654>)
    50ba:	2200      	movs	r2, #0
    50bc:	801a      	strh	r2, [r3, #0]

			/* CS threshold is mode-dependent. Update it after
			 * possible mode change. TODO - kludgy. */
			cs_threshold_calc_and_set();
    50be:	f7ff fcc7 	bl	4a50 <cs_threshold_calc_and_set>
		}
		break;
    50c2:	e2b0      	b.n	5626 <vendor_request_handler+0xaea>
    50c4:	e2af      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_ISP:
		command[0] = 57;
    50c6:	2339      	movs	r3, #57	; 0x39
    50c8:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    50ca:	4b34      	ldr	r3, [pc, #208]	; (519c <vendor_request_handler+0x660>)
    50cc:	681b      	ldr	r3, [r3, #0]
    50ce:	f107 0124 	add.w	r1, r7, #36	; 0x24
    50d2:	f107 0210 	add.w	r2, r7, #16
    50d6:	4608      	mov	r0, r1
    50d8:	4611      	mov	r1, r2
    50da:	4798      	blx	r3
		*data_len = 0; /* should never return */
    50dc:	683b      	ldr	r3, [r7, #0]
    50de:	2200      	movs	r2, #0
    50e0:	601a      	str	r2, [r3, #0]
		break;
    50e2:	e2a0      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    50e4:	4b2e      	ldr	r3, [pc, #184]	; (51a0 <vendor_request_handler+0x664>)
    50e6:	4a2f      	ldr	r2, [pc, #188]	; (51a4 <vendor_request_handler+0x668>)
    50e8:	601a      	str	r2, [r3, #0]
		reset();
    50ea:	f005 fe15 	bl	ad18 <reset>
		break;
    50ee:	e29a      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    50f0:	68bb      	ldr	r3, [r7, #8]
    50f2:	881b      	ldrh	r3, [r3, #0]
    50f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    50f8:	d917      	bls.n	512a <vendor_request_handler+0x5ee>
    50fa:	68bb      	ldr	r3, [r7, #8]
    50fc:	881b      	ldrh	r3, [r3, #0]
    50fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    5102:	d812      	bhi.n	512a <vendor_request_handler+0x5ee>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    5104:	68bb      	ldr	r3, [r7, #8]
    5106:	3302      	adds	r3, #2
    5108:	881b      	ldrh	r3, [r3, #0]
		bootloader_ctrl = DFU_MODE;
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    510a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    510e:	d90c      	bls.n	512a <vendor_request_handler+0x5ee>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    5110:	68bb      	ldr	r3, [r7, #8]
    5112:	3302      	adds	r3, #2
    5114:	881b      	ldrh	r3, [r3, #0]
    5116:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    511a:	d806      	bhi.n	512a <vendor_request_handler+0x5ee>
				request_params[1] < request_params[0])
    511c:	68bb      	ldr	r3, [r7, #8]
    511e:	3302      	adds	r3, #2
    5120:	881a      	ldrh	r2, [r3, #0]
    5122:	68bb      	ldr	r3, [r7, #8]
    5124:	881b      	ldrh	r3, [r3, #0]
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
				request_params[1] < 2049 || request_params[1] > 3072 ||
    5126:	429a      	cmp	r2, r3
    5128:	d201      	bcs.n	512e <vendor_request_handler+0x5f2>
				request_params[1] < request_params[0])
			return 0;
    512a:	2300      	movs	r3, #0
    512c:	e27c      	b.n	5628 <vendor_request_handler+0xaec>
		low_freq = request_params[0];
    512e:	68bb      	ldr	r3, [r7, #8]
    5130:	881a      	ldrh	r2, [r3, #0]
    5132:	4b1d      	ldr	r3, [pc, #116]	; (51a8 <vendor_request_handler+0x66c>)
    5134:	801a      	strh	r2, [r3, #0]
		high_freq = request_params[1];
    5136:	68bb      	ldr	r3, [r7, #8]
    5138:	885a      	ldrh	r2, [r3, #2]
    513a:	4b1c      	ldr	r3, [pc, #112]	; (51ac <vendor_request_handler+0x670>)
    513c:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_SPECAN;
    513e:	4b10      	ldr	r3, [pc, #64]	; (5180 <vendor_request_handler+0x644>)
    5140:	2204      	movs	r2, #4
    5142:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    5144:	683b      	ldr	r3, [r7, #0]
    5146:	2200      	movs	r2, #0
    5148:	601a      	str	r2, [r3, #0]
		break;
    514a:	e26c      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    514c:	68bb      	ldr	r3, [r7, #8]
    514e:	881b      	ldrh	r3, [r3, #0]
    5150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    5154:	d901      	bls.n	515a <vendor_request_handler+0x61e>
			return 0;
    5156:	2300      	movs	r3, #0
    5158:	e266      	b.n	5628 <vendor_request_handler+0xaec>
		rssi_threshold = (int8_t)request_params[0];
    515a:	68bb      	ldr	r3, [r7, #8]
    515c:	881b      	ldrh	r3, [r3, #0]
    515e:	b2da      	uxtb	r2, r3
    5160:	4b13      	ldr	r3, [pc, #76]	; (51b0 <vendor_request_handler+0x674>)
    5162:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_LED_SPECAN;
    5164:	4b06      	ldr	r3, [pc, #24]	; (5180 <vendor_request_handler+0x644>)
    5166:	2207      	movs	r2, #7
    5168:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    516a:	683b      	ldr	r3, [r7, #0]
    516c:	2200      	movs	r2, #0
    516e:	601a      	str	r2, [r3, #0]
		break;
    5170:	e259      	b.n	5626 <vendor_request_handler+0xaea>
    5172:	bf00      	nop
    5174:	2009c05c 	.word	0x2009c05c
    5178:	2009c054 	.word	0x2009c054
    517c:	2009c058 	.word	0x2009c058
    5180:	10000a3f 	.word	0x10000a3f
    5184:	1000108c 	.word	0x1000108c
    5188:	10000a42 	.word	0x10000a42
    518c:	1000049c 	.word	0x1000049c
    5190:	10000a44 	.word	0x10000a44
    5194:	1000097c 	.word	0x1000097c
    5198:	10000a3e 	.word	0x10000a3e
    519c:	10000448 	.word	0x10000448
    51a0:	1000001c 	.word	0x1000001c
    51a4:	4305bb21 	.word	0x4305bb21
    51a8:	1000049e 	.word	0x1000049e
    51ac:	100004a0 	.word	0x100004a0
    51b0:	100004a2 	.word	0x100004a2

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    51b4:	687b      	ldr	r3, [r7, #4]
    51b6:	2200      	movs	r2, #0
    51b8:	701a      	strb	r2, [r3, #0]
		data[1] = 0x00;
    51ba:	687b      	ldr	r3, [r7, #4]
    51bc:	3301      	adds	r3, #1
    51be:	2200      	movs	r2, #0
    51c0:	701a      	strb	r2, [r3, #0]

		length = (u8)strlen(GIT_REVISION);
    51c2:	48a4      	ldr	r0, [pc, #656]	; (5454 <vendor_request_handler+0x918>)
    51c4:	f007 fa26 	bl	c614 <strlen>
    51c8:	4603      	mov	r3, r0
    51ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[2] = length;
    51ce:	687b      	ldr	r3, [r7, #4]
    51d0:	3302      	adds	r3, #2
    51d2:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    51d6:	701a      	strb	r2, [r3, #0]

		memcpy(&data[3], GIT_REVISION, length);
    51d8:	687b      	ldr	r3, [r7, #4]
    51da:	1cda      	adds	r2, r3, #3
    51dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    51e0:	4610      	mov	r0, r2
    51e2:	499c      	ldr	r1, [pc, #624]	; (5454 <vendor_request_handler+0x918>)
    51e4:	461a      	mov	r2, r3
    51e6:	f007 f99f 	bl	c528 <memcpy>

		*data_len = 2 + 1 + length;
    51ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    51ee:	1cda      	adds	r2, r3, #3
    51f0:	683b      	ldr	r3, [r7, #0]
    51f2:	601a      	str	r2, [r3, #0]
		break;
    51f4:	e217      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    51f6:	4898      	ldr	r0, [pc, #608]	; (5458 <vendor_request_handler+0x91c>)
    51f8:	f007 fa0c 	bl	c614 <strlen>
    51fc:	4603      	mov	r3, r0
    51fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[0] = length;
    5202:	687b      	ldr	r3, [r7, #4]
    5204:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    5208:	701a      	strb	r2, [r3, #0]
		memcpy(&data[1], compile_info, length);
    520a:	687b      	ldr	r3, [r7, #4]
    520c:	1c5a      	adds	r2, r3, #1
    520e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    5212:	4610      	mov	r0, r2
    5214:	4990      	ldr	r1, [pc, #576]	; (5458 <vendor_request_handler+0x91c>)
    5216:	461a      	mov	r2, r3
    5218:	f007 f986 	bl	c528 <memcpy>
		*data_len = 1 + length;
    521c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    5220:	1c5a      	adds	r2, r3, #1
    5222:	683b      	ldr	r3, [r7, #0]
    5224:	601a      	str	r2, [r3, #0]
		break;
    5226:	e1fe      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    5228:	687b      	ldr	r3, [r7, #4]
    522a:	2201      	movs	r2, #1
    522c:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    522e:	683b      	ldr	r3, [r7, #0]
    5230:	2201      	movs	r2, #1
    5232:	601a      	str	r2, [r3, #0]
		break;
    5234:	e1f7      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    5236:	68bb      	ldr	r3, [r7, #8]
    5238:	881b      	ldrh	r3, [r3, #0]
    523a:	b2da      	uxtb	r2, r3
    523c:	4b87      	ldr	r3, [pc, #540]	; (545c <vendor_request_handler+0x920>)
    523e:	701a      	strb	r2, [r3, #0]
		cs_threshold_calc_and_set();
    5240:	f7ff fc06 	bl	4a50 <cs_threshold_calc_and_set>
		break;
    5244:	e1ef      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    5246:	4b85      	ldr	r3, [pc, #532]	; (545c <vendor_request_handler+0x920>)
    5248:	781b      	ldrb	r3, [r3, #0]
    524a:	b2da      	uxtb	r2, r3
    524c:	687b      	ldr	r3, [r7, #4]
    524e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    5250:	683b      	ldr	r3, [r7, #0]
    5252:	2201      	movs	r2, #1
    5254:	601a      	str	r2, [r3, #0]
		break;
    5256:	e1e6      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    5258:	4981      	ldr	r1, [pc, #516]	; (5460 <vendor_request_handler+0x924>)
    525a:	f04f 0200 	mov.w	r2, #0
    525e:	f04f 0300 	mov.w	r3, #0
    5262:	e9c1 2300 	strd	r2, r3, [r1]
		target.access_code = 0;
    5266:	497e      	ldr	r1, [pc, #504]	; (5460 <vendor_request_handler+0x924>)
    5268:	f04f 0200 	mov.w	r2, #0
    526c:	f04f 0300 	mov.w	r3, #0
    5270:	e9c1 2302 	strd	r2, r3, [r1, #8]
		for(i=0; i < 8; i++) {
    5274:	2300      	movs	r3, #0
    5276:	64fb      	str	r3, [r7, #76]	; 0x4c
    5278:	e025      	b.n	52c6 <vendor_request_handler+0x78a>
			target.address |= (uint64_t)data[i] << 8*i;
    527a:	4b79      	ldr	r3, [pc, #484]	; (5460 <vendor_request_handler+0x924>)
    527c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5282:	687a      	ldr	r2, [r7, #4]
    5284:	4413      	add	r3, r2
    5286:	781b      	ldrb	r3, [r3, #0]
    5288:	b2da      	uxtb	r2, r3
    528a:	f04f 0300 	mov.w	r3, #0
    528e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    5290:	00c9      	lsls	r1, r1, #3
    5292:	f1a1 0620 	sub.w	r6, r1, #32
    5296:	f1c1 0020 	rsb	r0, r1, #32
    529a:	fa03 f901 	lsl.w	r9, r3, r1
    529e:	fa02 f606 	lsl.w	r6, r2, r6
    52a2:	ea49 0906 	orr.w	r9, r9, r6
    52a6:	fa22 f000 	lsr.w	r0, r2, r0
    52aa:	ea49 0900 	orr.w	r9, r9, r0
    52ae:	fa02 f801 	lsl.w	r8, r2, r1
    52b2:	ea4a 0208 	orr.w	r2, sl, r8
    52b6:	ea4b 0309 	orr.w	r3, fp, r9
    52ba:	4969      	ldr	r1, [pc, #420]	; (5460 <vendor_request_handler+0x924>)
    52bc:	e9c1 2300 	strd	r2, r3, [r1]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
    52c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    52c2:	3301      	adds	r3, #1
    52c4:	64fb      	str	r3, [r7, #76]	; 0x4c
    52c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    52c8:	2b07      	cmp	r3, #7
    52ca:	ddd6      	ble.n	527a <vendor_request_handler+0x73e>
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    52cc:	2300      	movs	r3, #0
    52ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    52d0:	e024      	b.n	531c <vendor_request_handler+0x7e0>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
    52d2:	4b63      	ldr	r3, [pc, #396]	; (5460 <vendor_request_handler+0x924>)
    52d4:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
    52d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    52da:	3308      	adds	r3, #8
    52dc:	687a      	ldr	r2, [r7, #4]
    52de:	4413      	add	r3, r2
    52e0:	781b      	ldrb	r3, [r3, #0]
    52e2:	b2da      	uxtb	r2, r3
    52e4:	f04f 0300 	mov.w	r3, #0
    52e8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    52ea:	00c9      	lsls	r1, r1, #3
    52ec:	f1a1 0620 	sub.w	r6, r1, #32
    52f0:	f1c1 0020 	rsb	r0, r1, #32
    52f4:	fa03 f501 	lsl.w	r5, r3, r1
    52f8:	fa02 f606 	lsl.w	r6, r2, r6
    52fc:	4335      	orrs	r5, r6
    52fe:	fa22 f000 	lsr.w	r0, r2, r0
    5302:	4305      	orrs	r5, r0
    5304:	fa02 f401 	lsl.w	r4, r2, r1
    5308:	ea48 0204 	orr.w	r2, r8, r4
    530c:	ea49 0305 	orr.w	r3, r9, r5
    5310:	4953      	ldr	r1, [pc, #332]	; (5460 <vendor_request_handler+0x924>)
    5312:	e9c1 2302 	strd	r2, r3, [r1, #8]
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    5316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5318:	3301      	adds	r3, #1
    531a:	64fb      	str	r3, [r7, #76]	; 0x4c
    531c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    531e:	2b07      	cmp	r3, #7
    5320:	ddd7      	ble.n	52d2 <vendor_request_handler+0x796>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
		}
		break;
    5322:	e180      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
    5324:	2300      	movs	r3, #0
    5326:	64bb      	str	r3, [r7, #72]	; 0x48
		for(i=0; i < 4; i++) {
    5328:	2300      	movs	r3, #0
    532a:	64fb      	str	r3, [r7, #76]	; 0x4c
    532c:	e00d      	b.n	534a <vendor_request_handler+0x80e>
			clock_offset <<= 8;
    532e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5330:	021b      	lsls	r3, r3, #8
    5332:	64bb      	str	r3, [r7, #72]	; 0x48
			clock_offset |= data[i];
    5334:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5336:	687a      	ldr	r2, [r7, #4]
    5338:	4413      	add	r3, r2
    533a:	781b      	ldrb	r3, [r3, #0]
    533c:	461a      	mov	r2, r3
    533e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5340:	4313      	orrs	r3, r2
    5342:	64bb      	str	r3, [r7, #72]	; 0x48
		}
		break;

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
		for(i=0; i < 4; i++) {
    5344:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5346:	3301      	adds	r3, #1
    5348:	64fb      	str	r3, [r7, #76]	; 0x4c
    534a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    534c:	2b03      	cmp	r3, #3
    534e:	ddee      	ble.n	532e <vendor_request_handler+0x7f2>
			clock_offset <<= 8;
			clock_offset |= data[i];
		}
		clkn += clock_offset;
    5350:	4b44      	ldr	r3, [pc, #272]	; (5464 <vendor_request_handler+0x928>)
    5352:	681a      	ldr	r2, [r3, #0]
    5354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5356:	4413      	add	r3, r2
    5358:	4a42      	ldr	r2, [pc, #264]	; (5464 <vendor_request_handler+0x928>)
    535a:	6013      	str	r3, [r2, #0]
		hop_mode = HOP_BLUETOOTH;
    535c:	4b42      	ldr	r3, [pc, #264]	; (5468 <vendor_request_handler+0x92c>)
    535e:	2202      	movs	r2, #2
    5360:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    5362:	4b42      	ldr	r3, [pc, #264]	; (546c <vendor_request_handler+0x930>)
    5364:	2208      	movs	r2, #8
    5366:	701a      	strb	r2, [r3, #0]
		break;
    5368:	e15d      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    536a:	687b      	ldr	r3, [r7, #4]
    536c:	781b      	ldrb	r3, [r3, #0]
    536e:	461a      	mov	r2, r3
    5370:	687b      	ldr	r3, [r7, #4]
    5372:	3301      	adds	r3, #1
    5374:	781b      	ldrb	r3, [r3, #0]
    5376:	021b      	lsls	r3, r3, #8
    5378:	431a      	orrs	r2, r3
    537a:	687b      	ldr	r3, [r7, #4]
    537c:	3302      	adds	r3, #2
    537e:	781b      	ldrb	r3, [r3, #0]
    5380:	041b      	lsls	r3, r3, #16
    5382:	431a      	orrs	r2, r3
    5384:	687b      	ldr	r3, [r7, #4]
    5386:	3303      	adds	r3, #3
    5388:	781b      	ldrb	r3, [r3, #0]
    538a:	061b      	lsls	r3, r3, #24
    538c:	4313      	orrs	r3, r2
    538e:	63fb      	str	r3, [r7, #60]	; 0x3c
		clkn = clock;
    5390:	4a34      	ldr	r2, [pc, #208]	; (5464 <vendor_request_handler+0x928>)
    5392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5394:	6013      	str	r3, [r2, #0]
		cs_threshold_calc_and_set();
    5396:	f7ff fb5b 	bl	4a50 <cs_threshold_calc_and_set>
		break;
    539a:	e144      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    539c:	2300      	movs	r3, #0
    539e:	64fb      	str	r3, [r7, #76]	; 0x4c
    53a0:	e00b      	b.n	53ba <vendor_request_handler+0x87e>
			afh_map[i] = data[i];
    53a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53a4:	687a      	ldr	r2, [r7, #4]
    53a6:	4413      	add	r3, r2
    53a8:	7819      	ldrb	r1, [r3, #0]
    53aa:	4a31      	ldr	r2, [pc, #196]	; (5470 <vendor_request_handler+0x934>)
    53ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53ae:	4413      	add	r3, r2
    53b0:	460a      	mov	r2, r1
    53b2:	701a      	strb	r2, [r3, #0]
		clkn = clock;
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    53b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53b6:	3301      	adds	r3, #1
    53b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    53ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53bc:	2b09      	cmp	r3, #9
    53be:	ddf0      	ble.n	53a2 <vendor_request_handler+0x866>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    53c0:	4b2c      	ldr	r3, [pc, #176]	; (5474 <vendor_request_handler+0x938>)
    53c2:	2201      	movs	r2, #1
    53c4:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    53c6:	683b      	ldr	r3, [r7, #0]
    53c8:	220a      	movs	r2, #10
    53ca:	601a      	str	r2, [r3, #0]
		break;
    53cc:	e12b      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    53ce:	2300      	movs	r3, #0
    53d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    53d2:	e007      	b.n	53e4 <vendor_request_handler+0x8a8>
			afh_map[i] = 0;
    53d4:	4a26      	ldr	r2, [pc, #152]	; (5470 <vendor_request_handler+0x934>)
    53d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53d8:	4413      	add	r3, r2
    53da:	2200      	movs	r2, #0
    53dc:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    53de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53e0:	3301      	adds	r3, #1
    53e2:	64fb      	str	r3, [r7, #76]	; 0x4c
    53e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    53e6:	2b09      	cmp	r3, #9
    53e8:	ddf4      	ble.n	53d4 <vendor_request_handler+0x898>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    53ea:	4b22      	ldr	r3, [pc, #136]	; (5474 <vendor_request_handler+0x938>)
    53ec:	2200      	movs	r2, #0
    53ee:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    53f0:	683b      	ldr	r3, [r7, #0]
    53f2:	220a      	movs	r2, #10
    53f4:	601a      	str	r2, [r3, #0]
		break;
    53f6:	e116      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    53f8:	4b1a      	ldr	r3, [pc, #104]	; (5464 <vendor_request_handler+0x928>)
    53fa:	681b      	ldr	r3, [r3, #0]
    53fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(i=0; i < 4; i++) {
    53fe:	2300      	movs	r3, #0
    5400:	64fb      	str	r3, [r7, #76]	; 0x4c
    5402:	e00c      	b.n	541e <vendor_request_handler+0x8e2>
			data[i] = (clock >> (8*i)) & 0xff;
    5404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5406:	687a      	ldr	r2, [r7, #4]
    5408:	4413      	add	r3, r2
    540a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    540c:	00d2      	lsls	r2, r2, #3
    540e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    5410:	fa21 f202 	lsr.w	r2, r1, r2
    5414:	b2d2      	uxtb	r2, r2
    5416:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(i=0; i < 4; i++) {
    5418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    541a:	3301      	adds	r3, #1
    541c:	64fb      	str	r3, [r7, #76]	; 0x4c
    541e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5420:	2b03      	cmp	r3, #3
    5422:	ddef      	ble.n	5404 <vendor_request_handler+0x8c8>
			data[i] = (clock >> (8*i)) & 0xff;
		}
		*data_len = 4;
    5424:	683b      	ldr	r3, [r7, #0]
    5426:	2204      	movs	r2, #4
    5428:	601a      	str	r2, [r3, #0]
		break;
    542a:	e0fc      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    542c:	683b      	ldr	r3, [r7, #0]
    542e:	2200      	movs	r2, #0
    5430:	601a      	str	r2, [r3, #0]

		do_hop = 0;
    5432:	4b11      	ldr	r3, [pc, #68]	; (5478 <vendor_request_handler+0x93c>)
    5434:	2200      	movs	r2, #0
    5436:	701a      	strb	r2, [r3, #0]
		hop_mode = HOP_BTLE;
    5438:	4b0b      	ldr	r3, [pc, #44]	; (5468 <vendor_request_handler+0x92c>)
    543a:	2203      	movs	r2, #3
    543c:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW_LE;
    543e:	4b0b      	ldr	r3, [pc, #44]	; (546c <vendor_request_handler+0x930>)
    5440:	2209      	movs	r2, #9
    5442:	701a      	strb	r2, [r3, #0]

		queue_init();
    5444:	f004 f824 	bl	9490 <queue_init>
		cs_threshold_calc_and_set();
    5448:	f7ff fb02 	bl	4a50 <cs_threshold_calc_and_set>
		break;
    544c:	e0eb      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    544e:	2300      	movs	r3, #0
    5450:	64fb      	str	r3, [r7, #76]	; 0x4c
    5452:	e021      	b.n	5498 <vendor_request_handler+0x95c>
    5454:	0000cf4c 	.word	0x0000cf4c
    5458:	0000cf08 	.word	0x0000cf08
    545c:	1000044c 	.word	0x1000044c
    5460:	100010d0 	.word	0x100010d0
    5464:	10000bec 	.word	0x10000bec
    5468:	1000097c 	.word	0x1000097c
    546c:	10000a3f 	.word	0x10000a3f
    5470:	10000bc4 	.word	0x10000bc4
    5474:	10001038 	.word	0x10001038
    5478:	1000097d 	.word	0x1000097d
			data[i] = (le.access_address >> (8*i)) & 0xff;
    547c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    547e:	687a      	ldr	r2, [r7, #4]
    5480:	4413      	add	r3, r2
    5482:	4a6c      	ldr	r2, [pc, #432]	; (5634 <vendor_request_handler+0xaf8>)
    5484:	6811      	ldr	r1, [r2, #0]
    5486:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    5488:	00d2      	lsls	r2, r2, #3
    548a:	fa21 f202 	lsr.w	r2, r1, r2
    548e:	b2d2      	uxtb	r2, r2
    5490:	701a      	strb	r2, [r3, #0]
		queue_init();
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    5492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5494:	3301      	adds	r3, #1
    5496:	64fb      	str	r3, [r7, #76]	; 0x4c
    5498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    549a:	2b03      	cmp	r3, #3
    549c:	ddee      	ble.n	547c <vendor_request_handler+0x940>
			data[i] = (le.access_address >> (8*i)) & 0xff;
		}
		*data_len = 4;
    549e:	683b      	ldr	r3, [r7, #0]
    54a0:	2204      	movs	r2, #4
    54a2:	601a      	str	r2, [r3, #0]
		break;
    54a4:	e0bf      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    54a6:	687b      	ldr	r3, [r7, #4]
    54a8:	781b      	ldrb	r3, [r3, #0]
    54aa:	461a      	mov	r2, r3
    54ac:	687b      	ldr	r3, [r7, #4]
    54ae:	3301      	adds	r3, #1
    54b0:	781b      	ldrb	r3, [r3, #0]
    54b2:	021b      	lsls	r3, r3, #8
    54b4:	431a      	orrs	r2, r3
    54b6:	687b      	ldr	r3, [r7, #4]
    54b8:	3302      	adds	r3, #2
    54ba:	781b      	ldrb	r3, [r3, #0]
    54bc:	041b      	lsls	r3, r3, #16
    54be:	431a      	orrs	r2, r3
    54c0:	687b      	ldr	r3, [r7, #4]
    54c2:	3303      	adds	r3, #3
    54c4:	781b      	ldrb	r3, [r3, #0]
    54c6:	061b      	lsls	r3, r3, #24
    54c8:	4313      	orrs	r3, r2
    54ca:	4618      	mov	r0, r3
    54cc:	f001 fee6 	bl	729c <le_set_access_address>
		le.target_set = 1;
    54d0:	4b58      	ldr	r3, [pc, #352]	; (5634 <vendor_request_handler+0xaf8>)
    54d2:	2201      	movs	r2, #1
    54d4:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    54d6:	e0a6      	b.n	5626 <vendor_request_handler+0xaea>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    54d8:	687b      	ldr	r3, [r7, #4]
    54da:	2213      	movs	r2, #19
    54dc:	701a      	strb	r2, [r3, #0]
		data[1] = 0x37;
    54de:	687b      	ldr	r3, [r7, #4]
    54e0:	3301      	adds	r3, #1
    54e2:	2237      	movs	r2, #55	; 0x37
    54e4:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    54e6:	683b      	ldr	r3, [r7, #0]
    54e8:	2202      	movs	r2, #2
    54ea:	601a      	str	r2, [r3, #0]
		break;
    54ec:	e09b      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    54ee:	4b51      	ldr	r3, [pc, #324]	; (5634 <vendor_request_handler+0xaf8>)
    54f0:	691b      	ldr	r3, [r3, #16]
    54f2:	2b00      	cmp	r3, #0
    54f4:	bf14      	ite	ne
    54f6:	2301      	movne	r3, #1
    54f8:	2300      	moveq	r3, #0
    54fa:	b2db      	uxtb	r3, r3
    54fc:	461a      	mov	r2, r3
    54fe:	687b      	ldr	r3, [r7, #4]
    5500:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    5502:	683b      	ldr	r3, [r7, #0]
    5504:	2201      	movs	r2, #1
    5506:	601a      	str	r2, [r3, #0]
		break;
    5508:	e08d      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    550a:	68bb      	ldr	r3, [r7, #8]
    550c:	881b      	ldrh	r3, [r3, #0]
    550e:	2b00      	cmp	r3, #0
    5510:	bf14      	ite	ne
    5512:	2301      	movne	r3, #1
    5514:	2300      	moveq	r3, #0
    5516:	b2db      	uxtb	r3, r3
    5518:	461a      	mov	r2, r3
    551a:	4b46      	ldr	r3, [pc, #280]	; (5634 <vendor_request_handler+0xaf8>)
    551c:	611a      	str	r2, [r3, #16]
		break;
    551e:	e082      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_POLL:
		p = dequeue();
    5520:	f003 fff6 	bl	9510 <dequeue>
    5524:	6478      	str	r0, [r7, #68]	; 0x44
		if (p != NULL) {
    5526:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    5528:	2b00      	cmp	r3, #0
    552a:	d008      	beq.n	553e <vendor_request_handler+0xa02>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    552c:	6878      	ldr	r0, [r7, #4]
    552e:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5530:	2240      	movs	r2, #64	; 0x40
    5532:	f006 fff9 	bl	c528 <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    5536:	683b      	ldr	r3, [r7, #0]
    5538:	2240      	movs	r2, #64	; 0x40
    553a:	601a      	str	r2, [r3, #0]
		} else {
			data[0] = 0;
			*data_len = 1;
		}
		break;
    553c:	e073      	b.n	5626 <vendor_request_handler+0xaea>
		p = dequeue();
		if (p != NULL) {
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
			*data_len = sizeof(usb_pkt_rx);
		} else {
			data[0] = 0;
    553e:	687b      	ldr	r3, [r7, #4]
    5540:	2200      	movs	r2, #0
    5542:	701a      	strb	r2, [r3, #0]
			*data_len = 1;
    5544:	683b      	ldr	r3, [r7, #0]
    5546:	2201      	movs	r2, #1
    5548:	601a      	str	r2, [r3, #0]
		}
		break;
    554a:	e06c      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    554c:	683b      	ldr	r3, [r7, #0]
    554e:	2200      	movs	r2, #0
    5550:	601a      	str	r2, [r3, #0]

		hop_mode = HOP_NONE;
    5552:	4b39      	ldr	r3, [pc, #228]	; (5638 <vendor_request_handler+0xafc>)
    5554:	2200      	movs	r2, #0
    5556:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_PROMISC_LE;
    5558:	4b38      	ldr	r3, [pc, #224]	; (563c <vendor_request_handler+0xb00>)
    555a:	220a      	movs	r2, #10
    555c:	701a      	strb	r2, [r3, #0]

		queue_init();
    555e:	f003 ff97 	bl	9490 <queue_init>
		cs_threshold_calc_and_set();
    5562:	f7ff fa75 	bl	4a50 <cs_threshold_calc_and_set>
		break;
    5566:	e05e      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    5568:	68bb      	ldr	r3, [r7, #8]
    556a:	881b      	ldrh	r3, [r3, #0]
    556c:	b2db      	uxtb	r3, r3
    556e:	4618      	mov	r0, r3
    5570:	f005 f9f0 	bl	a954 <cc2400_get>
    5574:	4603      	mov	r3, r0
    5576:	877b      	strh	r3, [r7, #58]	; 0x3a
		data[0] = (reg_val >> 8) & 0xff;
    5578:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    557a:	0a1b      	lsrs	r3, r3, #8
    557c:	b29b      	uxth	r3, r3
    557e:	b2da      	uxtb	r2, r3
    5580:	687b      	ldr	r3, [r7, #4]
    5582:	701a      	strb	r2, [r3, #0]
		data[1] = reg_val & 0xff;
    5584:	687b      	ldr	r3, [r7, #4]
    5586:	3301      	adds	r3, #1
    5588:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    558a:	b2d2      	uxtb	r2, r2
    558c:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    558e:	683b      	ldr	r3, [r7, #0]
    5590:	2202      	movs	r2, #2
    5592:	601a      	str	r2, [r3, #0]
		break;
    5594:	e047      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    5596:	68bb      	ldr	r3, [r7, #8]
    5598:	881b      	ldrh	r3, [r3, #0]
    559a:	b2da      	uxtb	r2, r3
    559c:	68bb      	ldr	r3, [r7, #8]
    559e:	3302      	adds	r3, #2
    55a0:	881b      	ldrh	r3, [r3, #0]
    55a2:	4610      	mov	r0, r2
    55a4:	4619      	mov	r1, r3
    55a6:	f005 f9eb 	bl	a980 <cc2400_set>
		break;
    55aa:	e03c      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_BTLE_SLAVE:
		memcpy(slave_mac_address, data, 6);
    55ac:	4824      	ldr	r0, [pc, #144]	; (5640 <vendor_request_handler+0xb04>)
    55ae:	6879      	ldr	r1, [r7, #4]
    55b0:	2206      	movs	r2, #6
    55b2:	f006 ffb9 	bl	c528 <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    55b6:	4b21      	ldr	r3, [pc, #132]	; (563c <vendor_request_handler+0xb00>)
    55b8:	220c      	movs	r2, #12
    55ba:	701a      	strb	r2, [r3, #0]
		break;
    55bc:	e033      	b.n	5626 <vendor_request_handler+0xaea>

	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    55be:	687b      	ldr	r3, [r7, #4]
    55c0:	795a      	ldrb	r2, [r3, #5]
    55c2:	4b1c      	ldr	r3, [pc, #112]	; (5634 <vendor_request_handler+0xaf8>)
    55c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		le.target[1] = data[4];
    55c8:	687b      	ldr	r3, [r7, #4]
    55ca:	791a      	ldrb	r2, [r3, #4]
    55cc:	4b19      	ldr	r3, [pc, #100]	; (5634 <vendor_request_handler+0xaf8>)
    55ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		le.target[2] = data[3];
    55d2:	687b      	ldr	r3, [r7, #4]
    55d4:	78da      	ldrb	r2, [r3, #3]
    55d6:	4b17      	ldr	r3, [pc, #92]	; (5634 <vendor_request_handler+0xaf8>)
    55d8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		le.target[3] = data[2];
    55dc:	687b      	ldr	r3, [r7, #4]
    55de:	789a      	ldrb	r2, [r3, #2]
    55e0:	4b14      	ldr	r3, [pc, #80]	; (5634 <vendor_request_handler+0xaf8>)
    55e2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		le.target[4] = data[1];
    55e6:	687b      	ldr	r3, [r7, #4]
    55e8:	785a      	ldrb	r2, [r3, #1]
    55ea:	4b12      	ldr	r3, [pc, #72]	; (5634 <vendor_request_handler+0xaf8>)
    55ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[5] = data[0];
    55f0:	687b      	ldr	r3, [r7, #4]
    55f2:	781a      	ldrb	r2, [r3, #0]
    55f4:	4b0f      	ldr	r3, [pc, #60]	; (5634 <vendor_request_handler+0xaf8>)
    55f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target_set = 1;
    55fa:	4b0e      	ldr	r3, [pc, #56]	; (5634 <vendor_request_handler+0xaf8>)
    55fc:	2201      	movs	r2, #1
    55fe:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    5600:	e011      	b.n	5626 <vendor_request_handler+0xaea>

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    5602:	68bb      	ldr	r3, [r7, #8]
    5604:	881b      	ldrh	r3, [r3, #0]
    5606:	b2da      	uxtb	r2, r3
    5608:	4b0e      	ldr	r3, [pc, #56]	; (5644 <vendor_request_handler+0xb08>)
    560a:	701a      	strb	r2, [r3, #0]
		break;
    560c:	e00b      	b.n	5626 <vendor_request_handler+0xaea>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    560e:	4b0b      	ldr	r3, [pc, #44]	; (563c <vendor_request_handler+0xb00>)
    5610:	220d      	movs	r2, #13
    5612:	701a      	strb	r2, [r3, #0]
		ego_mode = request_params[0];
    5614:	68bb      	ldr	r3, [r7, #8]
    5616:	881b      	ldrh	r3, [r3, #0]
    5618:	b2da      	uxtb	r2, r3
    561a:	4b0b      	ldr	r3, [pc, #44]	; (5648 <vendor_request_handler+0xb0c>)
    561c:	701a      	strb	r2, [r3, #0]
		break;
    561e:	e002      	b.n	5626 <vendor_request_handler+0xaea>

	default:
		return 0;
    5620:	2300      	movs	r3, #0
    5622:	e001      	b.n	5628 <vendor_request_handler+0xaec>
		le.target_set = 1;
		break;

	case UBERTOOTH_DO_SOMETHING:
		// do something! just don't commit anything here
		break;
    5624:	bf00      	nop
		break;

	default:
		return 0;
	}
	return 1;
    5626:	2301      	movs	r3, #1
}
    5628:	4618      	mov	r0, r3
    562a:	3754      	adds	r7, #84	; 0x54
    562c:	46bd      	mov	sp, r7
    562e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5632:	bf00      	nop
    5634:	10000458 	.word	0x10000458
    5638:	1000097c 	.word	0x1000097c
    563c:	10000a3f 	.word	0x10000a3f
    5640:	1000098c 	.word	0x1000098c
    5644:	10000a40 	.word	0x10000a40
    5648:	10000a41 	.word	0x10000a41

0000564c <clkn_init>:

static void clkn_init()
{
    564c:	b480      	push	{r7}
    564e:	af00      	add	r7, sp, #0
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    5650:	4b0c      	ldr	r3, [pc, #48]	; (5684 <clkn_init+0x38>)
    5652:	2202      	movs	r2, #2
    5654:	601a      	str	r2, [r3, #0]
	clkn = 0;
    5656:	4b0c      	ldr	r3, [pc, #48]	; (5688 <clkn_init+0x3c>)
    5658:	2200      	movs	r2, #0
    565a:	601a      	str	r2, [r3, #0]
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    565c:	4b0b      	ldr	r3, [pc, #44]	; (568c <clkn_init+0x40>)
    565e:	2204      	movs	r2, #4
    5660:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    5662:	4b0b      	ldr	r3, [pc, #44]	; (5690 <clkn_init+0x44>)
    5664:	f640 4234 	movw	r2, #3124	; 0xc34
    5668:	601a      	str	r2, [r3, #0]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    566a:	4b0a      	ldr	r3, [pc, #40]	; (5694 <clkn_init+0x48>)
    566c:	2203      	movs	r2, #3
    566e:	601a      	str	r2, [r3, #0]
	ISER0 = ISER0_ISE_TIMER0;
    5670:	4b09      	ldr	r3, [pc, #36]	; (5698 <clkn_init+0x4c>)
    5672:	2202      	movs	r2, #2
    5674:	601a      	str	r2, [r3, #0]

	/* start timer */
	T0TCR = TCR_Counter_Enable;
    5676:	4b03      	ldr	r3, [pc, #12]	; (5684 <clkn_init+0x38>)
    5678:	2201      	movs	r2, #1
    567a:	601a      	str	r2, [r3, #0]
}
    567c:	46bd      	mov	sp, r7
    567e:	f85d 7b04 	ldr.w	r7, [sp], #4
    5682:	4770      	bx	lr
    5684:	40004004 	.word	0x40004004
    5688:	10000bec 	.word	0x10000bec
    568c:	4000400c 	.word	0x4000400c
    5690:	40004018 	.word	0x40004018
    5694:	40004014 	.word	0x40004014
    5698:	e000e100 	.word	0xe000e100

0000569c <TIMER0_IRQHandler>:

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    569c:	b480      	push	{r7}
    569e:	b083      	sub	sp, #12
    56a0:	af00      	add	r7, sp, #0
	// Use non-volatile working register to shave off a couple instructions
	u32 next;
	u32 le_clk;

	if (T0IR & TIR_MR0_Interrupt) {
    56a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    56a6:	681b      	ldr	r3, [r3, #0]
    56a8:	f003 0301 	and.w	r3, r3, #1
    56ac:	2b00      	cmp	r3, #0
    56ae:	d06d      	beq.n	578c <TIMER0_IRQHandler+0xf0>

		clkn++;
    56b0:	4b39      	ldr	r3, [pc, #228]	; (5798 <TIMER0_IRQHandler+0xfc>)
    56b2:	681b      	ldr	r3, [r3, #0]
    56b4:	3301      	adds	r3, #1
    56b6:	4a38      	ldr	r2, [pc, #224]	; (5798 <TIMER0_IRQHandler+0xfc>)
    56b8:	6013      	str	r3, [r2, #0]
		next = clkn;
    56ba:	4b37      	ldr	r3, [pc, #220]	; (5798 <TIMER0_IRQHandler+0xfc>)
    56bc:	681b      	ldr	r3, [r3, #0]
    56be:	607b      	str	r3, [r7, #4]
		le_clk = (next - le.conn_epoch) & 0x03;
    56c0:	4b36      	ldr	r3, [pc, #216]	; (579c <TIMER0_IRQHandler+0x100>)
    56c2:	699b      	ldr	r3, [r3, #24]
    56c4:	687a      	ldr	r2, [r7, #4]
    56c6:	1ad3      	subs	r3, r2, r3
    56c8:	f003 0303 	and.w	r3, r3, #3
    56cc:	603b      	str	r3, [r7, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    56ce:	4b34      	ldr	r3, [pc, #208]	; (57a0 <TIMER0_IRQHandler+0x104>)
    56d0:	781b      	ldrb	r3, [r3, #0]
    56d2:	2b00      	cmp	r3, #0
    56d4:	d003      	beq.n	56de <TIMER0_IRQHandler+0x42>
    56d6:	4b32      	ldr	r3, [pc, #200]	; (57a0 <TIMER0_IRQHandler+0x104>)
    56d8:	781b      	ldrb	r3, [r3, #0]
    56da:	2b01      	cmp	r3, #1
    56dc:	d109      	bne.n	56f2 <TIMER0_IRQHandler+0x56>
			if ((next & 0x7f) == 0)
    56de:	687b      	ldr	r3, [r7, #4]
    56e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    56e4:	2b00      	cmp	r3, #0
    56e6:	d103      	bne.n	56f0 <TIMER0_IRQHandler+0x54>
				do_hop = 1;
    56e8:	4b2e      	ldr	r3, [pc, #184]	; (57a4 <TIMER0_IRQHandler+0x108>)
    56ea:	2201      	movs	r2, #1
    56ec:	701a      	strb	r2, [r3, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
			if ((next & 0x7f) == 0)
    56ee:	e037      	b.n	5760 <TIMER0_IRQHandler+0xc4>
    56f0:	e036      	b.n	5760 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    56f2:	4b2b      	ldr	r3, [pc, #172]	; (57a0 <TIMER0_IRQHandler+0x104>)
    56f4:	781b      	ldrb	r3, [r3, #0]
    56f6:	2b02      	cmp	r3, #2
    56f8:	d108      	bne.n	570c <TIMER0_IRQHandler+0x70>
			if ((next & 0x1) == 0)
    56fa:	687b      	ldr	r3, [r7, #4]
    56fc:	f003 0301 	and.w	r3, r3, #1
    5700:	2b00      	cmp	r3, #0
    5702:	d12d      	bne.n	5760 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
    5704:	4b27      	ldr	r3, [pc, #156]	; (57a4 <TIMER0_IRQHandler+0x108>)
    5706:	2201      	movs	r2, #1
    5708:	701a      	strb	r2, [r3, #0]
    570a:	e029      	b.n	5760 <TIMER0_IRQHandler+0xc4>
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    570c:	4b24      	ldr	r3, [pc, #144]	; (57a0 <TIMER0_IRQHandler+0x104>)
    570e:	781b      	ldrb	r3, [r3, #0]
    5710:	2b03      	cmp	r3, #3
    5712:	d125      	bne.n	5760 <TIMER0_IRQHandler+0xc4>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    5714:	4b21      	ldr	r3, [pc, #132]	; (579c <TIMER0_IRQHandler+0x100>)
    5716:	7d1b      	ldrb	r3, [r3, #20]
    5718:	2b03      	cmp	r3, #3
    571a:	d121      	bne.n	5760 <TIMER0_IRQHandler+0xc4>
    571c:	683b      	ldr	r3, [r7, #0]
    571e:	2b00      	cmp	r3, #0
    5720:	d11e      	bne.n	5760 <TIMER0_IRQHandler+0xc4>
				--le.interval_timer;
    5722:	4b1e      	ldr	r3, [pc, #120]	; (579c <TIMER0_IRQHandler+0x100>)
    5724:	8b9b      	ldrh	r3, [r3, #28]
    5726:	b29b      	uxth	r3, r3
    5728:	3b01      	subs	r3, #1
    572a:	b29a      	uxth	r2, r3
    572c:	4b1b      	ldr	r3, [pc, #108]	; (579c <TIMER0_IRQHandler+0x100>)
    572e:	839a      	strh	r2, [r3, #28]
				if (le.interval_timer == 0) {
    5730:	4b1a      	ldr	r3, [pc, #104]	; (579c <TIMER0_IRQHandler+0x100>)
    5732:	8b9b      	ldrh	r3, [r3, #28]
    5734:	b29b      	uxth	r3, r3
    5736:	2b00      	cmp	r3, #0
    5738:	d10e      	bne.n	5758 <TIMER0_IRQHandler+0xbc>
					do_hop = 1;
    573a:	4b1a      	ldr	r3, [pc, #104]	; (57a4 <TIMER0_IRQHandler+0x108>)
    573c:	2201      	movs	r2, #1
    573e:	701a      	strb	r2, [r3, #0]
					++le.conn_count;
    5740:	4b16      	ldr	r3, [pc, #88]	; (579c <TIMER0_IRQHandler+0x100>)
    5742:	8c1b      	ldrh	r3, [r3, #32]
    5744:	b29b      	uxth	r3, r3
    5746:	3301      	adds	r3, #1
    5748:	b29a      	uxth	r2, r3
    574a:	4b14      	ldr	r3, [pc, #80]	; (579c <TIMER0_IRQHandler+0x100>)
    574c:	841a      	strh	r2, [r3, #32]
					le.interval_timer = le.conn_interval;
    574e:	4b13      	ldr	r3, [pc, #76]	; (579c <TIMER0_IRQHandler+0x100>)
    5750:	8bda      	ldrh	r2, [r3, #30]
    5752:	4b12      	ldr	r3, [pc, #72]	; (579c <TIMER0_IRQHandler+0x100>)
    5754:	839a      	strh	r2, [r3, #28]
    5756:	e003      	b.n	5760 <TIMER0_IRQHandler+0xc4>
				} else {
					TXLED_CLR; // hack!
    5758:	4b13      	ldr	r3, [pc, #76]	; (57a8 <TIMER0_IRQHandler+0x10c>)
    575a:	f44f 7280 	mov.w	r2, #256	; 0x100
    575e:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* Keepalive trigger fires at 3200/2^9 = 6.25 Hz */
		if ((next & 0x1ff) == 0)
    5760:	687b      	ldr	r3, [r7, #4]
    5762:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5766:	2b00      	cmp	r3, #0
    5768:	d102      	bne.n	5770 <TIMER0_IRQHandler+0xd4>
			keepalive_trigger = 1;
    576a:	4b10      	ldr	r3, [pc, #64]	; (57ac <TIMER0_IRQHandler+0x110>)
    576c:	2201      	movs	r2, #1
    576e:	701a      	strb	r2, [r3, #0]

		/* Ack interrupt */
		T0MR0 = 3124 - clock_trim;
    5770:	4a0f      	ldr	r2, [pc, #60]	; (57b0 <TIMER0_IRQHandler+0x114>)
    5772:	4b10      	ldr	r3, [pc, #64]	; (57b4 <TIMER0_IRQHandler+0x118>)
    5774:	681b      	ldr	r3, [r3, #0]
    5776:	f5c3 6343 	rsb	r3, r3, #3120	; 0xc30
    577a:	3304      	adds	r3, #4
    577c:	6013      	str	r3, [r2, #0]
		clock_trim = 0;
    577e:	4b0d      	ldr	r3, [pc, #52]	; (57b4 <TIMER0_IRQHandler+0x118>)
    5780:	2200      	movs	r2, #0
    5782:	601a      	str	r2, [r3, #0]
		T0IR = TIR_MR0_Interrupt;
    5784:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    5788:	2201      	movs	r2, #1
    578a:	601a      	str	r2, [r3, #0]
	}
}
    578c:	370c      	adds	r7, #12
    578e:	46bd      	mov	sp, r7
    5790:	f85d 7b04 	ldr.w	r7, [sp], #4
    5794:	4770      	bx	lr
    5796:	bf00      	nop
    5798:	10000bec 	.word	0x10000bec
    579c:	10000458 	.word	0x10000458
    57a0:	1000097c 	.word	0x1000097c
    57a4:	1000097d 	.word	0x1000097d
    57a8:	2009c03c 	.word	0x2009c03c
    57ac:	10000be8 	.word	0x10000be8
    57b0:	40004018 	.word	0x40004018
    57b4:	10000984 	.word	0x10000984

000057b8 <EINT3_IRQHandler>:

/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
//static volatile u8 txledstate = 1;
void EINT3_IRQHandler()
{
    57b8:	b480      	push	{r7}
    57ba:	af00      	add	r7, sp, #0
	/* TODO - check specific source of shared interrupt */
	IO2IntClr = PIN_GIO6;            // clear interrupt
    57bc:	4b0b      	ldr	r3, [pc, #44]	; (57ec <EINT3_IRQHandler+0x34>)
    57be:	2204      	movs	r2, #4
    57c0:	601a      	str	r2, [r3, #0]
	cs_trigger = 1;                  // signal trigger
    57c2:	4b0b      	ldr	r3, [pc, #44]	; (57f0 <EINT3_IRQHandler+0x38>)
    57c4:	2201      	movs	r2, #1
    57c6:	701a      	strb	r2, [r3, #0]
	cs_timestamp = CLK100NS;         // time at trigger
    57c8:	4b0a      	ldr	r3, [pc, #40]	; (57f4 <EINT3_IRQHandler+0x3c>)
    57ca:	681b      	ldr	r3, [r3, #0]
    57cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    57d0:	f640 4235 	movw	r2, #3125	; 0xc35
    57d4:	fb02 f203 	mul.w	r2, r2, r3
    57d8:	4b07      	ldr	r3, [pc, #28]	; (57f8 <EINT3_IRQHandler+0x40>)
    57da:	681b      	ldr	r3, [r3, #0]
    57dc:	4413      	add	r3, r2
    57de:	4a07      	ldr	r2, [pc, #28]	; (57fc <EINT3_IRQHandler+0x44>)
    57e0:	6013      	str	r3, [r2, #0]
}
    57e2:	46bd      	mov	sp, r7
    57e4:	f85d 7b04 	ldr.w	r7, [sp], #4
    57e8:	4770      	bx	lr
    57ea:	bf00      	nop
    57ec:	400280ac 	.word	0x400280ac
    57f0:	100010cc 	.word	0x100010cc
    57f4:	10000bec 	.word	0x10000bec
    57f8:	40004008 	.word	0x40004008
    57fc:	10000be4 	.word	0x10000be4

00005800 <msleep>:

/* Sleep (busy wait) for 'millis' milliseconds. The 'wait' routines in
 * ubertooth.c are matched to the clock setup at boot time and can not
 * be used while the board is running at 100MHz. */
static void msleep(uint32_t millis)
{
    5800:	b5b0      	push	{r4, r5, r7, lr}
    5802:	b084      	sub	sp, #16
    5804:	af00      	add	r7, sp, #0
    5806:	6078      	str	r0, [r7, #4]
	uint32_t stop_at = clkn + millis * 312.5 / 1000;  // millis -> clkn ticks
    5808:	4b1b      	ldr	r3, [pc, #108]	; (5878 <msleep+0x78>)
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	4618      	mov	r0, r3
    580e:	f006 fbb1 	bl	bf74 <__aeabi_ui2d>
    5812:	4604      	mov	r4, r0
    5814:	460d      	mov	r5, r1
    5816:	6878      	ldr	r0, [r7, #4]
    5818:	f006 fbac 	bl	bf74 <__aeabi_ui2d>
    581c:	4602      	mov	r2, r0
    581e:	460b      	mov	r3, r1
    5820:	4610      	mov	r0, r2
    5822:	4619      	mov	r1, r3
    5824:	a312      	add	r3, pc, #72	; (adr r3, 5870 <msleep+0x70>)
    5826:	e9d3 2300 	ldrd	r2, r3, [r3]
    582a:	f006 fc19 	bl	c060 <__aeabi_dmul>
    582e:	4602      	mov	r2, r0
    5830:	460b      	mov	r3, r1
    5832:	4610      	mov	r0, r2
    5834:	4619      	mov	r1, r3
    5836:	f04f 0200 	mov.w	r2, #0
    583a:	4b10      	ldr	r3, [pc, #64]	; (587c <msleep+0x7c>)
    583c:	f006 fd3a 	bl	c2b4 <__aeabi_ddiv>
    5840:	4602      	mov	r2, r0
    5842:	460b      	mov	r3, r1
    5844:	4620      	mov	r0, r4
    5846:	4629      	mov	r1, r5
    5848:	f006 fa58 	bl	bcfc <__adddf3>
    584c:	4602      	mov	r2, r0
    584e:	460b      	mov	r3, r1
    5850:	4610      	mov	r0, r2
    5852:	4619      	mov	r1, r3
    5854:	f006 fe16 	bl	c484 <__aeabi_d2uiz>
    5858:	4603      	mov	r3, r0
    585a:	60fb      	str	r3, [r7, #12]
	do { } while (clkn < stop_at);                   // TODO: handle wrapping
    585c:	4b06      	ldr	r3, [pc, #24]	; (5878 <msleep+0x78>)
    585e:	681a      	ldr	r2, [r3, #0]
    5860:	68fb      	ldr	r3, [r7, #12]
    5862:	429a      	cmp	r2, r3
    5864:	d3fa      	bcc.n	585c <msleep+0x5c>
}
    5866:	3710      	adds	r7, #16
    5868:	46bd      	mov	sp, r7
    586a:	bdb0      	pop	{r4, r5, r7, pc}
    586c:	f3af 8000 	nop.w
    5870:	00000000 	.word	0x00000000
    5874:	40738800 	.word	0x40738800
    5878:	10000bec 	.word	0x10000bec
    587c:	408f4000 	.word	0x408f4000

00005880 <dma_init>:

static void dma_init()
{
    5880:	b480      	push	{r7}
    5882:	af00      	add	r7, sp, #0
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    5884:	4a3f      	ldr	r2, [pc, #252]	; (5984 <dma_init+0x104>)
    5886:	4b3f      	ldr	r3, [pc, #252]	; (5984 <dma_init+0x104>)
    5888:	681b      	ldr	r3, [r3, #0]
    588a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    588e:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5890:	4b3d      	ldr	r3, [pc, #244]	; (5988 <dma_init+0x108>)
    5892:	2200      	movs	r2, #0
    5894:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5896:	4b3d      	ldr	r3, [pc, #244]	; (598c <dma_init+0x10c>)
    5898:	2200      	movs	r2, #0
    589a:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    589c:	4b3c      	ldr	r3, [pc, #240]	; (5990 <dma_init+0x110>)
    589e:	2200      	movs	r2, #0
    58a0:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    58a2:	4b3c      	ldr	r3, [pc, #240]	; (5994 <dma_init+0x114>)
    58a4:	2200      	movs	r2, #0
    58a6:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    58a8:	4b3b      	ldr	r3, [pc, #236]	; (5998 <dma_init+0x118>)
    58aa:	2200      	movs	r2, #0
    58ac:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    58ae:	4b3b      	ldr	r3, [pc, #236]	; (599c <dma_init+0x11c>)
    58b0:	2200      	movs	r2, #0
    58b2:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    58b4:	4b3a      	ldr	r3, [pc, #232]	; (59a0 <dma_init+0x120>)
    58b6:	2200      	movs	r2, #0
    58b8:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    58ba:	4b3a      	ldr	r3, [pc, #232]	; (59a4 <dma_init+0x124>)
    58bc:	2200      	movs	r2, #0
    58be:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    58c0:	4b39      	ldr	r3, [pc, #228]	; (59a8 <dma_init+0x128>)
    58c2:	22ff      	movs	r2, #255	; 0xff
    58c4:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    58c6:	4b39      	ldr	r3, [pc, #228]	; (59ac <dma_init+0x12c>)
    58c8:	22ff      	movs	r2, #255	; 0xff
    58ca:	601a      	str	r2, [r3, #0]

	/* DMA linked lists */
	rx_dma_lli1.src = (u32)&(DIO_SSP_DR);
    58cc:	4b38      	ldr	r3, [pc, #224]	; (59b0 <dma_init+0x130>)
    58ce:	4a39      	ldr	r2, [pc, #228]	; (59b4 <dma_init+0x134>)
    58d0:	601a      	str	r2, [r3, #0]
	rx_dma_lli1.dest = (u32)&rxbuf1[0];
    58d2:	4a39      	ldr	r2, [pc, #228]	; (59b8 <dma_init+0x138>)
    58d4:	4b36      	ldr	r3, [pc, #216]	; (59b0 <dma_init+0x130>)
    58d6:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (u32)&rx_dma_lli2;
    58d8:	4a38      	ldr	r2, [pc, #224]	; (59bc <dma_init+0x13c>)
    58da:	4b35      	ldr	r3, [pc, #212]	; (59b0 <dma_init+0x130>)
    58dc:	609a      	str	r2, [r3, #8]
	rx_dma_lli1.control = (DMA_SIZE) |
    58de:	4b34      	ldr	r3, [pc, #208]	; (59b0 <dma_init+0x130>)
    58e0:	4a37      	ldr	r2, [pc, #220]	; (59c0 <dma_init+0x140>)
    58e2:	60da      	str	r2, [r3, #12]
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (u32)&(DIO_SSP_DR);
    58e4:	4b35      	ldr	r3, [pc, #212]	; (59bc <dma_init+0x13c>)
    58e6:	4a33      	ldr	r2, [pc, #204]	; (59b4 <dma_init+0x134>)
    58e8:	601a      	str	r2, [r3, #0]
	rx_dma_lli2.dest = (u32)&rxbuf2[0];
    58ea:	4a36      	ldr	r2, [pc, #216]	; (59c4 <dma_init+0x144>)
    58ec:	4b33      	ldr	r3, [pc, #204]	; (59bc <dma_init+0x13c>)
    58ee:	605a      	str	r2, [r3, #4]
	rx_dma_lli2.next_lli = (u32)&rx_dma_lli1;
    58f0:	4a2f      	ldr	r2, [pc, #188]	; (59b0 <dma_init+0x130>)
    58f2:	4b32      	ldr	r3, [pc, #200]	; (59bc <dma_init+0x13c>)
    58f4:	609a      	str	r2, [r3, #8]
	rx_dma_lli2.control = (DMA_SIZE) |
    58f6:	4b31      	ldr	r3, [pc, #196]	; (59bc <dma_init+0x13c>)
    58f8:	4a31      	ldr	r2, [pc, #196]	; (59c0 <dma_init+0x140>)
    58fa:	60da      	str	r2, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* disable DMA interrupts */
	ICER0 = ICER0_ICE_DMA;
    58fc:	4b32      	ldr	r3, [pc, #200]	; (59c8 <dma_init+0x148>)
    58fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5902:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    5904:	4b31      	ldr	r3, [pc, #196]	; (59cc <dma_init+0x14c>)
    5906:	2201      	movs	r2, #1
    5908:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    590a:	bf00      	nop
    590c:	4b2f      	ldr	r3, [pc, #188]	; (59cc <dma_init+0x14c>)
    590e:	681b      	ldr	r3, [r3, #0]
    5910:	f003 0301 	and.w	r3, r3, #1
    5914:	2b00      	cmp	r3, #0
    5916:	d0f9      	beq.n	590c <dma_init+0x8c>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    5918:	4a2d      	ldr	r2, [pc, #180]	; (59d0 <dma_init+0x150>)
    591a:	4b25      	ldr	r3, [pc, #148]	; (59b0 <dma_init+0x130>)
    591c:	681b      	ldr	r3, [r3, #0]
    591e:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    5920:	4a2c      	ldr	r2, [pc, #176]	; (59d4 <dma_init+0x154>)
    5922:	4b23      	ldr	r3, [pc, #140]	; (59b0 <dma_init+0x130>)
    5924:	685b      	ldr	r3, [r3, #4]
    5926:	6013      	str	r3, [r2, #0]
	DMACC0LLI = rx_dma_lli1.next_lli;
    5928:	4a2b      	ldr	r2, [pc, #172]	; (59d8 <dma_init+0x158>)
    592a:	4b21      	ldr	r3, [pc, #132]	; (59b0 <dma_init+0x130>)
    592c:	689b      	ldr	r3, [r3, #8]
    592e:	6013      	str	r3, [r2, #0]
	DMACC0Control = rx_dma_lli1.control;
    5930:	4a2a      	ldr	r2, [pc, #168]	; (59dc <dma_init+0x15c>)
    5932:	4b1f      	ldr	r3, [pc, #124]	; (59b0 <dma_init+0x130>)
    5934:	68db      	ldr	r3, [r3, #12]
    5936:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    5938:	4b13      	ldr	r3, [pc, #76]	; (5988 <dma_init+0x108>)
    593a:	f24d 0206 	movw	r2, #53254	; 0xd006
    593e:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5940:	4b27      	ldr	r3, [pc, #156]	; (59e0 <dma_init+0x160>)
    5942:	681b      	ldr	r3, [r3, #0]
    5944:	0d1b      	lsrs	r3, r3, #20
    5946:	b2db      	uxtb	r3, r3
    5948:	4a26      	ldr	r2, [pc, #152]	; (59e4 <dma_init+0x164>)
    594a:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    594c:	4b24      	ldr	r3, [pc, #144]	; (59e0 <dma_init+0x160>)
    594e:	681b      	ldr	r3, [r3, #0]
    5950:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5954:	f640 4235 	movw	r2, #3125	; 0xc35
    5958:	fb02 f203 	mul.w	r2, r2, r3
    595c:	4b22      	ldr	r3, [pc, #136]	; (59e8 <dma_init+0x168>)
    595e:	681b      	ldr	r3, [r3, #0]
    5960:	4413      	add	r3, r2
    5962:	4a22      	ldr	r2, [pc, #136]	; (59ec <dma_init+0x16c>)
    5964:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5966:	4b22      	ldr	r3, [pc, #136]	; (59f0 <dma_init+0x170>)
    5968:	881b      	ldrh	r3, [r3, #0]
    596a:	b29a      	uxth	r2, r3
    596c:	4b21      	ldr	r3, [pc, #132]	; (59f4 <dma_init+0x174>)
    596e:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5970:	4b21      	ldr	r3, [pc, #132]	; (59f8 <dma_init+0x178>)
    5972:	2200      	movs	r2, #0
    5974:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5976:	4b21      	ldr	r3, [pc, #132]	; (59fc <dma_init+0x17c>)
    5978:	2200      	movs	r2, #0
    597a:	601a      	str	r2, [r3, #0]
}
    597c:	46bd      	mov	sp, r7
    597e:	f85d 7b04 	ldr.w	r7, [sp], #4
    5982:	4770      	bx	lr
    5984:	400fc0c4 	.word	0x400fc0c4
    5988:	50004110 	.word	0x50004110
    598c:	50004130 	.word	0x50004130
    5990:	50004150 	.word	0x50004150
    5994:	50004170 	.word	0x50004170
    5998:	50004190 	.word	0x50004190
    599c:	500041b0 	.word	0x500041b0
    59a0:	500041d0 	.word	0x500041d0
    59a4:	500041f0 	.word	0x500041f0
    59a8:	50004008 	.word	0x50004008
    59ac:	50004010 	.word	0x50004010
    59b0:	10001078 	.word	0x10001078
    59b4:	40030008 	.word	0x40030008
    59b8:	10001094 	.word	0x10001094
    59bc:	10000bd4 	.word	0x10000bd4
    59c0:	88009032 	.word	0x88009032
    59c4:	10001040 	.word	0x10001040
    59c8:	e000e180 	.word	0xe000e180
    59cc:	50004030 	.word	0x50004030
    59d0:	50004100 	.word	0x50004100
    59d4:	50004104 	.word	0x50004104
    59d8:	50004108 	.word	0x50004108
    59dc:	5000410c 	.word	0x5000410c
    59e0:	10000bec 	.word	0x10000bec
    59e4:	10000bf4 	.word	0x10000bf4
    59e8:	40004008 	.word	0x40004008
    59ec:	10001030 	.word	0x10001030
    59f0:	1000049c 	.word	0x1000049c
    59f4:	1000098a 	.word	0x1000098a
    59f8:	10000b04 	.word	0x10000b04
    59fc:	100010c8 	.word	0x100010c8

00005a00 <dma_init_le>:

static void dma_init_le()
{
    5a00:	b480      	push	{r7}
    5a02:	b083      	sub	sp, #12
    5a04:	af00      	add	r7, sp, #0
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    5a06:	4a4b      	ldr	r2, [pc, #300]	; (5b34 <dma_init_le+0x134>)
    5a08:	4b4a      	ldr	r3, [pc, #296]	; (5b34 <dma_init_le+0x134>)
    5a0a:	681b      	ldr	r3, [r3, #0]
    5a0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    5a10:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5a12:	4b49      	ldr	r3, [pc, #292]	; (5b38 <dma_init_le+0x138>)
    5a14:	2200      	movs	r2, #0
    5a16:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5a18:	4b48      	ldr	r3, [pc, #288]	; (5b3c <dma_init_le+0x13c>)
    5a1a:	2200      	movs	r2, #0
    5a1c:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5a1e:	4b48      	ldr	r3, [pc, #288]	; (5b40 <dma_init_le+0x140>)
    5a20:	2200      	movs	r2, #0
    5a22:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5a24:	4b47      	ldr	r3, [pc, #284]	; (5b44 <dma_init_le+0x144>)
    5a26:	2200      	movs	r2, #0
    5a28:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5a2a:	4b47      	ldr	r3, [pc, #284]	; (5b48 <dma_init_le+0x148>)
    5a2c:	2200      	movs	r2, #0
    5a2e:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5a30:	4b46      	ldr	r3, [pc, #280]	; (5b4c <dma_init_le+0x14c>)
    5a32:	2200      	movs	r2, #0
    5a34:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5a36:	4b46      	ldr	r3, [pc, #280]	; (5b50 <dma_init_le+0x150>)
    5a38:	2200      	movs	r2, #0
    5a3a:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5a3c:	4b45      	ldr	r3, [pc, #276]	; (5b54 <dma_init_le+0x154>)
    5a3e:	2200      	movs	r2, #0
    5a40:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5a42:	4b45      	ldr	r3, [pc, #276]	; (5b58 <dma_init_le+0x158>)
    5a44:	22ff      	movs	r2, #255	; 0xff
    5a46:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5a48:	4b44      	ldr	r3, [pc, #272]	; (5b5c <dma_init_le+0x15c>)
    5a4a:	22ff      	movs	r2, #255	; 0xff
    5a4c:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    5a4e:	4b44      	ldr	r3, [pc, #272]	; (5b60 <dma_init_le+0x160>)
    5a50:	2201      	movs	r2, #1
    5a52:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    5a54:	bf00      	nop
    5a56:	4b42      	ldr	r3, [pc, #264]	; (5b60 <dma_init_le+0x160>)
    5a58:	681b      	ldr	r3, [r3, #0]
    5a5a:	f003 0301 	and.w	r3, r3, #1
    5a5e:	2b00      	cmp	r3, #0
    5a60:	d0f9      	beq.n	5a56 <dma_init_le+0x56>

	for (i = 0; i < 11; ++i) {
    5a62:	2300      	movs	r3, #0
    5a64:	607b      	str	r3, [r7, #4]
    5a66:	e02a      	b.n	5abe <dma_init_le+0xbe>
		le_dma_lli[i].src = (u32)&(DIO_SSP_DR);
    5a68:	4a3e      	ldr	r2, [pc, #248]	; (5b64 <dma_init_le+0x164>)
    5a6a:	687b      	ldr	r3, [r7, #4]
    5a6c:	011b      	lsls	r3, r3, #4
    5a6e:	4413      	add	r3, r2
    5a70:	4a3d      	ldr	r2, [pc, #244]	; (5b68 <dma_init_le+0x168>)
    5a72:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].dest = (u32)&rxbuf1[4 * i];
    5a74:	687b      	ldr	r3, [r7, #4]
    5a76:	009b      	lsls	r3, r3, #2
    5a78:	4a3c      	ldr	r2, [pc, #240]	; (5b6c <dma_init_le+0x16c>)
    5a7a:	4413      	add	r3, r2
    5a7c:	4619      	mov	r1, r3
    5a7e:	4a39      	ldr	r2, [pc, #228]	; (5b64 <dma_init_le+0x164>)
    5a80:	687b      	ldr	r3, [r7, #4]
    5a82:	011b      	lsls	r3, r3, #4
    5a84:	4413      	add	r3, r2
    5a86:	6059      	str	r1, [r3, #4]
		le_dma_lli[i].next_lli = i < 10 ? (u32)&le_dma_lli[i+1] : 0;
    5a88:	687b      	ldr	r3, [r7, #4]
    5a8a:	2b09      	cmp	r3, #9
    5a8c:	dc06      	bgt.n	5a9c <dma_init_le+0x9c>
    5a8e:	687b      	ldr	r3, [r7, #4]
    5a90:	3301      	adds	r3, #1
    5a92:	011b      	lsls	r3, r3, #4
    5a94:	4a33      	ldr	r2, [pc, #204]	; (5b64 <dma_init_le+0x164>)
    5a96:	4413      	add	r3, r2
    5a98:	461a      	mov	r2, r3
    5a9a:	e000      	b.n	5a9e <dma_init_le+0x9e>
    5a9c:	2200      	movs	r2, #0
    5a9e:	4931      	ldr	r1, [pc, #196]	; (5b64 <dma_init_le+0x164>)
    5aa0:	687b      	ldr	r3, [r7, #4]
    5aa2:	011b      	lsls	r3, r3, #4
    5aa4:	440b      	add	r3, r1
    5aa6:	3308      	adds	r3, #8
    5aa8:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].control = 4 |
    5aaa:	4a2e      	ldr	r2, [pc, #184]	; (5b64 <dma_init_le+0x164>)
    5aac:	687b      	ldr	r3, [r7, #4]
    5aae:	011b      	lsls	r3, r3, #4
    5ab0:	4413      	add	r3, r2
    5ab2:	3308      	adds	r3, #8
    5ab4:	4a2e      	ldr	r2, [pc, #184]	; (5b70 <dma_init_le+0x170>)
    5ab6:	605a      	str	r2, [r3, #4]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    5ab8:	687b      	ldr	r3, [r7, #4]
    5aba:	3301      	adds	r3, #1
    5abc:	607b      	str	r3, [r7, #4]
    5abe:	687b      	ldr	r3, [r7, #4]
    5ac0:	2b0a      	cmp	r3, #10
    5ac2:	ddd1      	ble.n	5a68 <dma_init_le+0x68>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    5ac4:	4a2b      	ldr	r2, [pc, #172]	; (5b74 <dma_init_le+0x174>)
    5ac6:	4b27      	ldr	r3, [pc, #156]	; (5b64 <dma_init_le+0x164>)
    5ac8:	681b      	ldr	r3, [r3, #0]
    5aca:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    5acc:	4a2a      	ldr	r2, [pc, #168]	; (5b78 <dma_init_le+0x178>)
    5ace:	4b25      	ldr	r3, [pc, #148]	; (5b64 <dma_init_le+0x164>)
    5ad0:	685b      	ldr	r3, [r3, #4]
    5ad2:	6013      	str	r3, [r2, #0]
	DMACC0LLI = le_dma_lli[0].next_lli;
    5ad4:	4a29      	ldr	r2, [pc, #164]	; (5b7c <dma_init_le+0x17c>)
    5ad6:	4b23      	ldr	r3, [pc, #140]	; (5b64 <dma_init_le+0x164>)
    5ad8:	689b      	ldr	r3, [r3, #8]
    5ada:	6013      	str	r3, [r2, #0]
	DMACC0Control = le_dma_lli[0].control;
    5adc:	4a28      	ldr	r2, [pc, #160]	; (5b80 <dma_init_le+0x180>)
    5ade:	4b21      	ldr	r3, [pc, #132]	; (5b64 <dma_init_le+0x164>)
    5ae0:	68db      	ldr	r3, [r3, #12]
    5ae2:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    5ae4:	4b14      	ldr	r3, [pc, #80]	; (5b38 <dma_init_le+0x138>)
    5ae6:	f24d 0206 	movw	r2, #53254	; 0xd006
    5aea:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5aec:	4b25      	ldr	r3, [pc, #148]	; (5b84 <dma_init_le+0x184>)
    5aee:	681b      	ldr	r3, [r3, #0]
    5af0:	0d1b      	lsrs	r3, r3, #20
    5af2:	b2db      	uxtb	r3, r3
    5af4:	4a24      	ldr	r2, [pc, #144]	; (5b88 <dma_init_le+0x188>)
    5af6:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    5af8:	4b22      	ldr	r3, [pc, #136]	; (5b84 <dma_init_le+0x184>)
    5afa:	681b      	ldr	r3, [r3, #0]
    5afc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5b00:	f640 4235 	movw	r2, #3125	; 0xc35
    5b04:	fb02 f203 	mul.w	r2, r2, r3
    5b08:	4b20      	ldr	r3, [pc, #128]	; (5b8c <dma_init_le+0x18c>)
    5b0a:	681b      	ldr	r3, [r3, #0]
    5b0c:	4413      	add	r3, r2
    5b0e:	4a20      	ldr	r2, [pc, #128]	; (5b90 <dma_init_le+0x190>)
    5b10:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5b12:	4b20      	ldr	r3, [pc, #128]	; (5b94 <dma_init_le+0x194>)
    5b14:	881b      	ldrh	r3, [r3, #0]
    5b16:	b29a      	uxth	r2, r3
    5b18:	4b1f      	ldr	r3, [pc, #124]	; (5b98 <dma_init_le+0x198>)
    5b1a:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5b1c:	4b1f      	ldr	r3, [pc, #124]	; (5b9c <dma_init_le+0x19c>)
    5b1e:	2200      	movs	r2, #0
    5b20:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5b22:	4b1f      	ldr	r3, [pc, #124]	; (5ba0 <dma_init_le+0x1a0>)
    5b24:	2200      	movs	r2, #0
    5b26:	601a      	str	r2, [r3, #0]
}
    5b28:	370c      	adds	r7, #12
    5b2a:	46bd      	mov	sp, r7
    5b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
    5b30:	4770      	bx	lr
    5b32:	bf00      	nop
    5b34:	400fc0c4 	.word	0x400fc0c4
    5b38:	50004110 	.word	0x50004110
    5b3c:	50004130 	.word	0x50004130
    5b40:	50004150 	.word	0x50004150
    5b44:	50004170 	.word	0x50004170
    5b48:	50004190 	.word	0x50004190
    5b4c:	500041b0 	.word	0x500041b0
    5b50:	500041d0 	.word	0x500041d0
    5b54:	500041f0 	.word	0x500041f0
    5b58:	50004008 	.word	0x50004008
    5b5c:	50004010 	.word	0x50004010
    5b60:	50004030 	.word	0x50004030
    5b64:	10000b10 	.word	0x10000b10
    5b68:	40030008 	.word	0x40030008
    5b6c:	10001094 	.word	0x10001094
    5b70:	88001004 	.word	0x88001004
    5b74:	50004100 	.word	0x50004100
    5b78:	50004104 	.word	0x50004104
    5b7c:	50004108 	.word	0x50004108
    5b80:	5000410c 	.word	0x5000410c
    5b84:	10000bec 	.word	0x10000bec
    5b88:	10000bf4 	.word	0x10000bf4
    5b8c:	40004008 	.word	0x40004008
    5b90:	10001030 	.word	0x10001030
    5b94:	1000049c 	.word	0x1000049c
    5b98:	1000098a 	.word	0x1000098a
    5b9c:	10000b04 	.word	0x10000b04
    5ba0:	100010c8 	.word	0x100010c8

00005ba4 <bt_stream_dma_handler>:

void bt_stream_dma_handler(void) {
    5ba4:	b480      	push	{r7}
    5ba6:	af00      	add	r7, sp, #0
	idle_buf_clkn_high = active_buf_clkn_high;
    5ba8:	4b25      	ldr	r3, [pc, #148]	; (5c40 <bt_stream_dma_handler+0x9c>)
    5baa:	681b      	ldr	r3, [r3, #0]
    5bac:	4a25      	ldr	r2, [pc, #148]	; (5c44 <bt_stream_dma_handler+0xa0>)
    5bae:	6013      	str	r3, [r2, #0]
	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5bb0:	4b25      	ldr	r3, [pc, #148]	; (5c48 <bt_stream_dma_handler+0xa4>)
    5bb2:	681b      	ldr	r3, [r3, #0]
    5bb4:	0d1b      	lsrs	r3, r3, #20
    5bb6:	b2db      	uxtb	r3, r3
    5bb8:	4a21      	ldr	r2, [pc, #132]	; (5c40 <bt_stream_dma_handler+0x9c>)
    5bba:	6013      	str	r3, [r2, #0]

	idle_buf_clk100ns = active_buf_clk100ns;
    5bbc:	4b23      	ldr	r3, [pc, #140]	; (5c4c <bt_stream_dma_handler+0xa8>)
    5bbe:	681b      	ldr	r3, [r3, #0]
    5bc0:	4a23      	ldr	r2, [pc, #140]	; (5c50 <bt_stream_dma_handler+0xac>)
    5bc2:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    5bc4:	4b20      	ldr	r3, [pc, #128]	; (5c48 <bt_stream_dma_handler+0xa4>)
    5bc6:	681b      	ldr	r3, [r3, #0]
    5bc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5bcc:	f640 4235 	movw	r2, #3125	; 0xc35
    5bd0:	fb02 f203 	mul.w	r2, r2, r3
    5bd4:	4b1f      	ldr	r3, [pc, #124]	; (5c54 <bt_stream_dma_handler+0xb0>)
    5bd6:	681b      	ldr	r3, [r3, #0]
    5bd8:	4413      	add	r3, r2
    5bda:	4a1c      	ldr	r2, [pc, #112]	; (5c4c <bt_stream_dma_handler+0xa8>)
    5bdc:	6013      	str	r3, [r2, #0]

	idle_buf_channel = active_buf_channel;
    5bde:	4b1e      	ldr	r3, [pc, #120]	; (5c58 <bt_stream_dma_handler+0xb4>)
    5be0:	881b      	ldrh	r3, [r3, #0]
    5be2:	b29a      	uxth	r2, r3
    5be4:	4b1d      	ldr	r3, [pc, #116]	; (5c5c <bt_stream_dma_handler+0xb8>)
    5be6:	801a      	strh	r2, [r3, #0]
	active_buf_channel = channel;
    5be8:	4b1d      	ldr	r3, [pc, #116]	; (5c60 <bt_stream_dma_handler+0xbc>)
    5bea:	881b      	ldrh	r3, [r3, #0]
    5bec:	b29a      	uxth	r2, r3
    5bee:	4b1a      	ldr	r3, [pc, #104]	; (5c58 <bt_stream_dma_handler+0xb4>)
    5bf0:	801a      	strh	r2, [r3, #0]

	/* interrupt on channel 0 */
	if (DMACIntStat & (1 << 0)) {
    5bf2:	4b1c      	ldr	r3, [pc, #112]	; (5c64 <bt_stream_dma_handler+0xc0>)
    5bf4:	681b      	ldr	r3, [r3, #0]
    5bf6:	f003 0301 	and.w	r3, r3, #1
    5bfa:	2b00      	cmp	r3, #0
    5bfc:	d01b      	beq.n	5c36 <bt_stream_dma_handler+0x92>
		if (DMACIntTCStat & (1 << 0)) {
    5bfe:	4b1a      	ldr	r3, [pc, #104]	; (5c68 <bt_stream_dma_handler+0xc4>)
    5c00:	681b      	ldr	r3, [r3, #0]
    5c02:	f003 0301 	and.w	r3, r3, #1
    5c06:	2b00      	cmp	r3, #0
    5c08:	d007      	beq.n	5c1a <bt_stream_dma_handler+0x76>
			DMACIntTCClear = (1 << 0);
    5c0a:	4b18      	ldr	r3, [pc, #96]	; (5c6c <bt_stream_dma_handler+0xc8>)
    5c0c:	2201      	movs	r2, #1
    5c0e:	601a      	str	r2, [r3, #0]
			++rx_tc;
    5c10:	4b17      	ldr	r3, [pc, #92]	; (5c70 <bt_stream_dma_handler+0xcc>)
    5c12:	681b      	ldr	r3, [r3, #0]
    5c14:	3301      	adds	r3, #1
    5c16:	4a16      	ldr	r2, [pc, #88]	; (5c70 <bt_stream_dma_handler+0xcc>)
    5c18:	6013      	str	r3, [r2, #0]
		}
		if (DMACIntErrStat & (1 << 0)) {
    5c1a:	4b16      	ldr	r3, [pc, #88]	; (5c74 <bt_stream_dma_handler+0xd0>)
    5c1c:	681b      	ldr	r3, [r3, #0]
    5c1e:	f003 0301 	and.w	r3, r3, #1
    5c22:	2b00      	cmp	r3, #0
    5c24:	d007      	beq.n	5c36 <bt_stream_dma_handler+0x92>
			DMACIntErrClr = (1 << 0);
    5c26:	4b14      	ldr	r3, [pc, #80]	; (5c78 <bt_stream_dma_handler+0xd4>)
    5c28:	2201      	movs	r2, #1
    5c2a:	601a      	str	r2, [r3, #0]
			++rx_err;
    5c2c:	4b13      	ldr	r3, [pc, #76]	; (5c7c <bt_stream_dma_handler+0xd8>)
    5c2e:	681b      	ldr	r3, [r3, #0]
    5c30:	3301      	adds	r3, #1
    5c32:	4a12      	ldr	r2, [pc, #72]	; (5c7c <bt_stream_dma_handler+0xd8>)
    5c34:	6013      	str	r3, [r2, #0]
		}
	}
}
    5c36:	46bd      	mov	sp, r7
    5c38:	f85d 7b04 	ldr.w	r7, [sp], #4
    5c3c:	4770      	bx	lr
    5c3e:	bf00      	nop
    5c40:	10000bf4 	.word	0x10000bf4
    5c44:	1000103c 	.word	0x1000103c
    5c48:	10000bec 	.word	0x10000bec
    5c4c:	10001030 	.word	0x10001030
    5c50:	10000bd0 	.word	0x10000bd0
    5c54:	40004008 	.word	0x40004008
    5c58:	1000098a 	.word	0x1000098a
    5c5c:	10000988 	.word	0x10000988
    5c60:	1000049c 	.word	0x1000049c
    5c64:	50004000 	.word	0x50004000
    5c68:	50004004 	.word	0x50004004
    5c6c:	50004008 	.word	0x50004008
    5c70:	10000b04 	.word	0x10000b04
    5c74:	5000400c 	.word	0x5000400c
    5c78:	50004010 	.word	0x50004010
    5c7c:	100010c8 	.word	0x100010c8

00005c80 <DMA_IRQHandler>:

void DMA_IRQHandler()
{
    5c80:	b580      	push	{r7, lr}
    5c82:	af00      	add	r7, sp, #0
	switch (mode) {
    5c84:	4b15      	ldr	r3, [pc, #84]	; (5cdc <DMA_IRQHandler+0x5c>)
    5c86:	781b      	ldrb	r3, [r3, #0]
    5c88:	b2db      	uxtb	r3, r3
    5c8a:	3b01      	subs	r3, #1
    5c8c:	2b0e      	cmp	r3, #14
    5c8e:	d824      	bhi.n	5cda <DMA_IRQHandler+0x5a>
    5c90:	a201      	add	r2, pc, #4	; (adr r2, 5c98 <DMA_IRQHandler+0x18>)
    5c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5c96:	bf00      	nop
    5c98:	00005cd5 	.word	0x00005cd5
    5c9c:	00005cdb 	.word	0x00005cdb
    5ca0:	00005cdb 	.word	0x00005cdb
    5ca4:	00005cd5 	.word	0x00005cd5
    5ca8:	00005cdb 	.word	0x00005cdb
    5cac:	00005cdb 	.word	0x00005cdb
    5cb0:	00005cdb 	.word	0x00005cdb
    5cb4:	00005cd5 	.word	0x00005cd5
    5cb8:	00005cd5 	.word	0x00005cd5
    5cbc:	00005cd5 	.word	0x00005cd5
    5cc0:	00005cdb 	.word	0x00005cdb
    5cc4:	00005cd5 	.word	0x00005cd5
    5cc8:	00005cdb 	.word	0x00005cdb
    5ccc:	00005cd5 	.word	0x00005cd5
    5cd0:	00005cd5 	.word	0x00005cd5
		case MODE_SPECAN:
		case MODE_BT_FOLLOW:
		case MODE_BT_FOLLOW_LE:
		case MODE_BT_PROMISC_LE:
		case MODE_BT_SLAVE_LE:
			bt_stream_dma_handler();
    5cd4:	f7ff ff66 	bl	5ba4 <bt_stream_dma_handler>
			break;
    5cd8:	bf00      	nop
	}
}
    5cda:	bd80      	pop	{r7, pc}
    5cdc:	10000a3e 	.word	0x10000a3e

00005ce0 <dio_ssp_start>:

static void dio_ssp_start()
{
    5ce0:	b480      	push	{r7}
    5ce2:	af00      	add	r7, sp, #0
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    5ce4:	4b10      	ldr	r3, [pc, #64]	; (5d28 <dio_ssp_start+0x48>)
    5ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5cea:	601a      	str	r2, [r3, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    5cec:	4a0f      	ldr	r2, [pc, #60]	; (5d2c <dio_ssp_start+0x4c>)
    5cee:	4b0f      	ldr	r3, [pc, #60]	; (5d2c <dio_ssp_start+0x4c>)
    5cf0:	681b      	ldr	r3, [r3, #0]
    5cf2:	f043 0301 	orr.w	r3, r3, #1
    5cf6:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    5cf8:	4a0d      	ldr	r2, [pc, #52]	; (5d30 <dio_ssp_start+0x50>)
    5cfa:	4b0d      	ldr	r3, [pc, #52]	; (5d30 <dio_ssp_start+0x50>)
    5cfc:	681b      	ldr	r3, [r3, #0]
    5cfe:	f043 0302 	orr.w	r3, r3, #2
    5d02:	6013      	str	r3, [r2, #0]
	
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    5d04:	4a0b      	ldr	r2, [pc, #44]	; (5d34 <dio_ssp_start+0x54>)
    5d06:	4b0b      	ldr	r3, [pc, #44]	; (5d34 <dio_ssp_start+0x54>)
    5d08:	681b      	ldr	r3, [r3, #0]
    5d0a:	f043 0301 	orr.w	r3, r3, #1
    5d0e:	6013      	str	r3, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    5d10:	4b09      	ldr	r3, [pc, #36]	; (5d38 <dio_ssp_start+0x58>)
    5d12:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5d16:	601a      	str	r2, [r3, #0]

	/* activate slave select pin */
	DIO_SSEL_CLR;
    5d18:	4b08      	ldr	r3, [pc, #32]	; (5d3c <dio_ssp_start+0x5c>)
    5d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5d1e:	601a      	str	r2, [r3, #0]
}
    5d20:	46bd      	mov	sp, r7
    5d22:	f85d 7b04 	ldr.w	r7, [sp], #4
    5d26:	4770      	bx	lr
    5d28:	2009c098 	.word	0x2009c098
    5d2c:	40030024 	.word	0x40030024
    5d30:	40030004 	.word	0x40030004
    5d34:	50004110 	.word	0x50004110
    5d38:	e000e100 	.word	0xe000e100
    5d3c:	2009c09c 	.word	0x2009c09c

00005d40 <dio_ssp_stop>:

static void dio_ssp_stop()
{
    5d40:	b480      	push	{r7}
    5d42:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    5d44:	4b21      	ldr	r3, [pc, #132]	; (5dcc <dio_ssp_stop+0x8c>)
    5d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5d4a:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    5d4c:	4a20      	ldr	r2, [pc, #128]	; (5dd0 <dio_ssp_stop+0x90>)
    5d4e:	4b20      	ldr	r3, [pc, #128]	; (5dd0 <dio_ssp_stop+0x90>)
    5d50:	681b      	ldr	r3, [r3, #0]
    5d52:	f023 0301 	bic.w	r3, r3, #1
    5d56:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    5d58:	4a1e      	ldr	r2, [pc, #120]	; (5dd4 <dio_ssp_stop+0x94>)
    5d5a:	4b1e      	ldr	r3, [pc, #120]	; (5dd4 <dio_ssp_stop+0x94>)
    5d5c:	681b      	ldr	r3, [r3, #0]
    5d5e:	f023 0302 	bic.w	r3, r3, #2
    5d62:	6013      	str	r3, [r2, #0]

	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    5d64:	4b1c      	ldr	r3, [pc, #112]	; (5dd8 <dio_ssp_stop+0x98>)
    5d66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5d6a:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    5d6c:	4b1b      	ldr	r3, [pc, #108]	; (5ddc <dio_ssp_stop+0x9c>)
    5d6e:	2200      	movs	r2, #0
    5d70:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5d72:	4b1b      	ldr	r3, [pc, #108]	; (5de0 <dio_ssp_stop+0xa0>)
    5d74:	2200      	movs	r2, #0
    5d76:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5d78:	4b1a      	ldr	r3, [pc, #104]	; (5de4 <dio_ssp_stop+0xa4>)
    5d7a:	2200      	movs	r2, #0
    5d7c:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5d7e:	4b1a      	ldr	r3, [pc, #104]	; (5de8 <dio_ssp_stop+0xa8>)
    5d80:	2200      	movs	r2, #0
    5d82:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5d84:	4b19      	ldr	r3, [pc, #100]	; (5dec <dio_ssp_stop+0xac>)
    5d86:	2200      	movs	r2, #0
    5d88:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5d8a:	4b19      	ldr	r3, [pc, #100]	; (5df0 <dio_ssp_stop+0xb0>)
    5d8c:	2200      	movs	r2, #0
    5d8e:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5d90:	4b18      	ldr	r3, [pc, #96]	; (5df4 <dio_ssp_stop+0xb4>)
    5d92:	2200      	movs	r2, #0
    5d94:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5d96:	4b18      	ldr	r3, [pc, #96]	; (5df8 <dio_ssp_stop+0xb8>)
    5d98:	2200      	movs	r2, #0
    5d9a:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5d9c:	4b17      	ldr	r3, [pc, #92]	; (5dfc <dio_ssp_stop+0xbc>)
    5d9e:	22ff      	movs	r2, #255	; 0xff
    5da0:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5da2:	4b17      	ldr	r3, [pc, #92]	; (5e00 <dio_ssp_stop+0xc0>)
    5da4:	22ff      	movs	r2, #255	; 0xff
    5da6:	601a      	str	r2, [r3, #0]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    5da8:	4a16      	ldr	r2, [pc, #88]	; (5e04 <dio_ssp_stop+0xc4>)
    5daa:	4b16      	ldr	r3, [pc, #88]	; (5e04 <dio_ssp_stop+0xc4>)
    5dac:	681b      	ldr	r3, [r3, #0]
    5dae:	f023 0301 	bic.w	r3, r3, #1
    5db2:	6013      	str	r3, [r2, #0]
	while (DMACConfig & DMACConfig_E);
    5db4:	bf00      	nop
    5db6:	4b13      	ldr	r3, [pc, #76]	; (5e04 <dio_ssp_stop+0xc4>)
    5db8:	681b      	ldr	r3, [r3, #0]
    5dba:	f003 0301 	and.w	r3, r3, #1
    5dbe:	2b00      	cmp	r3, #0
    5dc0:	d1f9      	bne.n	5db6 <dio_ssp_stop+0x76>
}
    5dc2:	46bd      	mov	sp, r7
    5dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
    5dc8:	4770      	bx	lr
    5dca:	bf00      	nop
    5dcc:	2009c098 	.word	0x2009c098
    5dd0:	40030024 	.word	0x40030024
    5dd4:	40030004 	.word	0x40030004
    5dd8:	e000e180 	.word	0xe000e180
    5ddc:	50004110 	.word	0x50004110
    5de0:	50004130 	.word	0x50004130
    5de4:	50004150 	.word	0x50004150
    5de8:	50004170 	.word	0x50004170
    5dec:	50004190 	.word	0x50004190
    5df0:	500041b0 	.word	0x500041b0
    5df4:	500041d0 	.word	0x500041d0
    5df8:	500041f0 	.word	0x500041f0
    5dfc:	50004008 	.word	0x50004008
    5e00:	50004010 	.word	0x50004010
    5e04:	50004030 	.word	0x50004030

00005e08 <cc2400_idle>:

static void cc2400_idle()
{
    5e08:	b580      	push	{r7, lr}
    5e0a:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    5e0c:	2064      	movs	r0, #100	; 0x64
    5e0e:	f004 fe79 	bl	ab04 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5e12:	bf00      	nop
    5e14:	f004 fe6c 	bl	aaf0 <cc2400_status>
    5e18:	4603      	mov	r3, r0
    5e1a:	f003 0304 	and.w	r3, r3, #4
    5e1e:	2b00      	cmp	r3, #0
    5e20:	d1f8      	bne.n	5e14 <cc2400_idle+0xc>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5e22:	4b0a      	ldr	r3, [pc, #40]	; (5e4c <cc2400_idle+0x44>)
    5e24:	2280      	movs	r2, #128	; 0x80
    5e26:	601a      	str	r2, [r3, #0]
	HGM_CLR;
    5e28:	4b08      	ldr	r3, [pc, #32]	; (5e4c <cc2400_idle+0x44>)
    5e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
    5e2e:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    5e30:	4b07      	ldr	r3, [pc, #28]	; (5e50 <cc2400_idle+0x48>)
    5e32:	2210      	movs	r2, #16
    5e34:	601a      	str	r2, [r3, #0]
	TXLED_CLR;
    5e36:	4b06      	ldr	r3, [pc, #24]	; (5e50 <cc2400_idle+0x48>)
    5e38:	f44f 7280 	mov.w	r2, #256	; 0x100
    5e3c:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    5e3e:	4b04      	ldr	r3, [pc, #16]	; (5e50 <cc2400_idle+0x48>)
    5e40:	2202      	movs	r2, #2
    5e42:	601a      	str	r2, [r3, #0]
	mode = MODE_IDLE;
    5e44:	4b03      	ldr	r3, [pc, #12]	; (5e54 <cc2400_idle+0x4c>)
    5e46:	2200      	movs	r2, #0
    5e48:	701a      	strb	r2, [r3, #0]
}
    5e4a:	bd80      	pop	{r7, pc}
    5e4c:	2009c05c 	.word	0x2009c05c
    5e50:	2009c03c 	.word	0x2009c03c
    5e54:	10000a3e 	.word	0x10000a3e

00005e58 <cc2400_rx>:

/* start un-buffered rx */
static void cc2400_rx()
{
    5e58:	b580      	push	{r7, lr}
    5e5a:	b082      	sub	sp, #8
    5e5c:	af00      	add	r7, sp, #0
	u16 mdmctrl;
	if (modulation == MOD_BT_BASIC_RATE) {
    5e5e:	4b2a      	ldr	r3, [pc, #168]	; (5f08 <cc2400_rx+0xb0>)
    5e60:	781b      	ldrb	r3, [r3, #0]
    5e62:	b2db      	uxtb	r3, r3
    5e64:	2b00      	cmp	r3, #0
    5e66:	d102      	bne.n	5e6e <cc2400_rx+0x16>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5e68:	2329      	movs	r3, #41	; 0x29
    5e6a:	80fb      	strh	r3, [r7, #6]
    5e6c:	e008      	b.n	5e80 <cc2400_rx+0x28>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5e6e:	4b26      	ldr	r3, [pc, #152]	; (5f08 <cc2400_rx+0xb0>)
    5e70:	781b      	ldrb	r3, [r3, #0]
    5e72:	b2db      	uxtb	r3, r3
    5e74:	2b01      	cmp	r3, #1
    5e76:	d102      	bne.n	5e7e <cc2400_rx+0x26>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5e78:	2340      	movs	r3, #64	; 0x40
    5e7a:	80fb      	strh	r3, [r7, #6]
    5e7c:	e000      	b.n	5e80 <cc2400_rx+0x28>
	} else {
		/* oops */
		return;
    5e7e:	e040      	b.n	5f02 <cc2400_rx+0xaa>
	}

	cc2400_set(MANAND,  0x7fff);
    5e80:	200d      	movs	r0, #13
    5e82:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5e86:	f004 fd7b 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5e8a:	2012      	movs	r0, #18
    5e8c:	f642 3122 	movw	r1, #11042	; 0x2b22
    5e90:	f004 fd76 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    5e94:	2014      	movs	r0, #20
    5e96:	f241 314b 	movw	r1, #4939	; 0x134b
    5e9a:	f004 fd71 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    5e9e:	2020      	movs	r0, #32
    5ea0:	f240 1101 	movw	r1, #257	; 0x101
    5ea4:	f004 fd6c 	bl	a980 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 2 preamble bytes of 01010101
	//      |  +-----------------> not packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5ea8:	4b18      	ldr	r3, [pc, #96]	; (5f0c <cc2400_rx+0xb4>)
    5eaa:	881b      	ldrh	r3, [r3, #0]
    5eac:	b29b      	uxth	r3, r3
    5eae:	3b01      	subs	r3, #1
    5eb0:	b29b      	uxth	r3, r3
    5eb2:	2002      	movs	r0, #2
    5eb4:	4619      	mov	r1, r3
    5eb6:	f004 fd63 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5eba:	88fb      	ldrh	r3, [r7, #6]
    5ebc:	2003      	movs	r0, #3
    5ebe:	4619      	mov	r1, r3
    5ec0:	f004 fd5e 	bl	a980 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5ec4:	f7fe fdc4 	bl	4a50 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ec8:	bf00      	nop
    5eca:	f004 fe11 	bl	aaf0 <cc2400_status>
    5ece:	4603      	mov	r3, r0
    5ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5ed4:	2b00      	cmp	r3, #0
    5ed6:	d0f8      	beq.n	5eca <cc2400_rx+0x72>
	cc2400_strobe(SFSON);
    5ed8:	2061      	movs	r0, #97	; 0x61
    5eda:	f004 fe13 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5ede:	bf00      	nop
    5ee0:	f004 fe06 	bl	aaf0 <cc2400_status>
    5ee4:	4603      	mov	r3, r0
    5ee6:	f003 0304 	and.w	r3, r3, #4
    5eea:	2b00      	cmp	r3, #0
    5eec:	d0f8      	beq.n	5ee0 <cc2400_rx+0x88>
	cc2400_strobe(SRX);
    5eee:	2062      	movs	r0, #98	; 0x62
    5ef0:	f004 fe08 	bl	ab04 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5ef4:	4b06      	ldr	r3, [pc, #24]	; (5f10 <cc2400_rx+0xb8>)
    5ef6:	2280      	movs	r2, #128	; 0x80
    5ef8:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5efa:	4b05      	ldr	r3, [pc, #20]	; (5f10 <cc2400_rx+0xb8>)
    5efc:	f44f 7280 	mov.w	r2, #256	; 0x100
    5f00:	601a      	str	r2, [r3, #0]
#endif
}
    5f02:	3708      	adds	r7, #8
    5f04:	46bd      	mov	sp, r7
    5f06:	bd80      	pop	{r7, pc}
    5f08:	10000a42 	.word	0x10000a42
    5f0c:	1000049c 	.word	0x1000049c
    5f10:	2009c058 	.word	0x2009c058

00005f14 <cc2400_rx_sync>:

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    5f14:	b580      	push	{r7, lr}
    5f16:	b084      	sub	sp, #16
    5f18:	af00      	add	r7, sp, #0
    5f1a:	6078      	str	r0, [r7, #4]
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    5f1c:	4b33      	ldr	r3, [pc, #204]	; (5fec <cc2400_rx_sync+0xd8>)
    5f1e:	781b      	ldrb	r3, [r3, #0]
    5f20:	b2db      	uxtb	r3, r3
    5f22:	2b00      	cmp	r3, #0
    5f24:	d105      	bne.n	5f32 <cc2400_rx_sync+0x1e>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5f26:	2329      	movs	r3, #41	; 0x29
    5f28:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    5f2a:	f240 4361 	movw	r3, #1121	; 0x461
    5f2e:	81fb      	strh	r3, [r7, #14]
    5f30:	e00b      	b.n	5f4a <cc2400_rx_sync+0x36>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5f32:	4b2e      	ldr	r3, [pc, #184]	; (5fec <cc2400_rx_sync+0xd8>)
    5f34:	781b      	ldrb	r3, [r3, #0]
    5f36:	b2db      	uxtb	r3, r3
    5f38:	2b01      	cmp	r3, #1
    5f3a:	d105      	bne.n	5f48 <cc2400_rx_sync+0x34>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5f3c:	2340      	movs	r3, #64	; 0x40
    5f3e:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0561; // un-buffered mode, packet w/ sync word detection
    5f40:	f240 5361 	movw	r3, #1377	; 0x561
    5f44:	81fb      	strh	r3, [r7, #14]
    5f46:	e000      	b.n	5f4a <cc2400_rx_sync+0x36>
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else {
		/* oops */
		return;
    5f48:	e04d      	b.n	5fe6 <cc2400_rx_sync+0xd2>
	}

	cc2400_set(MANAND,  0x7fff);
    5f4a:	200d      	movs	r0, #13
    5f4c:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5f50:	f004 fd16 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5f54:	2012      	movs	r0, #18
    5f56:	f642 3122 	movw	r1, #11042	; 0x2b22
    5f5a:	f004 fd11 	bl	a980 <cc2400_set>

	cc2400_set(MDMTST0, 0x124b);
    5f5e:	2014      	movs	r0, #20
    5f60:	f241 214b 	movw	r1, #4683	; 0x124b
    5f64:	f004 fd0c 	bl	a980 <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    5f68:	89fb      	ldrh	r3, [r7, #14]
    5f6a:	2020      	movs	r0, #32
    5f6c:	4619      	mov	r1, r3
    5f6e:	f004 fd07 	bl	a980 <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    5f72:	687b      	ldr	r3, [r7, #4]
    5f74:	b29b      	uxth	r3, r3
    5f76:	202c      	movs	r0, #44	; 0x2c
    5f78:	4619      	mov	r1, r3
    5f7a:	f004 fd01 	bl	a980 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    5f7e:	687b      	ldr	r3, [r7, #4]
    5f80:	0c1b      	lsrs	r3, r3, #16
    5f82:	b29b      	uxth	r3, r3
    5f84:	202d      	movs	r0, #45	; 0x2d
    5f86:	4619      	mov	r1, r3
    5f88:	f004 fcfa 	bl	a980 <cc2400_set>
	
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5f8c:	4b18      	ldr	r3, [pc, #96]	; (5ff0 <cc2400_rx_sync+0xdc>)
    5f8e:	881b      	ldrh	r3, [r3, #0]
    5f90:	b29b      	uxth	r3, r3
    5f92:	3b01      	subs	r3, #1
    5f94:	b29b      	uxth	r3, r3
    5f96:	2002      	movs	r0, #2
    5f98:	4619      	mov	r1, r3
    5f9a:	f004 fcf1 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5f9e:	89bb      	ldrh	r3, [r7, #12]
    5fa0:	2003      	movs	r0, #3
    5fa2:	4619      	mov	r1, r3
    5fa4:	f004 fcec 	bl	a980 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5fa8:	f7fe fd52 	bl	4a50 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5fac:	bf00      	nop
    5fae:	f004 fd9f 	bl	aaf0 <cc2400_status>
    5fb2:	4603      	mov	r3, r0
    5fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5fb8:	2b00      	cmp	r3, #0
    5fba:	d0f8      	beq.n	5fae <cc2400_rx_sync+0x9a>
	cc2400_strobe(SFSON);
    5fbc:	2061      	movs	r0, #97	; 0x61
    5fbe:	f004 fda1 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5fc2:	bf00      	nop
    5fc4:	f004 fd94 	bl	aaf0 <cc2400_status>
    5fc8:	4603      	mov	r3, r0
    5fca:	f003 0304 	and.w	r3, r3, #4
    5fce:	2b00      	cmp	r3, #0
    5fd0:	d0f8      	beq.n	5fc4 <cc2400_rx_sync+0xb0>
	cc2400_strobe(SRX);
    5fd2:	2062      	movs	r0, #98	; 0x62
    5fd4:	f004 fd96 	bl	ab04 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5fd8:	4b06      	ldr	r3, [pc, #24]	; (5ff4 <cc2400_rx_sync+0xe0>)
    5fda:	2280      	movs	r2, #128	; 0x80
    5fdc:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5fde:	4b05      	ldr	r3, [pc, #20]	; (5ff4 <cc2400_rx_sync+0xe0>)
    5fe0:	f44f 7280 	mov.w	r2, #256	; 0x100
    5fe4:	601a      	str	r2, [r3, #0]
#endif
}
    5fe6:	3710      	adds	r7, #16
    5fe8:	46bd      	mov	sp, r7
    5fea:	bd80      	pop	{r7, pc}
    5fec:	10000a42 	.word	0x10000a42
    5ff0:	1000049c 	.word	0x1000049c
    5ff4:	2009c058 	.word	0x2009c058

00005ff8 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data)
{
    5ff8:	b580      	push	{r7, lr}
    5ffa:	b09a      	sub	sp, #104	; 0x68
    5ffc:	af00      	add	r7, sp, #0
    5ffe:	60f8      	str	r0, [r7, #12]
    6000:	460b      	mov	r3, r1
    6002:	607a      	str	r2, [r7, #4]
    6004:	72fb      	strb	r3, [r7, #11]
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    6006:	2300      	movs	r3, #0
    6008:	667b      	str	r3, [r7, #100]	; 0x64
    600a:	e035      	b.n	6078 <le_transmit+0x80>
		byte = aa & 0xff;
    600c:	68fb      	ldr	r3, [r7, #12]
    600e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		aa >>= 8;
    6012:	68fb      	ldr	r3, [r7, #12]
    6014:	0a1b      	lsrs	r3, r3, #8
    6016:	60fb      	str	r3, [r7, #12]
		txbuf[i] = 0;
    6018:	f107 0210 	add.w	r2, r7, #16
    601c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    601e:	4413      	add	r3, r2
    6020:	2200      	movs	r2, #0
    6022:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 8; ++j) {
    6024:	2300      	movs	r3, #0
    6026:	663b      	str	r3, [r7, #96]	; 0x60
    6028:	e020      	b.n	606c <le_transmit+0x74>
			txbuf[i] |= (byte & 1) << (7 - j);
    602a:	f107 0210 	add.w	r2, r7, #16
    602e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6030:	4413      	add	r3, r2
    6032:	781b      	ldrb	r3, [r3, #0]
    6034:	b2d9      	uxtb	r1, r3
    6036:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    603a:	f003 0301 	and.w	r3, r3, #1
    603e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6040:	f1c2 0207 	rsb	r2, r2, #7
    6044:	4093      	lsls	r3, r2
    6046:	b2db      	uxtb	r3, r3
    6048:	460a      	mov	r2, r1
    604a:	4313      	orrs	r3, r2
    604c:	b2db      	uxtb	r3, r3
    604e:	b2d9      	uxtb	r1, r3
    6050:	f107 0210 	add.w	r2, r7, #16
    6054:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6056:	4413      	add	r3, r2
    6058:	460a      	mov	r2, r1
    605a:	701a      	strb	r2, [r3, #0]
			byte >>= 1;
    605c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    6060:	085b      	lsrs	r3, r3, #1
    6062:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    6066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6068:	3301      	adds	r3, #1
    606a:	663b      	str	r3, [r7, #96]	; 0x60
    606c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    606e:	2b07      	cmp	r3, #7
    6070:	d9db      	bls.n	602a <le_transmit+0x32>
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    6072:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6074:	3301      	adds	r3, #1
    6076:	667b      	str	r3, [r7, #100]	; 0x64
    6078:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    607a:	2b03      	cmp	r3, #3
    607c:	d9c6      	bls.n	600c <le_transmit+0x14>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
    607e:	4b93      	ldr	r3, [pc, #588]	; (62cc <le_transmit+0x2d4>)
    6080:	881b      	ldrh	r3, [r3, #0]
    6082:	b29b      	uxth	r3, r3
    6084:	b2db      	uxtb	r3, r3
    6086:	3b62      	subs	r3, #98	; 0x62
    6088:	b2db      	uxtb	r3, r3
    608a:	4618      	mov	r0, r3
    608c:	f003 f880 	bl	9190 <btle_channel_index>
    6090:	4603      	mov	r3, r0
    6092:	461a      	mov	r2, r3
    6094:	4b8e      	ldr	r3, [pc, #568]	; (62d0 <le_transmit+0x2d8>)
    6096:	5c9b      	ldrb	r3, [r3, r2]
    6098:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < len; ++i) {
    609a:	2300      	movs	r3, #0
    609c:	667b      	str	r3, [r7, #100]	; 0x64
    609e:	e050      	b.n	6142 <le_transmit+0x14a>
		byte = data[i];
    60a0:	687a      	ldr	r2, [r7, #4]
    60a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    60a4:	4413      	add	r3, r2
    60a6:	781b      	ldrb	r3, [r3, #0]
    60a8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		txbuf[i+4] = 0;
    60ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    60ae:	3304      	adds	r3, #4
    60b0:	f107 0268 	add.w	r2, r7, #104	; 0x68
    60b4:	4413      	add	r3, r2
    60b6:	2200      	movs	r2, #0
    60b8:	f803 2c58 	strb.w	r2, [r3, #-88]
		for (j = 0; j < 8; ++j) {
    60bc:	2300      	movs	r3, #0
    60be:	663b      	str	r3, [r7, #96]	; 0x60
    60c0:	e039      	b.n	6136 <le_transmit+0x13e>
			bit = (byte & 1) ^ whitening[idx];
    60c2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    60c6:	f003 0301 	and.w	r3, r3, #1
    60ca:	4982      	ldr	r1, [pc, #520]	; (62d4 <le_transmit+0x2dc>)
    60cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
    60ce:	440a      	add	r2, r1
    60d0:	7812      	ldrb	r2, [r2, #0]
    60d2:	4053      	eors	r3, r2
    60d4:	657b      	str	r3, [r7, #84]	; 0x54
			idx = (idx + 1) % sizeof(whitening);
    60d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    60d8:	3301      	adds	r3, #1
    60da:	4619      	mov	r1, r3
    60dc:	4b7e      	ldr	r3, [pc, #504]	; (62d8 <le_transmit+0x2e0>)
    60de:	fba1 2303 	umull	r2, r3, r1, r3
    60e2:	1ac8      	subs	r0, r1, r3
    60e4:	0840      	lsrs	r0, r0, #1
    60e6:	4403      	add	r3, r0
    60e8:	099a      	lsrs	r2, r3, #6
    60ea:	4613      	mov	r3, r2
    60ec:	01db      	lsls	r3, r3, #7
    60ee:	1a9b      	subs	r3, r3, r2
    60f0:	1aca      	subs	r2, r1, r3
    60f2:	65ba      	str	r2, [r7, #88]	; 0x58
			byte >>= 1;
    60f4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    60f8:	085b      	lsrs	r3, r3, #1
    60fa:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			txbuf[i+4] |= bit << (7 - j);
    60fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6100:	3304      	adds	r3, #4
    6102:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    6104:	3204      	adds	r2, #4
    6106:	f107 0168 	add.w	r1, r7, #104	; 0x68
    610a:	440a      	add	r2, r1
    610c:	f812 2c58 	ldrb.w	r2, [r2, #-88]
    6110:	b2d1      	uxtb	r1, r2
    6112:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6114:	f1c2 0207 	rsb	r2, r2, #7
    6118:	4610      	mov	r0, r2
    611a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    611c:	4082      	lsls	r2, r0
    611e:	b2d2      	uxtb	r2, r2
    6120:	430a      	orrs	r2, r1
    6122:	b2d2      	uxtb	r2, r2
    6124:	b2d2      	uxtb	r2, r2
    6126:	f107 0168 	add.w	r1, r7, #104	; 0x68
    612a:	440b      	add	r3, r1
    612c:	f803 2c58 	strb.w	r2, [r3, #-88]
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    6130:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6132:	3301      	adds	r3, #1
    6134:	663b      	str	r3, [r7, #96]	; 0x60
    6136:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6138:	2b07      	cmp	r3, #7
    613a:	d9c2      	bls.n	60c2 <le_transmit+0xca>
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
    613c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    613e:	3301      	adds	r3, #1
    6140:	667b      	str	r3, [r7, #100]	; 0x64
    6142:	7afa      	ldrb	r2, [r7, #11]
    6144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6146:	429a      	cmp	r2, r3
    6148:	d8aa      	bhi.n	60a0 <le_transmit+0xa8>
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    614a:	7afb      	ldrb	r3, [r7, #11]
    614c:	3304      	adds	r3, #4
    614e:	72fb      	strb	r3, [r7, #11]

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    6150:	200d      	movs	r0, #13
    6152:	f647 71ff 	movw	r1, #32767	; 0x7fff
    6156:	f004 fc13 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    615a:	2012      	movs	r0, #18
    615c:	f642 3122 	movw	r1, #11042	; 0x2b22
    6160:	f004 fc0e 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    6164:	2014      	movs	r0, #20
    6166:	f241 314b 	movw	r1, #4939	; 0x134b
    616a:	f004 fc09 	bl	a980 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    616e:	2020      	movs	r0, #32
    6170:	f640 4101 	movw	r1, #3073	; 0xc01
    6174:	f004 fc04 	bl	a980 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   channel);
    6178:	4b54      	ldr	r3, [pc, #336]	; (62cc <le_transmit+0x2d4>)
    617a:	881b      	ldrh	r3, [r3, #0]
    617c:	b29b      	uxth	r3, r3
    617e:	2002      	movs	r0, #2
    6180:	4619      	mov	r1, r3
    6182:	f004 fbfd 	bl	a980 <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    6186:	2005      	movs	r0, #5
    6188:	210b      	movs	r1, #11
    618a:	f004 fbf9 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    618e:	2003      	movs	r0, #3
    6190:	2140      	movs	r1, #64	; 0x40
    6192:	f004 fbf5 	bl	a980 <cc2400_set>
	cc2400_set(INT,     0x0014);	// FIFO_THRESHOLD: 20 bytes
    6196:	2023      	movs	r0, #35	; 0x23
    6198:	2114      	movs	r1, #20
    619a:	f004 fbf1 	bl	a980 <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    619e:	68fb      	ldr	r3, [r7, #12]
    61a0:	f003 0301 	and.w	r3, r3, #1
    61a4:	2b00      	cmp	r3, #0
    61a6:	d005      	beq.n	61b4 <le_transmit+0x1bc>
		cc2400_set(SYNCH,   0xaaaa);
    61a8:	202d      	movs	r0, #45	; 0x2d
    61aa:	f64a 21aa 	movw	r1, #43690	; 0xaaaa
    61ae:	f004 fbe7 	bl	a980 <cc2400_set>
    61b2:	e004      	b.n	61be <le_transmit+0x1c6>
	else
		cc2400_set(SYNCH,   0x5555);
    61b4:	202d      	movs	r0, #45	; 0x2d
    61b6:	f245 5155 	movw	r1, #21845	; 0x5555
    61ba:	f004 fbe1 	bl	a980 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    61be:	2008      	movs	r0, #8
    61c0:	f004 fbc8 	bl	a954 <cc2400_get>
    61c4:	4603      	mov	r3, r0
    61c6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    61ca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    61ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
    61d2:	b29b      	uxth	r3, r3
    61d4:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    61d8:	b29b      	uxth	r3, r3
    61da:	b29b      	uxth	r3, r3
    61dc:	2008      	movs	r0, #8
    61de:	4619      	mov	r1, r3
    61e0:	f004 fbce 	bl	a980 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    61e4:	bf00      	nop
    61e6:	f004 fc83 	bl	aaf0 <cc2400_status>
    61ea:	4603      	mov	r3, r0
    61ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    61f0:	2b00      	cmp	r3, #0
    61f2:	d0f8      	beq.n	61e6 <le_transmit+0x1ee>
	cc2400_strobe(SFSON);
    61f4:	2061      	movs	r0, #97	; 0x61
    61f6:	f004 fc85 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    61fa:	bf00      	nop
    61fc:	f004 fc78 	bl	aaf0 <cc2400_status>
    6200:	4603      	mov	r3, r0
    6202:	f003 0304 	and.w	r3, r3, #4
    6206:	2b00      	cmp	r3, #0
    6208:	d0f8      	beq.n	61fc <le_transmit+0x204>
	TXLED_SET;
    620a:	4b34      	ldr	r3, [pc, #208]	; (62dc <le_transmit+0x2e4>)
    620c:	f44f 7280 	mov.w	r2, #256	; 0x100
    6210:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6212:	4b33      	ldr	r3, [pc, #204]	; (62e0 <le_transmit+0x2e8>)
    6214:	2280      	movs	r2, #128	; 0x80
    6216:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6218:	bf00      	nop
    621a:	200e      	movs	r0, #14
    621c:	f004 fb9a 	bl	a954 <cc2400_get>
    6220:	4603      	mov	r3, r0
    6222:	f003 031f 	and.w	r3, r3, #31
    6226:	2b0f      	cmp	r3, #15
    6228:	d1f7      	bne.n	621a <le_transmit+0x222>
	cc2400_strobe(STX);
    622a:	2063      	movs	r0, #99	; 0x63
    622c:	f004 fc6a 	bl	ab04 <cc2400_strobe>

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    6230:	2300      	movs	r3, #0
    6232:	667b      	str	r3, [r7, #100]	; 0x64
    6234:	e021      	b.n	627a <le_transmit+0x282>
		while (GIO6) ; // wait for the FIFO to drain (FIFO_FULL false)
    6236:	bf00      	nop
    6238:	4b2a      	ldr	r3, [pc, #168]	; (62e4 <le_transmit+0x2ec>)
    623a:	681b      	ldr	r3, [r3, #0]
    623c:	f003 0304 	and.w	r3, r3, #4
    6240:	2b00      	cmp	r3, #0
    6242:	d1f9      	bne.n	6238 <le_transmit+0x240>
		tx_len = len - i;
    6244:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6246:	b2db      	uxtb	r3, r3
    6248:	7afa      	ldrb	r2, [r7, #11]
    624a:	1ad3      	subs	r3, r2, r3
    624c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (tx_len > 16)
    6250:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    6254:	2b10      	cmp	r3, #16
    6256:	d902      	bls.n	625e <le_transmit+0x266>
			tx_len = 16;
    6258:	2310      	movs	r3, #16
    625a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
    625e:	f107 0210 	add.w	r2, r7, #16
    6262:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6264:	4413      	add	r3, r2
    6266:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
    626a:	2070      	movs	r0, #112	; 0x70
    626c:	4611      	mov	r1, r2
    626e:	461a      	mov	r2, r3
    6270:	f004 fbc8 	bl	aa04 <cc2400_spi_buf>
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    6274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6276:	3310      	adds	r3, #16
    6278:	667b      	str	r3, [r7, #100]	; 0x64
    627a:	7afa      	ldrb	r2, [r7, #11]
    627c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    627e:	429a      	cmp	r2, r3
    6280:	d8d9      	bhi.n	6236 <le_transmit+0x23e>
		if (tx_len > 16)
			tx_len = 16;
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
	}

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6282:	bf00      	nop
    6284:	200e      	movs	r0, #14
    6286:	f004 fb65 	bl	a954 <cc2400_get>
    628a:	4603      	mov	r3, r0
    628c:	f003 031f 	and.w	r3, r3, #31
    6290:	2b0f      	cmp	r3, #15
    6292:	d1f7      	bne.n	6284 <le_transmit+0x28c>
	TXLED_CLR;
    6294:	4b14      	ldr	r3, [pc, #80]	; (62e8 <le_transmit+0x2f0>)
    6296:	f44f 7280 	mov.w	r2, #256	; 0x100
    629a:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    629c:	2064      	movs	r0, #100	; 0x64
    629e:	f004 fc31 	bl	ab04 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    62a2:	bf00      	nop
    62a4:	f004 fc24 	bl	aaf0 <cc2400_status>
    62a8:	4603      	mov	r3, r0
    62aa:	f003 0304 	and.w	r3, r3, #4
    62ae:	2b00      	cmp	r3, #0
    62b0:	d1f8      	bne.n	62a4 <le_transmit+0x2ac>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    62b2:	4b0e      	ldr	r3, [pc, #56]	; (62ec <le_transmit+0x2f4>)
    62b4:	2280      	movs	r2, #128	; 0x80
    62b6:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    62b8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    62bc:	2008      	movs	r0, #8
    62be:	4619      	mov	r1, r3
    62c0:	f004 fb5e 	bl	a980 <cc2400_set>
}
    62c4:	3768      	adds	r7, #104	; 0x68
    62c6:	46bd      	mov	sp, r7
    62c8:	bd80      	pop	{r7, pc}
    62ca:	bf00      	nop
    62cc:	1000049c 	.word	0x1000049c
    62d0:	0000c738 	.word	0x0000c738
    62d4:	0000c6b8 	.word	0x0000c6b8
    62d8:	02040811 	.word	0x02040811
    62dc:	2009c038 	.word	0x2009c038
    62e0:	2009c058 	.word	0x2009c058
    62e4:	2009c054 	.word	0x2009c054
    62e8:	2009c03c 	.word	0x2009c03c
    62ec:	2009c05c 	.word	0x2009c05c

000062f0 <le_jam>:

void le_jam(void) {
    62f0:	b580      	push	{r7, lr}
    62f2:	af00      	add	r7, sp, #0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    62f4:	200d      	movs	r0, #13
    62f6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    62fa:	f004 fb41 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    62fe:	2012      	movs	r0, #18
    6300:	f642 3122 	movw	r1, #11042	; 0x2b22
    6304:	f004 fb3c 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    6308:	2014      	movs	r0, #20
    630a:	f242 314b 	movw	r1, #9035	; 0x234b
    630e:	f004 fb37 	bl	a980 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    6312:	2020      	movs	r0, #32
    6314:	f640 4101 	movw	r1, #3073	; 0xc01
    6318:	f004 fb32 	bl	a980 <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    631c:	2005      	movs	r0, #5
    631e:	210b      	movs	r1, #11
    6320:	f004 fb2e 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    6324:	2003      	movs	r0, #3
    6326:	2140      	movs	r1, #64	; 0x40
    6328:	f004 fb2a 	bl	a980 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    632c:	bf00      	nop
    632e:	f004 fbdf 	bl	aaf0 <cc2400_status>
    6332:	4603      	mov	r3, r0
    6334:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6338:	2b00      	cmp	r3, #0
    633a:	d0f8      	beq.n	632e <le_jam+0x3e>
	cc2400_strobe(SFSON);
    633c:	2061      	movs	r0, #97	; 0x61
    633e:	f004 fbe1 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6342:	bf00      	nop
    6344:	f004 fbd4 	bl	aaf0 <cc2400_status>
    6348:	4603      	mov	r3, r0
    634a:	f003 0304 	and.w	r3, r3, #4
    634e:	2b00      	cmp	r3, #0
    6350:	d0f8      	beq.n	6344 <le_jam+0x54>
	TXLED_SET;
    6352:	4b0a      	ldr	r3, [pc, #40]	; (637c <le_jam+0x8c>)
    6354:	f44f 7280 	mov.w	r2, #256	; 0x100
    6358:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    635a:	4b09      	ldr	r3, [pc, #36]	; (6380 <le_jam+0x90>)
    635c:	2280      	movs	r2, #128	; 0x80
    635e:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6360:	bf00      	nop
    6362:	200e      	movs	r0, #14
    6364:	f004 faf6 	bl	a954 <cc2400_get>
    6368:	4603      	mov	r3, r0
    636a:	f003 031f 	and.w	r3, r3, #31
    636e:	2b0f      	cmp	r3, #15
    6370:	d1f7      	bne.n	6362 <le_jam+0x72>
	cc2400_strobe(STX);
    6372:	2063      	movs	r0, #99	; 0x63
    6374:	f004 fbc6 	bl	ab04 <cc2400_strobe>
#endif
}
    6378:	bd80      	pop	{r7, pc}
    637a:	bf00      	nop
    637c:	2009c038 	.word	0x2009c038
    6380:	2009c058 	.word	0x2009c058

00006384 <hop>:

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    6384:	b580      	push	{r7, lr}
    6386:	af00      	add	r7, sp, #0
	do_hop = 0;
    6388:	4b41      	ldr	r3, [pc, #260]	; (6490 <hop+0x10c>)
    638a:	2200      	movs	r2, #0
    638c:	701a      	strb	r2, [r3, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    638e:	4b41      	ldr	r3, [pc, #260]	; (6494 <hop+0x110>)
    6390:	781b      	ldrb	r3, [r3, #0]
    6392:	2b00      	cmp	r3, #0
    6394:	d10b      	bne.n	63ae <hop+0x2a>
		if (cc2400_get(FSDIV) == (channel - 1))
    6396:	2002      	movs	r0, #2
    6398:	f004 fadc 	bl	a954 <cc2400_get>
    639c:	4603      	mov	r3, r0
    639e:	461a      	mov	r2, r3
    63a0:	4b3d      	ldr	r3, [pc, #244]	; (6498 <hop+0x114>)
    63a2:	881b      	ldrh	r3, [r3, #0]
    63a4:	b29b      	uxth	r3, r3
    63a6:	3b01      	subs	r3, #1
    63a8:	429a      	cmp	r2, r3
    63aa:	d147      	bne.n	643c <hop+0xb8>
			return;
    63ac:	e06e      	b.n	648c <hop+0x108>
	}

	// Slow sweep (100 hops/sec)
	else if (hop_mode == HOP_SWEEP) {
    63ae:	4b39      	ldr	r3, [pc, #228]	; (6494 <hop+0x110>)
    63b0:	781b      	ldrb	r3, [r3, #0]
    63b2:	2b01      	cmp	r3, #1
    63b4:	d114      	bne.n	63e0 <hop+0x5c>
		channel += 32;
    63b6:	4b38      	ldr	r3, [pc, #224]	; (6498 <hop+0x114>)
    63b8:	881b      	ldrh	r3, [r3, #0]
    63ba:	b29b      	uxth	r3, r3
    63bc:	3320      	adds	r3, #32
    63be:	b29a      	uxth	r2, r3
    63c0:	4b35      	ldr	r3, [pc, #212]	; (6498 <hop+0x114>)
    63c2:	801a      	strh	r2, [r3, #0]
		if (channel > 2480)
    63c4:	4b34      	ldr	r3, [pc, #208]	; (6498 <hop+0x114>)
    63c6:	881b      	ldrh	r3, [r3, #0]
    63c8:	b29b      	uxth	r3, r3
    63ca:	f5b3 6f1b 	cmp.w	r3, #2480	; 0x9b0
    63ce:	d935      	bls.n	643c <hop+0xb8>
			channel -= 79;
    63d0:	4b31      	ldr	r3, [pc, #196]	; (6498 <hop+0x114>)
    63d2:	881b      	ldrh	r3, [r3, #0]
    63d4:	b29b      	uxth	r3, r3
    63d6:	3b4f      	subs	r3, #79	; 0x4f
    63d8:	b29a      	uxth	r2, r3
    63da:	4b2f      	ldr	r3, [pc, #188]	; (6498 <hop+0x114>)
    63dc:	801a      	strh	r2, [r3, #0]
    63de:	e02d      	b.n	643c <hop+0xb8>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    63e0:	4b2c      	ldr	r3, [pc, #176]	; (6494 <hop+0x110>)
    63e2:	781b      	ldrb	r3, [r3, #0]
    63e4:	2b02      	cmp	r3, #2
    63e6:	d10d      	bne.n	6404 <hop+0x80>
		TXLED_SET;
    63e8:	4b2c      	ldr	r3, [pc, #176]	; (649c <hop+0x118>)
    63ea:	f44f 7280 	mov.w	r2, #256	; 0x100
    63ee:	601a      	str	r2, [r3, #0]
		channel = next_hop(clkn);
    63f0:	4b2b      	ldr	r3, [pc, #172]	; (64a0 <hop+0x11c>)
    63f2:	681b      	ldr	r3, [r3, #0]
    63f4:	4618      	mov	r0, r3
    63f6:	f002 fddd 	bl	8fb4 <next_hop>
    63fa:	4603      	mov	r3, r0
    63fc:	461a      	mov	r2, r3
    63fe:	4b26      	ldr	r3, [pc, #152]	; (6498 <hop+0x114>)
    6400:	801a      	strh	r2, [r3, #0]
    6402:	e01b      	b.n	643c <hop+0xb8>
	}

	else if (hop_mode == HOP_BTLE) {
    6404:	4b23      	ldr	r3, [pc, #140]	; (6494 <hop+0x110>)
    6406:	781b      	ldrb	r3, [r3, #0]
    6408:	2b03      	cmp	r3, #3
    640a:	d10b      	bne.n	6424 <hop+0xa0>
		TXLED_SET;
    640c:	4b23      	ldr	r3, [pc, #140]	; (649c <hop+0x118>)
    640e:	f44f 7280 	mov.w	r2, #256	; 0x100
    6412:	601a      	str	r2, [r3, #0]
		channel = btle_next_hop(&le);
    6414:	4823      	ldr	r0, [pc, #140]	; (64a4 <hop+0x120>)
    6416:	f002 fe93 	bl	9140 <btle_next_hop>
    641a:	4603      	mov	r3, r0
    641c:	461a      	mov	r2, r3
    641e:	4b1e      	ldr	r3, [pc, #120]	; (6498 <hop+0x114>)
    6420:	801a      	strh	r2, [r3, #0]
    6422:	e00b      	b.n	643c <hop+0xb8>
	}

	else if (hop_mode == HOP_DIRECT) {
    6424:	4b1b      	ldr	r3, [pc, #108]	; (6494 <hop+0x110>)
    6426:	781b      	ldrb	r3, [r3, #0]
    6428:	2b04      	cmp	r3, #4
    642a:	d107      	bne.n	643c <hop+0xb8>
		TXLED_SET;
    642c:	4b1b      	ldr	r3, [pc, #108]	; (649c <hop+0x118>)
    642e:	f44f 7280 	mov.w	r2, #256	; 0x100
    6432:	601a      	str	r2, [r3, #0]
		channel = hop_direct_channel;
    6434:	4b1c      	ldr	r3, [pc, #112]	; (64a8 <hop+0x124>)
    6436:	881a      	ldrh	r2, [r3, #0]
    6438:	4b17      	ldr	r3, [pc, #92]	; (6498 <hop+0x114>)
    643a:	801a      	strh	r2, [r3, #0]
	}

        /* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    643c:	2064      	movs	r0, #100	; 0x64
    643e:	f004 fb61 	bl	ab04 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    6442:	bf00      	nop
    6444:	f004 fb54 	bl	aaf0 <cc2400_status>
    6448:	4603      	mov	r3, r0
    644a:	f003 0304 	and.w	r3, r3, #4
    644e:	2b00      	cmp	r3, #0
    6450:	d1f8      	bne.n	6444 <hop+0xc0>

	/* Retune */
	cc2400_set(FSDIV, channel - 1);
    6452:	4b11      	ldr	r3, [pc, #68]	; (6498 <hop+0x114>)
    6454:	881b      	ldrh	r3, [r3, #0]
    6456:	b29b      	uxth	r3, r3
    6458:	3b01      	subs	r3, #1
    645a:	b29b      	uxth	r3, r3
    645c:	2002      	movs	r0, #2
    645e:	4619      	mov	r1, r3
    6460:	f004 fa8e 	bl	a980 <cc2400_set>
	
	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    6464:	4b0b      	ldr	r3, [pc, #44]	; (6494 <hop+0x110>)
    6466:	781b      	ldrb	r3, [r3, #0]
    6468:	2b00      	cmp	r3, #0
    646a:	d001      	beq.n	6470 <hop+0xec>
		cs_threshold_calc_and_set();
    646c:	f7fe faf0 	bl	4a50 <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    6470:	2061      	movs	r0, #97	; 0x61
    6472:	f004 fb47 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6476:	bf00      	nop
    6478:	f004 fb3a 	bl	aaf0 <cc2400_status>
    647c:	4603      	mov	r3, r0
    647e:	f003 0304 	and.w	r3, r3, #4
    6482:	2b00      	cmp	r3, #0
    6484:	d0f8      	beq.n	6478 <hop+0xf4>
	
	/* RX mode */
	cc2400_strobe(SRX);
    6486:	2062      	movs	r0, #98	; 0x62
    6488:	f004 fb3c 	bl	ab04 <cc2400_strobe>

}
    648c:	bd80      	pop	{r7, pc}
    648e:	bf00      	nop
    6490:	1000097d 	.word	0x1000097d
    6494:	1000097c 	.word	0x1000097c
    6498:	1000049c 	.word	0x1000049c
    649c:	2009c038 	.word	0x2009c038
    64a0:	10000bec 	.word	0x10000bec
    64a4:	10000458 	.word	0x10000458
    64a8:	10000980 	.word	0x10000980

000064ac <cc2400_spi_rev>:


u32 cc2400_spi_rev(u8 len, u32 data)
{
    64ac:	b480      	push	{r7}
    64ae:	b085      	sub	sp, #20
    64b0:	af00      	add	r7, sp, #0
    64b2:	4603      	mov	r3, r0
    64b4:	6039      	str	r1, [r7, #0]
    64b6:	71fb      	strb	r3, [r7, #7]
    //    u32 first_ts, second_ts, diff;


        u32 msb = 1 << (len - 1);
    64b8:	79fb      	ldrb	r3, [r7, #7]
    64ba:	3b01      	subs	r3, #1
    64bc:	2201      	movs	r2, #1
    64be:	fa02 f303 	lsl.w	r3, r2, r3
    64c2:	60fb      	str	r3, [r7, #12]

        /* start transaction by dropping CSN */
        CSN_CLR;
    64c4:	4b18      	ldr	r3, [pc, #96]	; (6528 <cc2400_spi_rev+0x7c>)
    64c6:	2220      	movs	r2, #32
    64c8:	601a      	str	r2, [r3, #0]

//      first_ts = CLK100NS;
        while (len--) {
    64ca:	e01e      	b.n	650a <cc2400_spi_rev+0x5e>
                if (data & msb)
    64cc:	683a      	ldr	r2, [r7, #0]
    64ce:	68fb      	ldr	r3, [r7, #12]
    64d0:	4013      	ands	r3, r2
    64d2:	2b00      	cmp	r3, #0
    64d4:	d003      	beq.n	64de <cc2400_spi_rev+0x32>
                        MOSI_SET;
    64d6:	4b15      	ldr	r3, [pc, #84]	; (652c <cc2400_spi_rev+0x80>)
    64d8:	2201      	movs	r2, #1
    64da:	601a      	str	r2, [r3, #0]
    64dc:	e002      	b.n	64e4 <cc2400_spi_rev+0x38>
                else
                        MOSI_CLR;
    64de:	4b12      	ldr	r3, [pc, #72]	; (6528 <cc2400_spi_rev+0x7c>)
    64e0:	2201      	movs	r2, #1
    64e2:	601a      	str	r2, [r3, #0]
                data <<= 1;
    64e4:	683b      	ldr	r3, [r7, #0]
    64e6:	005b      	lsls	r3, r3, #1
    64e8:	603b      	str	r3, [r7, #0]

                SCLK_SET;
    64ea:	4b10      	ldr	r3, [pc, #64]	; (652c <cc2400_spi_rev+0x80>)
    64ec:	2210      	movs	r2, #16
    64ee:	601a      	str	r2, [r3, #0]
                if (MISO)
    64f0:	4b0f      	ldr	r3, [pc, #60]	; (6530 <cc2400_spi_rev+0x84>)
    64f2:	681b      	ldr	r3, [r3, #0]
    64f4:	f003 0302 	and.w	r3, r3, #2
    64f8:	2b00      	cmp	r3, #0
    64fa:	d003      	beq.n	6504 <cc2400_spi_rev+0x58>
                        data |= 1;
    64fc:	683b      	ldr	r3, [r7, #0]
    64fe:	f043 0301 	orr.w	r3, r3, #1
    6502:	603b      	str	r3, [r7, #0]

                SCLK_CLR;
    6504:	4b08      	ldr	r3, [pc, #32]	; (6528 <cc2400_spi_rev+0x7c>)
    6506:	2210      	movs	r2, #16
    6508:	601a      	str	r2, [r3, #0]

        /* start transaction by dropping CSN */
        CSN_CLR;

//      first_ts = CLK100NS;
        while (len--) {
    650a:	79fb      	ldrb	r3, [r7, #7]
    650c:	1e5a      	subs	r2, r3, #1
    650e:	71fa      	strb	r2, [r7, #7]
    6510:	2b00      	cmp	r3, #0
    6512:	d1db      	bne.n	64cc <cc2400_spi_rev+0x20>
                SCLK_CLR;
        }
//      second_ts = CLK100NS;
//      diff_ts = second_ts - first_ts;

        CSN_SET;
    6514:	4b05      	ldr	r3, [pc, #20]	; (652c <cc2400_spi_rev+0x80>)
    6516:	2220      	movs	r2, #32
    6518:	601a      	str	r2, [r3, #0]
        return data;
    651a:	683b      	ldr	r3, [r7, #0]
}
    651c:	4618      	mov	r0, r3
    651e:	3714      	adds	r7, #20
    6520:	46bd      	mov	sp, r7
    6522:	f85d 7b04 	ldr.w	r7, [sp], #4
    6526:	4770      	bx	lr
    6528:	2009c05c 	.word	0x2009c05c
    652c:	2009c058 	.word	0x2009c058
    6530:	2009c054 	.word	0x2009c054

00006534 <cc2400_get_rev>:

u8 cc2400_get_rev(u8 reg)
{
    6534:	b580      	push	{r7, lr}
    6536:	b084      	sub	sp, #16
    6538:	af00      	add	r7, sp, #0
    653a:	4603      	mov	r3, r0
    653c:	71fb      	strb	r3, [r7, #7]
        u32 in;

        u32 out = (reg | 0x80) << 8;
    653e:	79fb      	ldrb	r3, [r7, #7]
    6540:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6544:	b2db      	uxtb	r3, r3
    6546:	021b      	lsls	r3, r3, #8
    6548:	60fb      	str	r3, [r7, #12]
        in = cc2400_spi_rev(16, out);
    654a:	2010      	movs	r0, #16
    654c:	68f9      	ldr	r1, [r7, #12]
    654e:	f7ff ffad 	bl	64ac <cc2400_spi_rev>
    6552:	60b8      	str	r0, [r7, #8]
        return in & 0xFF;
    6554:	68bb      	ldr	r3, [r7, #8]
    6556:	b2db      	uxtb	r3, r3
}
    6558:	4618      	mov	r0, r3
    655a:	3710      	adds	r7, #16
    655c:	46bd      	mov	sp, r7
    655e:	bd80      	pop	{r7, pc}

00006560 <add>:

u8 add (u8 x, u8 y)
{
    6560:	b480      	push	{r7}
    6562:	b085      	sub	sp, #20
    6564:	af00      	add	r7, sp, #0
    6566:	4603      	mov	r3, r0
    6568:	460a      	mov	r2, r1
    656a:	71fb      	strb	r3, [r7, #7]
    656c:	4613      	mov	r3, r2
    656e:	71bb      	strb	r3, [r7, #6]
  while (y)
    6570:	e00a      	b.n	6588 <add+0x28>
  {
    u8 carry = x & y;
    6572:	79fa      	ldrb	r2, [r7, #7]
    6574:	79bb      	ldrb	r3, [r7, #6]
    6576:	4013      	ands	r3, r2
    6578:	73fb      	strb	r3, [r7, #15]
    x = x ^ y;
    657a:	79fa      	ldrb	r2, [r7, #7]
    657c:	79bb      	ldrb	r3, [r7, #6]
    657e:	4053      	eors	r3, r2
    6580:	71fb      	strb	r3, [r7, #7]
    y = carry << 1;
    6582:	7bfb      	ldrb	r3, [r7, #15]
    6584:	005b      	lsls	r3, r3, #1
    6586:	71bb      	strb	r3, [r7, #6]
        return in & 0xFF;
}

u8 add (u8 x, u8 y)
{
  while (y)
    6588:	79bb      	ldrb	r3, [r7, #6]
    658a:	2b00      	cmp	r3, #0
    658c:	d1f1      	bne.n	6572 <add+0x12>
  {
    u8 carry = x & y;
    x = x ^ y;
    y = carry << 1;
  }
  return x;
    658e:	79fb      	ldrb	r3, [r7, #7]
}
    6590:	4618      	mov	r0, r3
    6592:	3714      	adds	r7, #20
    6594:	46bd      	mov	sp, r7
    6596:	f85d 7b04 	ldr.w	r7, [sp], #4
    659a:	4770      	bx	lr

0000659c <bt_stream_proposed>:

// wpson proposed
void bt_stream_proposed()
{
    659c:	b580      	push	{r7, lr}
    659e:	b090      	sub	sp, #64	; 0x40
    65a0:	af00      	add	r7, sp, #0

	u8 epstat;
//	u16 f;
//	u8 buf[DMA_SIZE];
	u8 rssi[50];
	int i = 0;
    65a2:	2300      	movs	r3, #0
    65a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (i = 0; i < 50; i++)
    65a6:	2300      	movs	r3, #0
    65a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    65aa:	e007      	b.n	65bc <bt_stream_proposed+0x20>
		rssi[i] = 0;
    65ac:	463a      	mov	r2, r7
    65ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    65b0:	4413      	add	r3, r2
    65b2:	2200      	movs	r2, #0
    65b4:	701a      	strb	r2, [r3, #0]
	u8 epstat;
//	u16 f;
//	u8 buf[DMA_SIZE];
	u8 rssi[50];
	int i = 0;
	for (i = 0; i < 50; i++)
    65b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    65b8:	3301      	adds	r3, #1
    65ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    65bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    65be:	2b31      	cmp	r3, #49	; 0x31
    65c0:	ddf4      	ble.n	65ac <bt_stream_proposed+0x10>
		rssi[i] = 0;
//	u8 length = 50;
	int window = 0;
    65c2:	2300      	movs	r3, #0
    65c4:	63bb      	str	r3, [r7, #56]	; 0x38
//	u8 index = 0;
	u8 old = 0;
    65c6:	2300      	movs	r3, #0
    65c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	u8 now = 0;
    65cc:	2300      	movs	r3, #0
    65ce:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	int8_t diff = 0;
    65d2:	2300      	movs	r3, #0
    65d4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	u8 k = 0;
    65d8:	2300      	movs	r3, #0
    65da:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	u8 temp = 0;
    65de:	2300      	movs	r3, #0
    65e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	u8 outage = 0;
    65e4:	2300      	movs	r3, #0
    65e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
//	TXLED_SET;
	queue_init();
    65ea:	f002 ff51 	bl	9490 <queue_init>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    65ee:	4b62      	ldr	r3, [pc, #392]	; (6778 <bt_stream_proposed+0x1dc>)
    65f0:	2280      	movs	r2, #128	; 0x80
    65f2:	601a      	str	r2, [r3, #0]
//	HGM_SET;
#endif
	cc2400_set(MANAND, 0x7fff);
    65f4:	200d      	movs	r0, #13
    65f6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    65fa:	f004 f9c1 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    65fe:	2012      	movs	r0, #18
    6600:	f642 3122 	movw	r1, #11042	; 0x2b22
    6604:	f004 f9bc 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x124b); // without PRNG
    6608:	2014      	movs	r0, #20
    660a:	f241 214b 	movw	r1, #4683	; 0x124b
    660e:	f004 f9b7 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0561); // un-buffered mode, GFSK
    6612:	2020      	movs	r0, #32
    6614:	f240 5161 	movw	r1, #1377	; 0x561
    6618:	f004 f9b2 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    661c:	2003      	movs	r0, #3
    661e:	2140      	movs	r1, #64	; 0x40
    6620:	f004 f9ae 	bl	a980 <cc2400_set>
//	cc2400_set(SYNCL, 0x00ff);
	
//	cc2400_set(SYNCL,   rbit(0x8e89bed6) & 0xffff);
//	cc2400_set(SYNCH,   (rbit(0x8e89bed6) >> 16) & 0xffff);
	
	while (!(cc2400_status() & XOSC16M_STABLE));
    6624:	bf00      	nop
    6626:	f004 fa63 	bl	aaf0 <cc2400_status>
    662a:	4603      	mov	r3, r0
    662c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6630:	2b00      	cmp	r3, #0
    6632:	d0f8      	beq.n	6626 <bt_stream_proposed+0x8a>
	while ((cc2400_status() & FS_LOCK));
    6634:	bf00      	nop
    6636:	f004 fa5b 	bl	aaf0 <cc2400_status>
    663a:	4603      	mov	r3, r0
    663c:	f003 0304 	and.w	r3, r3, #4
    6640:	2b00      	cmp	r3, #0
    6642:	d1f8      	bne.n	6636 <bt_stream_proposed+0x9a>

	cc2400_set(FSDIV, channel - 1);
    6644:	4b4d      	ldr	r3, [pc, #308]	; (677c <bt_stream_proposed+0x1e0>)
    6646:	881b      	ldrh	r3, [r3, #0]
    6648:	b29b      	uxth	r3, r3
    664a:	3b01      	subs	r3, #1
    664c:	b29b      	uxth	r3, r3
    664e:	2002      	movs	r0, #2
    6650:	4619      	mov	r1, r3
    6652:	f004 f995 	bl	a980 <cc2400_set>
	cc2400_strobe(SFSON);
    6656:	2061      	movs	r0, #97	; 0x61
    6658:	f004 fa54 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    665c:	bf00      	nop
    665e:	f004 fa47 	bl	aaf0 <cc2400_status>
    6662:	4603      	mov	r3, r0
    6664:	f003 0304 	and.w	r3, r3, #4
    6668:	2b00      	cmp	r3, #0
    666a:	d0f8      	beq.n	665e <bt_stream_proposed+0xc2>
	cc2400_strobe(SRX);
    666c:	2062      	movs	r0, #98	; 0x62
    666e:	f004 fa49 	bl	ab04 <cc2400_strobe>
	
	while (requested_mode == MODE_RX_PROPOSED)
    6672:	e072      	b.n	675a <bt_stream_proposed+0x1be>
	{

			
	//	while (!(cc2400_status () & SYNC_RECEIVED));	
		window = 0;
    6674:	2300      	movs	r3, #0
    6676:	63bb      	str	r3, [r7, #56]	; 0x38
		old = 0;
    6678:	2300      	movs	r3, #0
    667a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		now = 0;
    667e:	2300      	movs	r3, #0
    6680:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		diff = 0;
    6684:	2300      	movs	r3, #0
    6686:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		

//		diff_ts = CLK100NS - first_ts;
//wpson
		while ( window < 6)
    668a:	e02b      	b.n	66e4 <bt_stream_proposed+0x148>
		{	
//			first_ts = CLK100NS;
			now = cc2400_get_rev(FREQEST);
    668c:	2007      	movs	r0, #7
    668e:	f7ff ff51 	bl	6534 <cc2400_get_rev>
    6692:	4603      	mov	r3, r0
    6694:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			diff = add (now, add (~old, 1));	 
    6698:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    669c:	43db      	mvns	r3, r3
    669e:	b2db      	uxtb	r3, r3
    66a0:	4618      	mov	r0, r3
    66a2:	2101      	movs	r1, #1
    66a4:	f7ff ff5c 	bl	6560 <add>
    66a8:	4603      	mov	r3, r0
    66aa:	461a      	mov	r2, r3
    66ac:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
    66b0:	4618      	mov	r0, r3
    66b2:	4611      	mov	r1, r2
    66b4:	f7ff ff54 	bl	6560 <add>
    66b8:	4603      	mov	r3, r0
    66ba:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
/*			if (diff & 0x80) 
				diff = add (~diff, 1);	
*/
			if (diff < 4 && diff > -4)
    66be:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
    66c2:	2b03      	cmp	r3, #3
    66c4:	dc08      	bgt.n	66d8 <bt_stream_proposed+0x13c>
    66c6:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
    66ca:	f113 0f03 	cmn.w	r3, #3
    66ce:	db03      	blt.n	66d8 <bt_stream_proposed+0x13c>
				window++;
    66d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    66d2:	3301      	adds	r3, #1
    66d4:	63bb      	str	r3, [r7, #56]	; 0x38
    66d6:	e001      	b.n	66dc <bt_stream_proposed+0x140>
			else
				window = 0;
    66d8:	2300      	movs	r3, #0
    66da:	63bb      	str	r3, [r7, #56]	; 0x38
			old = now;
    66dc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
    66e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		diff = 0;
		

//		diff_ts = CLK100NS - first_ts;
//wpson
		while ( window < 6)
    66e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    66e6:	2b05      	cmp	r3, #5
    66e8:	ddd0      	ble.n	668c <bt_stream_proposed+0xf0>
				window = 0;
			old = now;
//			second_ts = CLK100NS;
		}

		rssi_avg = (int8_t)cc2400_get_rev(RSSI);
    66ea:	2006      	movs	r0, #6
    66ec:	f7ff ff22 	bl	6534 <cc2400_get_rev>
    66f0:	4603      	mov	r3, r0
    66f2:	461a      	mov	r2, r3
    66f4:	4b22      	ldr	r3, [pc, #136]	; (6780 <bt_stream_proposed+0x1e4>)
    66f6:	701a      	strb	r2, [r3, #0]
		freq_avg = now;
    66f8:	4a22      	ldr	r2, [pc, #136]	; (6784 <bt_stream_proposed+0x1e8>)
    66fa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
    66fe:	7013      	strb	r3, [r2, #0]
	
		clkn_proposed = clkn;
    6700:	4b21      	ldr	r3, [pc, #132]	; (6788 <bt_stream_proposed+0x1ec>)
    6702:	681b      	ldr	r3, [r3, #0]
    6704:	4a21      	ldr	r2, [pc, #132]	; (678c <bt_stream_proposed+0x1f0>)
    6706:	6013      	str	r3, [r2, #0]
//		diff_ts = second_ts - first_ts;
		enqueue_proposed(FREQ_PACKET, rssi);
    6708:	463b      	mov	r3, r7
    670a:	2007      	movs	r0, #7
    670c:	4619      	mov	r1, r3
    670e:	f7fe f8cd 	bl	48ac <enqueue_proposed>
//		enqueue(FREQ_PACKET, rssi);
		handle_usb(clkn);
    6712:	4b1d      	ldr	r3, [pc, #116]	; (6788 <bt_stream_proposed+0x1ec>)
    6714:	681b      	ldr	r3, [r3, #0]
    6716:	4618      	mov	r0, r3
    6718:	f002 ff5a 	bl	95d0 <handle_usb>

		first_ts = CLK100NS;
    671c:	4b1a      	ldr	r3, [pc, #104]	; (6788 <bt_stream_proposed+0x1ec>)
    671e:	681b      	ldr	r3, [r3, #0]
    6720:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6724:	f640 4235 	movw	r2, #3125	; 0xc35
    6728:	fb02 f203 	mul.w	r2, r2, r3
    672c:	4b18      	ldr	r3, [pc, #96]	; (6790 <bt_stream_proposed+0x1f4>)
    672e:	681b      	ldr	r3, [r3, #0]
    6730:	4413      	add	r3, r2
    6732:	4a18      	ldr	r2, [pc, #96]	; (6794 <bt_stream_proposed+0x1f8>)
    6734:	6013      	str	r3, [r2, #0]
		while ((CLK100NS-first_ts)<500)
    6736:	bf00      	nop
    6738:	4b13      	ldr	r3, [pc, #76]	; (6788 <bt_stream_proposed+0x1ec>)
    673a:	681b      	ldr	r3, [r3, #0]
    673c:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6740:	f640 4235 	movw	r2, #3125	; 0xc35
    6744:	fb02 f203 	mul.w	r2, r2, r3
    6748:	4b11      	ldr	r3, [pc, #68]	; (6790 <bt_stream_proposed+0x1f4>)
    674a:	681b      	ldr	r3, [r3, #0]
    674c:	441a      	add	r2, r3
    674e:	4b11      	ldr	r3, [pc, #68]	; (6794 <bt_stream_proposed+0x1f8>)
    6750:	681b      	ldr	r3, [r3, #0]
    6752:	1ad3      	subs	r3, r2, r3
    6754:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
    6758:	d3ee      	bcc.n	6738 <bt_stream_proposed+0x19c>
	cc2400_set(FSDIV, channel - 1);
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
	
	while (requested_mode == MODE_RX_PROPOSED)
    675a:	4b0f      	ldr	r3, [pc, #60]	; (6798 <bt_stream_proposed+0x1fc>)
    675c:	781b      	ldrb	r3, [r3, #0]
    675e:	b2db      	uxtb	r3, r3
    6760:	2b0f      	cmp	r3, #15
    6762:	d087      	beq.n	6674 <bt_stream_proposed+0xd8>
	
//		msleep(500);	
		cc2400_strobe (SRX);
*/
	}
	cc2400_idle();
    6764:	f7ff fb50 	bl	5e08 <cc2400_idle>
	dio_ssp_stop ();
    6768:	f7ff faea 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable ();
    676c:	f7fe f9c8 	bl	4b00 <cs_trigger_disable>
}
    6770:	3740      	adds	r7, #64	; 0x40
    6772:	46bd      	mov	sp, r7
    6774:	bd80      	pop	{r7, pc}
    6776:	bf00      	nop
    6778:	2009c058 	.word	0x2009c058
    677c:	1000049c 	.word	0x1000049c
    6780:	10001039 	.word	0x10001039
    6784:	10000bf1 	.word	0x10000bf1
    6788:	10000bec 	.word	0x10000bec
    678c:	10000b08 	.word	0x10000b08
    6790:	40004008 	.word	0x40004008
    6794:	10000d00 	.word	0x10000d00
    6798:	10000a3f 	.word	0x10000a3f

0000679c <bt_stream_freq>:



// wpson freq
void bt_stream_freq()
{
    679c:	b590      	push	{r4, r7, lr}
    679e:	b0a1      	sub	sp, #132	; 0x84
    67a0:	af00      	add	r7, sp, #0
//	TXLED_SET;
	RXLED_CLR;
    67a2:	4b99      	ldr	r3, [pc, #612]	; (6a08 <bt_stream_freq+0x26c>)
    67a4:	2210      	movs	r2, #16
    67a6:	601a      	str	r2, [r3, #0]
	int i;
	
	u8 freq_buf[45];
	queue_init();
    67a8:	f002 fe72 	bl	9490 <queue_init>
	dio_ssp_init();
    67ac:	f004 f816 	bl	a7dc <dio_ssp_init>
	dma_init_le();
    67b0:	f7ff f926 	bl	5a00 <dma_init_le>
	dio_ssp_start();
    67b4:	f7ff fa94 	bl	5ce0 <dio_ssp_start>
	
	cc2400_set(MANAND, 0x7fff);
    67b8:	200d      	movs	r0, #13
    67ba:	f647 71ff 	movw	r1, #32767	; 0x7fff
    67be:	f004 f8df 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    67c2:	2012      	movs	r0, #18
    67c4:	f642 3122 	movw	r1, #11042	; 0x2b22
    67c8:	f004 f8da 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x124b); // without PRNG
    67cc:	2014      	movs	r0, #20
    67ce:	f241 214b 	movw	r1, #4683	; 0x124b
    67d2:	f004 f8d5 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0561); // un-buffered mode, GFSK
    67d6:	2020      	movs	r0, #32
    67d8:	f240 5161 	movw	r1, #1377	; 0x561
    67dc:	f004 f8d0 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    67e0:	2003      	movs	r0, #3
    67e2:	2140      	movs	r1, #64	; 0x40
    67e4:	f004 f8cc 	bl	a980 <cc2400_set>

//	cc2400_set(SYNCH, 0xf9ae);
//	cc2400_set(SYNCL, 0x1584);
	
	cc2400_set(SYNCL,   rbit(0x8e89bed6) & 0xffff);
    67e8:	4888      	ldr	r0, [pc, #544]	; (6a0c <bt_stream_freq+0x270>)
    67ea:	f003 fef7 	bl	a5dc <rbit>
    67ee:	4603      	mov	r3, r0
    67f0:	b29b      	uxth	r3, r3
    67f2:	202c      	movs	r0, #44	; 0x2c
    67f4:	4619      	mov	r1, r3
    67f6:	f004 f8c3 	bl	a980 <cc2400_set>
	cc2400_set(SYNCH,   (rbit(0x8e89bed6) >> 16) & 0xffff);
    67fa:	4884      	ldr	r0, [pc, #528]	; (6a0c <bt_stream_freq+0x270>)
    67fc:	f003 feee 	bl	a5dc <rbit>
    6800:	4603      	mov	r3, r0
    6802:	0c1b      	lsrs	r3, r3, #16
    6804:	b29b      	uxth	r3, r3
    6806:	202d      	movs	r0, #45	; 0x2d
    6808:	4619      	mov	r1, r3
    680a:	f004 f8b9 	bl	a980 <cc2400_set>
	
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    680e:	4b80      	ldr	r3, [pc, #512]	; (6a10 <bt_stream_freq+0x274>)
    6810:	2280      	movs	r2, #128	; 0x80
    6812:	601a      	str	r2, [r3, #0]
//	HGM_SET;
#endif

	while (!(cc2400_status() & XOSC16M_STABLE));
    6814:	bf00      	nop
    6816:	f004 f96b 	bl	aaf0 <cc2400_status>
    681a:	4603      	mov	r3, r0
    681c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6820:	2b00      	cmp	r3, #0
    6822:	d0f8      	beq.n	6816 <bt_stream_freq+0x7a>
	while ((cc2400_status() & FS_LOCK));
    6824:	bf00      	nop
    6826:	f004 f963 	bl	aaf0 <cc2400_status>
    682a:	4603      	mov	r3, r0
    682c:	f003 0304 	and.w	r3, r3, #4
    6830:	2b00      	cmp	r3, #0
    6832:	d1f8      	bne.n	6826 <bt_stream_freq+0x8a>

	cc2400_set(FSDIV, channel - 1);
    6834:	4b77      	ldr	r3, [pc, #476]	; (6a14 <bt_stream_freq+0x278>)
    6836:	881b      	ldrh	r3, [r3, #0]
    6838:	b29b      	uxth	r3, r3
    683a:	3b01      	subs	r3, #1
    683c:	b29b      	uxth	r3, r3
    683e:	2002      	movs	r0, #2
    6840:	4619      	mov	r1, r3
    6842:	f004 f89d 	bl	a980 <cc2400_set>
	cc2400_strobe(SFSON);
    6846:	2061      	movs	r0, #97	; 0x61
    6848:	f004 f95c 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    684c:	bf00      	nop
    684e:	f004 f94f 	bl	aaf0 <cc2400_status>
    6852:	4603      	mov	r3, r0
    6854:	f003 0304 	and.w	r3, r3, #4
    6858:	2b00      	cmp	r3, #0
    685a:	d0f8      	beq.n	684e <bt_stream_freq+0xb2>
	cc2400_strobe(SRX);
    685c:	2062      	movs	r0, #98	; 0x62
    685e:	f004 f951 	bl	ab04 <cc2400_strobe>
	
//	cc2400_rx();
	while (requested_mode == MODE_RX_FREQ) {
    6862:	e148      	b.n	6af6 <bt_stream_freq+0x35a>
		
		while (!(cc2400_status () & SYNC_RECEIVED));
    6864:	bf00      	nop
    6866:	f004 f943 	bl	aaf0 <cc2400_status>
    686a:	4603      	mov	r3, r0
    686c:	f003 0310 	and.w	r3, r3, #16
    6870:	2b00      	cmp	r3, #0
    6872:	d0f8      	beq.n	6866 <bt_stream_freq+0xca>
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/

		for (i = 0; i < 45; i++)
    6874:	2300      	movs	r3, #0
    6876:	67fb      	str	r3, [r7, #124]	; 0x7c
    6878:	e00d      	b.n	6896 <bt_stream_freq+0xfa>
		{
			freq_buf[i] = cc2400_get_rev(FREQEST);	
    687a:	2007      	movs	r0, #7
    687c:	f7ff fe5a 	bl	6534 <cc2400_get_rev>
    6880:	4603      	mov	r3, r0
    6882:	4619      	mov	r1, r3
    6884:	f107 0234 	add.w	r2, r7, #52	; 0x34
    6888:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    688a:	4413      	add	r3, r2
    688c:	460a      	mov	r2, r1
    688e:	701a      	strb	r2, [r3, #0]
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/

		for (i = 0; i < 45; i++)
    6890:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6892:	3301      	adds	r3, #1
    6894:	67fb      	str	r3, [r7, #124]	; 0x7c
    6896:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6898:	2b2c      	cmp	r3, #44	; 0x2c
    689a:	ddee      	ble.n	687a <bt_stream_freq+0xde>
		{
			freq_buf[i] = cc2400_get_rev(FREQEST);	
		}
		clkn_freq = clkn;
    689c:	4b5e      	ldr	r3, [pc, #376]	; (6a18 <bt_stream_freq+0x27c>)
    689e:	681b      	ldr	r3, [r3, #0]
    68a0:	4a5e      	ldr	r2, [pc, #376]	; (6a1c <bt_stream_freq+0x280>)
    68a2:	6013      	str	r3, [r2, #0]
		
		while (!rx_tc);
    68a4:	bf00      	nop
    68a6:	4b5e      	ldr	r3, [pc, #376]	; (6a20 <bt_stream_freq+0x284>)
    68a8:	681b      	ldr	r3, [r3, #0]
    68aa:	2b00      	cmp	r3, #0
    68ac:	d0fb      	beq.n	68a6 <bt_stream_freq+0x10a>
	
		RXLED_SET;
    68ae:	4b5d      	ldr	r3, [pc, #372]	; (6a24 <bt_stream_freq+0x288>)
    68b0:	2210      	movs	r2, #16
    68b2:	601a      	str	r2, [r3, #0]
		if (rx_err) {
    68b4:	4b5c      	ldr	r3, [pc, #368]	; (6a28 <bt_stream_freq+0x28c>)
    68b6:	681b      	ldr	r3, [r3, #0]
    68b8:	2b00      	cmp	r3, #0
    68ba:	d007      	beq.n	68cc <bt_stream_freq+0x130>
		status |= DMA_ERROR;
    68bc:	4b5b      	ldr	r3, [pc, #364]	; (6a2c <bt_stream_freq+0x290>)
    68be:	781b      	ldrb	r3, [r3, #0]
    68c0:	b2db      	uxtb	r3, r3
    68c2:	f043 0302 	orr.w	r3, r3, #2
    68c6:	b2da      	uxtb	r2, r3
    68c8:	4b58      	ldr	r3, [pc, #352]	; (6a2c <bt_stream_freq+0x290>)
    68ca:	701a      	strb	r2, [r3, #0]
		}	
		if (rx_tc > 1)
    68cc:	4b54      	ldr	r3, [pc, #336]	; (6a20 <bt_stream_freq+0x284>)
    68ce:	681b      	ldr	r3, [r3, #0]
    68d0:	2b01      	cmp	r3, #1
    68d2:	d907      	bls.n	68e4 <bt_stream_freq+0x148>
			status |= DMA_OVERFLOW;
    68d4:	4b55      	ldr	r3, [pc, #340]	; (6a2c <bt_stream_freq+0x290>)
    68d6:	781b      	ldrb	r3, [r3, #0]
    68d8:	b2db      	uxtb	r3, r3
    68da:	f043 0301 	orr.w	r3, r3, #1
    68de:	b2da      	uxtb	r2, r3
    68e0:	4b52      	ldr	r3, [pc, #328]	; (6a2c <bt_stream_freq+0x290>)
    68e2:	701a      	strb	r2, [r3, #0]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    68e4:	463b      	mov	r3, r7
    68e6:	67bb      	str	r3, [r7, #120]	; 0x78
		packet[0] = le.access_address;
    68e8:	4b51      	ldr	r3, [pc, #324]	; (6a30 <bt_stream_freq+0x294>)
    68ea:	681b      	ldr	r3, [r3, #0]
    68ec:	603b      	str	r3, [r7, #0]

                while (DMACC0Config & DMACCxConfig_E && rx_err == 0);
    68ee:	bf00      	nop
    68f0:	4b50      	ldr	r3, [pc, #320]	; (6a34 <bt_stream_freq+0x298>)
    68f2:	681b      	ldr	r3, [r3, #0]
    68f4:	f003 0301 	and.w	r3, r3, #1
    68f8:	2b00      	cmp	r3, #0
    68fa:	d003      	beq.n	6904 <bt_stream_freq+0x168>
    68fc:	4b4a      	ldr	r3, [pc, #296]	; (6a28 <bt_stream_freq+0x28c>)
    68fe:	681b      	ldr	r3, [r3, #0]
    6900:	2b00      	cmp	r3, #0
    6902:	d0f5      	beq.n	68f0 <bt_stream_freq+0x154>
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6904:	4a4c      	ldr	r2, [pc, #304]	; (6a38 <bt_stream_freq+0x29c>)
    6906:	4b4c      	ldr	r3, [pc, #304]	; (6a38 <bt_stream_freq+0x29c>)
    6908:	681b      	ldr	r3, [r3, #0]
    690a:	f023 0301 	bic.w	r3, r3, #1
    690e:	6013      	str	r3, [r2, #0]
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6910:	4b40      	ldr	r3, [pc, #256]	; (6a14 <bt_stream_freq+0x278>)
    6912:	881b      	ldrh	r3, [r3, #0]
    6914:	b29b      	uxth	r3, r3
    6916:	b2db      	uxtb	r3, r3
    6918:	3b62      	subs	r3, #98	; 0x62
    691a:	b2db      	uxtb	r3, r3
    691c:	4618      	mov	r0, r3
    691e:	f002 fc37 	bl	9190 <btle_channel_index>
    6922:	4603      	mov	r3, r0
    6924:	461a      	mov	r2, r3
    6926:	4613      	mov	r3, r2
    6928:	005b      	lsls	r3, r3, #1
    692a:	4413      	add	r3, r2
    692c:	011b      	lsls	r3, r3, #4
    692e:	4a43      	ldr	r2, [pc, #268]	; (6a3c <bt_stream_freq+0x2a0>)
    6930:	4413      	add	r3, r2
    6932:	677b      	str	r3, [r7, #116]	; 0x74
		for (i = 0; i < 44; i += 4) {
    6934:	2300      	movs	r3, #0
    6936:	67fb      	str	r3, [r7, #124]	; 0x7c
    6938:	e034      	b.n	69a4 <bt_stream_freq+0x208>
			uint32_t v = rxbuf1[i+0] << 24
    693a:	4a41      	ldr	r2, [pc, #260]	; (6a40 <bt_stream_freq+0x2a4>)
    693c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    693e:	4413      	add	r3, r2
    6940:	781b      	ldrb	r3, [r3, #0]
    6942:	061a      	lsls	r2, r3, #24
                                          | rxbuf1[i+1] << 16
    6944:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6946:	3301      	adds	r3, #1
    6948:	493d      	ldr	r1, [pc, #244]	; (6a40 <bt_stream_freq+0x2a4>)
    694a:	5ccb      	ldrb	r3, [r1, r3]
    694c:	041b      	lsls	r3, r3, #16
    694e:	431a      	orrs	r2, r3
                                      | rxbuf1[i+2] << 8
    6950:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6952:	3302      	adds	r3, #2
    6954:	493a      	ldr	r1, [pc, #232]	; (6a40 <bt_stream_freq+0x2a4>)
    6956:	5ccb      	ldrb	r3, [r1, r3]
    6958:	021b      	lsls	r3, r3, #8
    695a:	4313      	orrs	r3, r2
                                          | rxbuf1[i+3] << 0;
    695c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    695e:	3203      	adds	r2, #3
    6960:	4937      	ldr	r1, [pc, #220]	; (6a40 <bt_stream_freq+0x2a4>)
    6962:	5c8a      	ldrb	r2, [r1, r2]
    6964:	4313      	orrs	r3, r2
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6966:	673b      	str	r3, [r7, #112]	; 0x70
                                          | rxbuf1[i+1] << 16
                                      | rxbuf1[i+2] << 8
                                          | rxbuf1[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
    6968:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    696a:	2b00      	cmp	r3, #0
    696c:	da00      	bge.n	6970 <bt_stream_freq+0x1d4>
    696e:	3303      	adds	r3, #3
    6970:	109b      	asrs	r3, r3, #2
    6972:	1c5c      	adds	r4, r3, #1
    6974:	6f38      	ldr	r0, [r7, #112]	; 0x70
    6976:	f003 fe31 	bl	a5dc <rbit>
    697a:	4601      	mov	r1, r0
    697c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    697e:	2b00      	cmp	r3, #0
    6980:	da00      	bge.n	6984 <bt_stream_freq+0x1e8>
    6982:	3303      	adds	r3, #3
    6984:	109b      	asrs	r3, r3, #2
    6986:	009b      	lsls	r3, r3, #2
    6988:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    698a:	4413      	add	r3, r2
    698c:	681b      	ldr	r3, [r3, #0]
    698e:	ea81 0203 	eor.w	r2, r1, r3
    6992:	00a3      	lsls	r3, r4, #2
    6994:	f107 0180 	add.w	r1, r7, #128	; 0x80
    6998:	440b      	add	r3, r1
    699a:	f843 2c80 	str.w	r2, [r3, #-128]
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
    699e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    69a0:	3304      	adds	r3, #4
    69a2:	67fb      	str	r3, [r7, #124]	; 0x7c
    69a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    69a6:	2b2b      	cmp	r3, #43	; 0x2b
    69a8:	ddc7      	ble.n	693a <bt_stream_freq+0x19e>
                                      | eddystone[i+2] << 8
                                          | eddystone[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
		}
*/
		unsigned len = (p[5] & 0x3f) + 2;
    69aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    69ac:	3305      	adds	r3, #5
    69ae:	781b      	ldrb	r3, [r3, #0]
    69b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    69b4:	3302      	adds	r3, #2
    69b6:	66fb      	str	r3, [r7, #108]	; 0x6c
		
		if (len > 39)
    69b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    69ba:	2b27      	cmp	r3, #39	; 0x27
    69bc:	d900      	bls.n	69c0 <bt_stream_freq+0x224>
			goto rx_flush;
    69be:	e05e      	b.n	6a7e <bt_stream_freq+0x2e2>

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    69c0:	4b1b      	ldr	r3, [pc, #108]	; (6a30 <bt_stream_freq+0x294>)
    69c2:	68d9      	ldr	r1, [r3, #12]
    69c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    69c6:	1d1a      	adds	r2, r3, #4
    69c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    69ca:	4608      	mov	r0, r1
    69cc:	4611      	mov	r1, r2
    69ce:	461a      	mov	r2, r3
    69d0:	f002 fce2 	bl	9398 <btle_crcgen_lut>
    69d4:	66b8      	str	r0, [r7, #104]	; 0x68
		u32 wire_crc = (p[4+len+2] << 16)
    69d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    69d8:	3306      	adds	r3, #6
    69da:	6fba      	ldr	r2, [r7, #120]	; 0x78
    69dc:	4413      	add	r3, r2
    69de:	781b      	ldrb	r3, [r3, #0]
    69e0:	041a      	lsls	r2, r3, #16
                                                 | (p[4+len+1] << 8)
    69e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    69e4:	3305      	adds	r3, #5
    69e6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
    69e8:	440b      	add	r3, r1
    69ea:	781b      	ldrb	r3, [r3, #0]
    69ec:	021b      	lsls	r3, r3, #8
    69ee:	4313      	orrs	r3, r2
                                                 | (p[4+len+0] << 0);
    69f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    69f2:	3204      	adds	r2, #4
    69f4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
    69f6:	440a      	add	r2, r1
    69f8:	7812      	ldrb	r2, [r2, #0]
    69fa:	4313      	orrs	r3, r2
		
		if (len > 39)
			goto rx_flush;

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
		u32 wire_crc = (p[4+len+2] << 16)
    69fc:	667b      	str	r3, [r7, #100]	; 0x64
                                                 | (p[4+len+1] << 8)
                                                 | (p[4+len+0] << 0);
                if (calc_crc != wire_crc) // skip packets with a bad CRC
    69fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
    6a00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a02:	429a      	cmp	r2, r3
    6a04:	d01e      	beq.n	6a44 <bt_stream_freq+0x2a8>
                        goto rx_flush;
    6a06:	e03a      	b.n	6a7e <bt_stream_freq+0x2e2>
    6a08:	2009c03c 	.word	0x2009c03c
    6a0c:	8e89bed6 	.word	0x8e89bed6
    6a10:	2009c058 	.word	0x2009c058
    6a14:	1000049c 	.word	0x1000049c
    6a18:	10000bec 	.word	0x10000bec
    6a1c:	10000b00 	.word	0x10000b00
    6a20:	10000b04 	.word	0x10000b04
    6a24:	2009c038 	.word	0x2009c038
    6a28:	100010c8 	.word	0x100010c8
    6a2c:	10000a48 	.word	0x10000a48
    6a30:	10000458 	.word	0x10000458
    6a34:	50004110 	.word	0x50004110
    6a38:	40030024 	.word	0x40030024
    6a3c:	0000c788 	.word	0x0000c788
    6a40:	10001094 	.word	0x10001094

		
		if (p[38] == 0x00 && p[39] == 0x3d)
    6a44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    6a46:	3326      	adds	r3, #38	; 0x26
    6a48:	781b      	ldrb	r3, [r3, #0]
    6a4a:	2b00      	cmp	r3, #0
    6a4c:	d114      	bne.n	6a78 <bt_stream_freq+0x2dc>
    6a4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    6a50:	3327      	adds	r3, #39	; 0x27
    6a52:	781b      	ldrb	r3, [r3, #0]
    6a54:	2b3d      	cmp	r3, #61	; 0x3d
    6a56:	d10f      	bne.n	6a78 <bt_stream_freq+0x2dc>
		{
			device_index = p[40];
    6a58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    6a5a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    6a5e:	4b2d      	ldr	r3, [pc, #180]	; (6b14 <bt_stream_freq+0x378>)
    6a60:	701a      	strb	r2, [r3, #0]
			enqueue_freq (MESSAGE, freq_buf);
    6a62:	f107 0334 	add.w	r3, r7, #52	; 0x34
    6a66:	2002      	movs	r0, #2
    6a68:	4619      	mov	r1, r3
    6a6a:	f7fd fe8b 	bl	4784 <enqueue_freq>
			handle_usb(clkn);
    6a6e:	4b2a      	ldr	r3, [pc, #168]	; (6b18 <bt_stream_freq+0x37c>)
    6a70:	681b      	ldr	r3, [r3, #0]
    6a72:	4618      	mov	r0, r3
    6a74:	f002 fdac 	bl	95d0 <handle_usb>
		}
		RXLED_CLR;
    6a78:	4b28      	ldr	r3, [pc, #160]	; (6b1c <bt_stream_freq+0x380>)
    6a7a:	2210      	movs	r2, #16
    6a7c:	601a      	str	r2, [r3, #0]
	       
	rx_flush:
		cc2400_strobe (SRFOFF);
    6a7e:	2064      	movs	r0, #100	; 0x64
    6a80:	f004 f840 	bl	ab04 <cc2400_strobe>
                while ((cc2400_status () & FS_LOCK));
    6a84:	bf00      	nop
    6a86:	f004 f833 	bl	aaf0 <cc2400_status>
    6a8a:	4603      	mov	r3, r0
    6a8c:	f003 0304 	and.w	r3, r3, #4
    6a90:	2b00      	cmp	r3, #0
    6a92:	d1f8      	bne.n	6a86 <bt_stream_freq+0x2ea>

                while (!(cc2400_status () & XOSC16M_STABLE));
    6a94:	bf00      	nop
    6a96:	f004 f82b 	bl	aaf0 <cc2400_status>
    6a9a:	4603      	mov	r3, r0
    6a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6aa0:	2b00      	cmp	r3, #0
    6aa2:	d0f8      	beq.n	6a96 <bt_stream_freq+0x2fa>

                cc2400_strobe (SFSON);
    6aa4:	2061      	movs	r0, #97	; 0x61
    6aa6:	f004 f82d 	bl	ab04 <cc2400_strobe>
                while (!(cc2400_status () & FS_LOCK));
    6aaa:	bf00      	nop
    6aac:	f004 f820 	bl	aaf0 <cc2400_status>
    6ab0:	4603      	mov	r3, r0
    6ab2:	f003 0304 	and.w	r3, r3, #4
    6ab6:	2b00      	cmp	r3, #0
    6ab8:	d0f8      	beq.n	6aac <bt_stream_freq+0x310>

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6aba:	4a19      	ldr	r2, [pc, #100]	; (6b20 <bt_stream_freq+0x384>)
    6abc:	4b18      	ldr	r3, [pc, #96]	; (6b20 <bt_stream_freq+0x384>)
    6abe:	681b      	ldr	r3, [r3, #0]
    6ac0:	f023 0301 	bic.w	r3, r3, #1
    6ac4:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6ac6:	e003      	b.n	6ad0 <bt_stream_freq+0x334>
                        u8 tmp = (u8)DIO_SSP_DR;
    6ac8:	4b16      	ldr	r3, [pc, #88]	; (6b24 <bt_stream_freq+0x388>)
    6aca:	681b      	ldr	r3, [r3, #0]
    6acc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

                cc2400_strobe (SFSON);
                while (!(cc2400_status () & FS_LOCK));

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6ad0:	4b15      	ldr	r3, [pc, #84]	; (6b28 <bt_stream_freq+0x38c>)
    6ad2:	681b      	ldr	r3, [r3, #0]
    6ad4:	f003 0304 	and.w	r3, r3, #4
    6ad8:	2b00      	cmp	r3, #0
    6ada:	d1f5      	bne.n	6ac8 <bt_stream_freq+0x32c>
                        u8 tmp = (u8)DIO_SSP_DR;
                }
		dma_init_le();
    6adc:	f7fe ff90 	bl	5a00 <dma_init_le>
		dio_ssp_start();
    6ae0:	f7ff f8fe 	bl	5ce0 <dio_ssp_start>
		
                cc2400_strobe (SRX);
    6ae4:	2062      	movs	r0, #98	; 0x62
    6ae6:	f004 f80d 	bl	ab04 <cc2400_strobe>
		rx_tc = 0;
    6aea:	4b10      	ldr	r3, [pc, #64]	; (6b2c <bt_stream_freq+0x390>)
    6aec:	2200      	movs	r2, #0
    6aee:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6af0:	4b0f      	ldr	r3, [pc, #60]	; (6b30 <bt_stream_freq+0x394>)
    6af2:	2200      	movs	r2, #0
    6af4:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
	
//	cc2400_rx();
	while (requested_mode == MODE_RX_FREQ) {
    6af6:	4b0f      	ldr	r3, [pc, #60]	; (6b34 <bt_stream_freq+0x398>)
    6af8:	781b      	ldrb	r3, [r3, #0]
    6afa:	b2db      	uxtb	r3, r3
    6afc:	2b0e      	cmp	r3, #14
    6afe:	f43f aeb1 	beq.w	6864 <bt_stream_freq+0xc8>
		rx_tc = 0;
		rx_err = 0;
	 
	
	}
	cc2400_idle();
    6b02:	f7ff f981 	bl	5e08 <cc2400_idle>
	dio_ssp_stop ();
    6b06:	f7ff f91b 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable ();
    6b0a:	f7fd fff9 	bl	4b00 <cs_trigger_disable>
}
    6b0e:	3784      	adds	r7, #132	; 0x84
    6b10:	46bd      	mov	sp, r7
    6b12:	bd90      	pop	{r4, r7, pc}
    6b14:	10000bf0 	.word	0x10000bf0
    6b18:	10000bec 	.word	0x10000bec
    6b1c:	2009c03c 	.word	0x2009c03c
    6b20:	40030024 	.word	0x40030024
    6b24:	40030008 	.word	0x40030008
    6b28:	4003000c 	.word	0x4003000c
    6b2c:	10000b04 	.word	0x10000b04
    6b30:	100010c8 	.word	0x100010c8
    6b34:	10000a3f 	.word	0x10000a3f

00006b38 <bt_stream_legacy>:


// wpson
void bt_stream_legacy()
{
    6b38:	b590      	push	{r4, r7, lr}
    6b3a:	b0a3      	sub	sp, #140	; 0x8c
    6b3c:	af00      	add	r7, sp, #0
//	TXLED_SET;
	RXLED_CLR;
    6b3e:	4ba9      	ldr	r3, [pc, #676]	; (6de4 <bt_stream_legacy+0x2ac>)
    6b40:	2210      	movs	r2, #16
    6b42:	601a      	str	r2, [r3, #0]
	int i;
	
	u8 rssi_buf[DMA_SIZE];
	queue_init();
    6b44:	f002 fca4 	bl	9490 <queue_init>
	dio_ssp_init();
    6b48:	f003 fe48 	bl	a7dc <dio_ssp_init>
	dma_init_le();
    6b4c:	f7fe ff58 	bl	5a00 <dma_init_le>
	dio_ssp_start();
    6b50:	f7ff f8c6 	bl	5ce0 <dio_ssp_start>
	
	cc2400_set(MANAND, 0x7fff);
    6b54:	200d      	movs	r0, #13
    6b56:	f647 71ff 	movw	r1, #32767	; 0x7fff
    6b5a:	f003 ff11 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    6b5e:	2012      	movs	r0, #18
    6b60:	f642 3122 	movw	r1, #11042	; 0x2b22
    6b64:	f003 ff0c 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x124b); // without PRNG
    6b68:	2014      	movs	r0, #20
    6b6a:	f241 214b 	movw	r1, #4683	; 0x124b
    6b6e:	f003 ff07 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0561); // un-buffered mode, GFSK
    6b72:	2020      	movs	r0, #32
    6b74:	f240 5161 	movw	r1, #1377	; 0x561
    6b78:	f003 ff02 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    6b7c:	2003      	movs	r0, #3
    6b7e:	2140      	movs	r1, #64	; 0x40
    6b80:	f003 fefe 	bl	a980 <cc2400_set>

//	cc2400_set(SYNCH, 0xf9ae);
//	cc2400_set(SYNCL, 0x1584);
	
	cc2400_set(SYNCL,   rbit(0x8e89bed6) & 0xffff);
    6b84:	4898      	ldr	r0, [pc, #608]	; (6de8 <bt_stream_legacy+0x2b0>)
    6b86:	f003 fd29 	bl	a5dc <rbit>
    6b8a:	4603      	mov	r3, r0
    6b8c:	b29b      	uxth	r3, r3
    6b8e:	202c      	movs	r0, #44	; 0x2c
    6b90:	4619      	mov	r1, r3
    6b92:	f003 fef5 	bl	a980 <cc2400_set>
	cc2400_set(SYNCH,   (rbit(0x8e89bed6) >> 16) & 0xffff);
    6b96:	4894      	ldr	r0, [pc, #592]	; (6de8 <bt_stream_legacy+0x2b0>)
    6b98:	f003 fd20 	bl	a5dc <rbit>
    6b9c:	4603      	mov	r3, r0
    6b9e:	0c1b      	lsrs	r3, r3, #16
    6ba0:	b29b      	uxth	r3, r3
    6ba2:	202d      	movs	r0, #45	; 0x2d
    6ba4:	4619      	mov	r1, r3
    6ba6:	f003 feeb 	bl	a980 <cc2400_set>
	
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6baa:	4b90      	ldr	r3, [pc, #576]	; (6dec <bt_stream_legacy+0x2b4>)
    6bac:	2280      	movs	r2, #128	; 0x80
    6bae:	601a      	str	r2, [r3, #0]
//	HGM_SET;
#endif

	while (!(cc2400_status() & XOSC16M_STABLE));
    6bb0:	bf00      	nop
    6bb2:	f003 ff9d 	bl	aaf0 <cc2400_status>
    6bb6:	4603      	mov	r3, r0
    6bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6bbc:	2b00      	cmp	r3, #0
    6bbe:	d0f8      	beq.n	6bb2 <bt_stream_legacy+0x7a>
	while ((cc2400_status() & FS_LOCK));
    6bc0:	bf00      	nop
    6bc2:	f003 ff95 	bl	aaf0 <cc2400_status>
    6bc6:	4603      	mov	r3, r0
    6bc8:	f003 0304 	and.w	r3, r3, #4
    6bcc:	2b00      	cmp	r3, #0
    6bce:	d1f8      	bne.n	6bc2 <bt_stream_legacy+0x8a>

	cc2400_set(FSDIV, channel - 1);
    6bd0:	4b87      	ldr	r3, [pc, #540]	; (6df0 <bt_stream_legacy+0x2b8>)
    6bd2:	881b      	ldrh	r3, [r3, #0]
    6bd4:	b29b      	uxth	r3, r3
    6bd6:	3b01      	subs	r3, #1
    6bd8:	b29b      	uxth	r3, r3
    6bda:	2002      	movs	r0, #2
    6bdc:	4619      	mov	r1, r3
    6bde:	f003 fecf 	bl	a980 <cc2400_set>
	cc2400_strobe(SFSON);
    6be2:	2061      	movs	r0, #97	; 0x61
    6be4:	f003 ff8e 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6be8:	bf00      	nop
    6bea:	f003 ff81 	bl	aaf0 <cc2400_status>
    6bee:	4603      	mov	r3, r0
    6bf0:	f003 0304 	and.w	r3, r3, #4
    6bf4:	2b00      	cmp	r3, #0
    6bf6:	d0f8      	beq.n	6bea <bt_stream_legacy+0xb2>
	cc2400_strobe(SRX);
    6bf8:	2062      	movs	r0, #98	; 0x62
    6bfa:	f003 ff83 	bl	ab04 <cc2400_strobe>
	
	while (requested_mode == MODE_RX_SYMBOLS) {
    6bfe:	e15c      	b.n	6eba <bt_stream_legacy+0x382>
		
		while (!(cc2400_status () & SYNC_RECEIVED));
    6c00:	bf00      	nop
    6c02:	f003 ff75 	bl	aaf0 <cc2400_status>
    6c06:	4603      	mov	r3, r0
    6c08:	f003 0310 	and.w	r3, r3, #16
    6c0c:	2b00      	cmp	r3, #0
    6c0e:	d0f8      	beq.n	6c02 <bt_stream_legacy+0xca>
                else
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/
		rssi_sum = 0;
    6c10:	4b78      	ldr	r3, [pc, #480]	; (6df4 <bt_stream_legacy+0x2bc>)
    6c12:	2200      	movs	r2, #0
    6c14:	601a      	str	r2, [r3, #0]
		rssi_count = 5;
    6c16:	4b78      	ldr	r3, [pc, #480]	; (6df8 <bt_stream_legacy+0x2c0>)
    6c18:	2205      	movs	r2, #5
    6c1a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < rssi_count; i++)
    6c1c:	2300      	movs	r3, #0
    6c1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    6c22:	e011      	b.n	6c48 <bt_stream_legacy+0x110>
		{
			rssi_sum += (int8_t)(cc2400_get(RSSI) >> 8);
    6c24:	2006      	movs	r0, #6
    6c26:	f003 fe95 	bl	a954 <cc2400_get>
    6c2a:	4603      	mov	r3, r0
    6c2c:	0a1b      	lsrs	r3, r3, #8
    6c2e:	b29b      	uxth	r3, r3
    6c30:	b2db      	uxtb	r3, r3
    6c32:	b25a      	sxtb	r2, r3
    6c34:	4b6f      	ldr	r3, [pc, #444]	; (6df4 <bt_stream_legacy+0x2bc>)
    6c36:	681b      	ldr	r3, [r3, #0]
    6c38:	4413      	add	r3, r2
    6c3a:	4a6e      	ldr	r2, [pc, #440]	; (6df4 <bt_stream_legacy+0x2bc>)
    6c3c:	6013      	str	r3, [r2, #0]
                if (out < 0)
		  goto rx_flush;
*/
		rssi_sum = 0;
		rssi_count = 5;
		for (i = 0; i < rssi_count; i++)
    6c3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6c42:	3301      	adds	r3, #1
    6c44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    6c48:	4b6b      	ldr	r3, [pc, #428]	; (6df8 <bt_stream_legacy+0x2c0>)
    6c4a:	781b      	ldrb	r3, [r3, #0]
    6c4c:	461a      	mov	r2, r3
    6c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6c52:	429a      	cmp	r2, r3
    6c54:	dce6      	bgt.n	6c24 <bt_stream_legacy+0xec>
		{
			rssi_sum += (int8_t)(cc2400_get(RSSI) >> 8);
		}
	
		clkn_legacy = clkn;
    6c56:	4b69      	ldr	r3, [pc, #420]	; (6dfc <bt_stream_legacy+0x2c4>)
    6c58:	681b      	ldr	r3, [r3, #0]
    6c5a:	4a69      	ldr	r2, [pc, #420]	; (6e00 <bt_stream_legacy+0x2c8>)
    6c5c:	6013      	str	r3, [r2, #0]
		while (!rx_tc);
    6c5e:	bf00      	nop
    6c60:	4b68      	ldr	r3, [pc, #416]	; (6e04 <bt_stream_legacy+0x2cc>)
    6c62:	681b      	ldr	r3, [r3, #0]
    6c64:	2b00      	cmp	r3, #0
    6c66:	d0fb      	beq.n	6c60 <bt_stream_legacy+0x128>
	
		RXLED_SET;
    6c68:	4b67      	ldr	r3, [pc, #412]	; (6e08 <bt_stream_legacy+0x2d0>)
    6c6a:	2210      	movs	r2, #16
    6c6c:	601a      	str	r2, [r3, #0]
		if (rx_err) {
    6c6e:	4b67      	ldr	r3, [pc, #412]	; (6e0c <bt_stream_legacy+0x2d4>)
    6c70:	681b      	ldr	r3, [r3, #0]
    6c72:	2b00      	cmp	r3, #0
    6c74:	d007      	beq.n	6c86 <bt_stream_legacy+0x14e>
		status |= DMA_ERROR;
    6c76:	4b66      	ldr	r3, [pc, #408]	; (6e10 <bt_stream_legacy+0x2d8>)
    6c78:	781b      	ldrb	r3, [r3, #0]
    6c7a:	b2db      	uxtb	r3, r3
    6c7c:	f043 0302 	orr.w	r3, r3, #2
    6c80:	b2da      	uxtb	r2, r3
    6c82:	4b63      	ldr	r3, [pc, #396]	; (6e10 <bt_stream_legacy+0x2d8>)
    6c84:	701a      	strb	r2, [r3, #0]
		}	
		if (rx_tc > 1)
    6c86:	4b5f      	ldr	r3, [pc, #380]	; (6e04 <bt_stream_legacy+0x2cc>)
    6c88:	681b      	ldr	r3, [r3, #0]
    6c8a:	2b01      	cmp	r3, #1
    6c8c:	d907      	bls.n	6c9e <bt_stream_legacy+0x166>
			status |= DMA_OVERFLOW;
    6c8e:	4b60      	ldr	r3, [pc, #384]	; (6e10 <bt_stream_legacy+0x2d8>)
    6c90:	781b      	ldrb	r3, [r3, #0]
    6c92:	b2db      	uxtb	r3, r3
    6c94:	f043 0301 	orr.w	r3, r3, #1
    6c98:	b2da      	uxtb	r2, r3
    6c9a:	4b5d      	ldr	r3, [pc, #372]	; (6e10 <bt_stream_legacy+0x2d8>)
    6c9c:	701a      	strb	r2, [r3, #0]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    6c9e:	1d3b      	adds	r3, r7, #4
    6ca0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		packet[0] = le.access_address;
    6ca4:	4b5b      	ldr	r3, [pc, #364]	; (6e14 <bt_stream_legacy+0x2dc>)
    6ca6:	681b      	ldr	r3, [r3, #0]
    6ca8:	607b      	str	r3, [r7, #4]

                while (DMACC0Config & DMACCxConfig_E && rx_err == 0);
    6caa:	bf00      	nop
    6cac:	4b5a      	ldr	r3, [pc, #360]	; (6e18 <bt_stream_legacy+0x2e0>)
    6cae:	681b      	ldr	r3, [r3, #0]
    6cb0:	f003 0301 	and.w	r3, r3, #1
    6cb4:	2b00      	cmp	r3, #0
    6cb6:	d003      	beq.n	6cc0 <bt_stream_legacy+0x188>
    6cb8:	4b54      	ldr	r3, [pc, #336]	; (6e0c <bt_stream_legacy+0x2d4>)
    6cba:	681b      	ldr	r3, [r3, #0]
    6cbc:	2b00      	cmp	r3, #0
    6cbe:	d0f5      	beq.n	6cac <bt_stream_legacy+0x174>
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6cc0:	4a56      	ldr	r2, [pc, #344]	; (6e1c <bt_stream_legacy+0x2e4>)
    6cc2:	4b56      	ldr	r3, [pc, #344]	; (6e1c <bt_stream_legacy+0x2e4>)
    6cc4:	681b      	ldr	r3, [r3, #0]
    6cc6:	f023 0301 	bic.w	r3, r3, #1
    6cca:	6013      	str	r3, [r2, #0]
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6ccc:	4b48      	ldr	r3, [pc, #288]	; (6df0 <bt_stream_legacy+0x2b8>)
    6cce:	881b      	ldrh	r3, [r3, #0]
    6cd0:	b29b      	uxth	r3, r3
    6cd2:	b2db      	uxtb	r3, r3
    6cd4:	3b62      	subs	r3, #98	; 0x62
    6cd6:	b2db      	uxtb	r3, r3
    6cd8:	4618      	mov	r0, r3
    6cda:	f002 fa59 	bl	9190 <btle_channel_index>
    6cde:	4603      	mov	r3, r0
    6ce0:	461a      	mov	r2, r3
    6ce2:	4613      	mov	r3, r2
    6ce4:	005b      	lsls	r3, r3, #1
    6ce6:	4413      	add	r3, r2
    6ce8:	011b      	lsls	r3, r3, #4
    6cea:	4a4d      	ldr	r2, [pc, #308]	; (6e20 <bt_stream_legacy+0x2e8>)
    6cec:	4413      	add	r3, r2
    6cee:	67fb      	str	r3, [r7, #124]	; 0x7c
		for (i = 0; i < 44; i += 4) {
    6cf0:	2300      	movs	r3, #0
    6cf2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    6cf6:	e03c      	b.n	6d72 <bt_stream_legacy+0x23a>
			uint32_t v = rxbuf1[i+0] << 24
    6cf8:	4a4a      	ldr	r2, [pc, #296]	; (6e24 <bt_stream_legacy+0x2ec>)
    6cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6cfe:	4413      	add	r3, r2
    6d00:	781b      	ldrb	r3, [r3, #0]
    6d02:	061a      	lsls	r2, r3, #24
                                          | rxbuf1[i+1] << 16
    6d04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d08:	3301      	adds	r3, #1
    6d0a:	4946      	ldr	r1, [pc, #280]	; (6e24 <bt_stream_legacy+0x2ec>)
    6d0c:	5ccb      	ldrb	r3, [r1, r3]
    6d0e:	041b      	lsls	r3, r3, #16
    6d10:	431a      	orrs	r2, r3
                                      | rxbuf1[i+2] << 8
    6d12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d16:	3302      	adds	r3, #2
    6d18:	4942      	ldr	r1, [pc, #264]	; (6e24 <bt_stream_legacy+0x2ec>)
    6d1a:	5ccb      	ldrb	r3, [r1, r3]
    6d1c:	021b      	lsls	r3, r3, #8
    6d1e:	4313      	orrs	r3, r2
                                          | rxbuf1[i+3] << 0;
    6d20:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
    6d24:	3203      	adds	r2, #3
    6d26:	493f      	ldr	r1, [pc, #252]	; (6e24 <bt_stream_legacy+0x2ec>)
    6d28:	5c8a      	ldrb	r2, [r1, r2]
    6d2a:	4313      	orrs	r3, r2
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6d2c:	67bb      	str	r3, [r7, #120]	; 0x78
                                          | rxbuf1[i+1] << 16
                                      | rxbuf1[i+2] << 8
                                          | rxbuf1[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
    6d2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d32:	2b00      	cmp	r3, #0
    6d34:	da00      	bge.n	6d38 <bt_stream_legacy+0x200>
    6d36:	3303      	adds	r3, #3
    6d38:	109b      	asrs	r3, r3, #2
    6d3a:	1c5c      	adds	r4, r3, #1
    6d3c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
    6d3e:	f003 fc4d 	bl	a5dc <rbit>
    6d42:	4601      	mov	r1, r0
    6d44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d48:	2b00      	cmp	r3, #0
    6d4a:	da00      	bge.n	6d4e <bt_stream_legacy+0x216>
    6d4c:	3303      	adds	r3, #3
    6d4e:	109b      	asrs	r3, r3, #2
    6d50:	009b      	lsls	r3, r3, #2
    6d52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    6d54:	4413      	add	r3, r2
    6d56:	681b      	ldr	r3, [r3, #0]
    6d58:	ea81 0203 	eor.w	r2, r1, r3
    6d5c:	00a3      	lsls	r3, r4, #2
    6d5e:	f107 0188 	add.w	r1, r7, #136	; 0x88
    6d62:	440b      	add	r3, r1
    6d64:	f843 2c84 	str.w	r2, [r3, #-132]
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
    6d68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d6c:	3304      	adds	r3, #4
    6d6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    6d72:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    6d76:	2b2b      	cmp	r3, #43	; 0x2b
    6d78:	ddbe      	ble.n	6cf8 <bt_stream_legacy+0x1c0>
                                      | eddystone[i+2] << 8
                                          | eddystone[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
		}
*/
		unsigned len = (p[5] & 0x3f) + 2;
    6d7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    6d7e:	3305      	adds	r3, #5
    6d80:	781b      	ldrb	r3, [r3, #0]
    6d82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d86:	3302      	adds	r3, #2
    6d88:	677b      	str	r3, [r7, #116]	; 0x74
		
		if (len > 39)
    6d8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    6d8c:	2b27      	cmp	r3, #39	; 0x27
    6d8e:	d900      	bls.n	6d92 <bt_stream_legacy+0x25a>
			goto rx_flush;
    6d90:	e057      	b.n	6e42 <bt_stream_legacy+0x30a>

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6d92:	4b20      	ldr	r3, [pc, #128]	; (6e14 <bt_stream_legacy+0x2dc>)
    6d94:	68d9      	ldr	r1, [r3, #12]
    6d96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    6d9a:	1d1a      	adds	r2, r3, #4
    6d9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    6d9e:	4608      	mov	r0, r1
    6da0:	4611      	mov	r1, r2
    6da2:	461a      	mov	r2, r3
    6da4:	f002 faf8 	bl	9398 <btle_crcgen_lut>
    6da8:	6738      	str	r0, [r7, #112]	; 0x70
		u32 wire_crc = (p[4+len+2] << 16)
    6daa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    6dac:	3306      	adds	r3, #6
    6dae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
    6db2:	4413      	add	r3, r2
    6db4:	781b      	ldrb	r3, [r3, #0]
    6db6:	041a      	lsls	r2, r3, #16
                                                 | (p[4+len+1] << 8)
    6db8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    6dba:	3305      	adds	r3, #5
    6dbc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
    6dc0:	440b      	add	r3, r1
    6dc2:	781b      	ldrb	r3, [r3, #0]
    6dc4:	021b      	lsls	r3, r3, #8
    6dc6:	4313      	orrs	r3, r2
                                                 | (p[4+len+0] << 0);
    6dc8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    6dca:	3204      	adds	r2, #4
    6dcc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
    6dd0:	440a      	add	r2, r1
    6dd2:	7812      	ldrb	r2, [r2, #0]
    6dd4:	4313      	orrs	r3, r2
		
		if (len > 39)
			goto rx_flush;

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
		u32 wire_crc = (p[4+len+2] << 16)
    6dd6:	66fb      	str	r3, [r7, #108]	; 0x6c
                                                 | (p[4+len+1] << 8)
                                                 | (p[4+len+0] << 0);
                if (calc_crc != wire_crc) // skip packets with a bad CRC
    6dd8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    6dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    6ddc:	429a      	cmp	r2, r3
    6dde:	d023      	beq.n	6e28 <bt_stream_legacy+0x2f0>
                        goto rx_flush;
    6de0:	e02f      	b.n	6e42 <bt_stream_legacy+0x30a>
    6de2:	bf00      	nop
    6de4:	2009c03c 	.word	0x2009c03c
    6de8:	8e89bed6 	.word	0x8e89bed6
    6dec:	2009c058 	.word	0x2009c058
    6df0:	1000049c 	.word	0x1000049c
    6df4:	10000a4c 	.word	0x10000a4c
    6df8:	10000a49 	.word	0x10000a49
    6dfc:	10000bec 	.word	0x10000bec
    6e00:	10001034 	.word	0x10001034
    6e04:	10000b04 	.word	0x10000b04
    6e08:	2009c038 	.word	0x2009c038
    6e0c:	100010c8 	.word	0x100010c8
    6e10:	10000a48 	.word	0x10000a48
    6e14:	10000458 	.word	0x10000458
    6e18:	50004110 	.word	0x50004110
    6e1c:	40030024 	.word	0x40030024
    6e20:	0000c788 	.word	0x0000c788
    6e24:	10001094 	.word	0x10001094


		enqueue_legacy (BR_PACKET, (uint8_t*)packet);
    6e28:	1d3b      	adds	r3, r7, #4
    6e2a:	2000      	movs	r0, #0
    6e2c:	4619      	mov	r1, r3
    6e2e:	f7fd fc15 	bl	465c <enqueue_legacy>
//		enqueue (BR_PACKET, (uint8_t*)rxbuf1);
		handle_usb(clkn);
    6e32:	4b29      	ldr	r3, [pc, #164]	; (6ed8 <bt_stream_legacy+0x3a0>)
    6e34:	681b      	ldr	r3, [r3, #0]
    6e36:	4618      	mov	r0, r3
    6e38:	f002 fbca 	bl	95d0 <handle_usb>
//		enqueue (MESSAGE, rssi_buf);
//		handle_usb(clkn);
		RXLED_CLR;
    6e3c:	4b27      	ldr	r3, [pc, #156]	; (6edc <bt_stream_legacy+0x3a4>)
    6e3e:	2210      	movs	r2, #16
    6e40:	601a      	str	r2, [r3, #0]
	       
	rx_flush:
		cc2400_strobe (SRFOFF);
    6e42:	2064      	movs	r0, #100	; 0x64
    6e44:	f003 fe5e 	bl	ab04 <cc2400_strobe>
                while ((cc2400_status () & FS_LOCK));
    6e48:	bf00      	nop
    6e4a:	f003 fe51 	bl	aaf0 <cc2400_status>
    6e4e:	4603      	mov	r3, r0
    6e50:	f003 0304 	and.w	r3, r3, #4
    6e54:	2b00      	cmp	r3, #0
    6e56:	d1f8      	bne.n	6e4a <bt_stream_legacy+0x312>

                while (!(cc2400_status () & XOSC16M_STABLE));
    6e58:	bf00      	nop
    6e5a:	f003 fe49 	bl	aaf0 <cc2400_status>
    6e5e:	4603      	mov	r3, r0
    6e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6e64:	2b00      	cmp	r3, #0
    6e66:	d0f8      	beq.n	6e5a <bt_stream_legacy+0x322>

                cc2400_strobe (SFSON);
    6e68:	2061      	movs	r0, #97	; 0x61
    6e6a:	f003 fe4b 	bl	ab04 <cc2400_strobe>
                while (!(cc2400_status () & FS_LOCK));
    6e6e:	bf00      	nop
    6e70:	f003 fe3e 	bl	aaf0 <cc2400_status>
    6e74:	4603      	mov	r3, r0
    6e76:	f003 0304 	and.w	r3, r3, #4
    6e7a:	2b00      	cmp	r3, #0
    6e7c:	d0f8      	beq.n	6e70 <bt_stream_legacy+0x338>

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6e7e:	4a18      	ldr	r2, [pc, #96]	; (6ee0 <bt_stream_legacy+0x3a8>)
    6e80:	4b17      	ldr	r3, [pc, #92]	; (6ee0 <bt_stream_legacy+0x3a8>)
    6e82:	681b      	ldr	r3, [r3, #0]
    6e84:	f023 0301 	bic.w	r3, r3, #1
    6e88:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6e8a:	e003      	b.n	6e94 <bt_stream_legacy+0x35c>
                        u8 tmp = (u8)DIO_SSP_DR;
    6e8c:	4b15      	ldr	r3, [pc, #84]	; (6ee4 <bt_stream_legacy+0x3ac>)
    6e8e:	681b      	ldr	r3, [r3, #0]
    6e90:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                cc2400_strobe (SFSON);
                while (!(cc2400_status () & FS_LOCK));

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6e94:	4b14      	ldr	r3, [pc, #80]	; (6ee8 <bt_stream_legacy+0x3b0>)
    6e96:	681b      	ldr	r3, [r3, #0]
    6e98:	f003 0304 	and.w	r3, r3, #4
    6e9c:	2b00      	cmp	r3, #0
    6e9e:	d1f5      	bne.n	6e8c <bt_stream_legacy+0x354>
                        u8 tmp = (u8)DIO_SSP_DR;
                }
		dma_init_le();
    6ea0:	f7fe fdae 	bl	5a00 <dma_init_le>
		dio_ssp_start();
    6ea4:	f7fe ff1c 	bl	5ce0 <dio_ssp_start>
		
//              msleep(500);    
                cc2400_strobe (SRX);
    6ea8:	2062      	movs	r0, #98	; 0x62
    6eaa:	f003 fe2b 	bl	ab04 <cc2400_strobe>
		rx_tc = 0;
    6eae:	4b0f      	ldr	r3, [pc, #60]	; (6eec <bt_stream_legacy+0x3b4>)
    6eb0:	2200      	movs	r2, #0
    6eb2:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6eb4:	4b0e      	ldr	r3, [pc, #56]	; (6ef0 <bt_stream_legacy+0x3b8>)
    6eb6:	2200      	movs	r2, #0
    6eb8:	601a      	str	r2, [r3, #0]
	cc2400_set(FSDIV, channel - 1);
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
	
	while (requested_mode == MODE_RX_SYMBOLS) {
    6eba:	4b0e      	ldr	r3, [pc, #56]	; (6ef4 <bt_stream_legacy+0x3bc>)
    6ebc:	781b      	ldrb	r3, [r3, #0]
    6ebe:	b2db      	uxtb	r3, r3
    6ec0:	2b01      	cmp	r3, #1
    6ec2:	f43f ae9d 	beq.w	6c00 <bt_stream_legacy+0xc8>
		rx_err = 0;
	 
	
	}

	cc2400_idle();
    6ec6:	f7fe ff9f 	bl	5e08 <cc2400_idle>
	dio_ssp_stop ();
    6eca:	f7fe ff39 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable ();
    6ece:	f7fd fe17 	bl	4b00 <cs_trigger_disable>
}
    6ed2:	378c      	adds	r7, #140	; 0x8c
    6ed4:	46bd      	mov	sp, r7
    6ed6:	bd90      	pop	{r4, r7, pc}
    6ed8:	10000bec 	.word	0x10000bec
    6edc:	2009c03c 	.word	0x2009c03c
    6ee0:	40030024 	.word	0x40030024
    6ee4:	40030008 	.word	0x40030008
    6ee8:	4003000c 	.word	0x4003000c
    6eec:	10000b04 	.word	0x10000b04
    6ef0:	100010c8 	.word	0x100010c8
    6ef4:	10000a3f 	.word	0x10000a3f

00006ef8 <bt_stream_rx>:



// wpson
void bt_stream_rx()
{
    6ef8:	b590      	push	{r4, r7, lr}
    6efa:	b0a3      	sub	sp, #140	; 0x8c
    6efc:	af00      	add	r7, sp, #0
//	TXLED_SET;
	RXLED_CLR;
    6efe:	4bc0      	ldr	r3, [pc, #768]	; (7200 <bt_stream_rx+0x308>)
    6f00:	2210      	movs	r2, #16
    6f02:	601a      	str	r2, [r3, #0]
	int i;
	
	u8 rssi_buf[DMA_SIZE];
	queue_init();
    6f04:	f002 fac4 	bl	9490 <queue_init>
	dio_ssp_init();
    6f08:	f003 fc68 	bl	a7dc <dio_ssp_init>
	dma_init_le();
    6f0c:	f7fe fd78 	bl	5a00 <dma_init_le>
	dio_ssp_start();
    6f10:	f7fe fee6 	bl	5ce0 <dio_ssp_start>
	
	cc2400_set(MANAND, 0x7fff);
    6f14:	200d      	movs	r0, #13
    6f16:	f647 71ff 	movw	r1, #32767	; 0x7fff
    6f1a:	f003 fd31 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    6f1e:	2012      	movs	r0, #18
    6f20:	f642 3122 	movw	r1, #11042	; 0x2b22
    6f24:	f003 fd2c 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x124b); // without PRNG
    6f28:	2014      	movs	r0, #20
    6f2a:	f241 214b 	movw	r1, #4683	; 0x124b
    6f2e:	f003 fd27 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0561); // un-buffered mode, GFSK
    6f32:	2020      	movs	r0, #32
    6f34:	f240 5161 	movw	r1, #1377	; 0x561
    6f38:	f003 fd22 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    6f3c:	2003      	movs	r0, #3
    6f3e:	2140      	movs	r1, #64	; 0x40
    6f40:	f003 fd1e 	bl	a980 <cc2400_set>

//	cc2400_set(SYNCH, 0xf9ae);
//	cc2400_set(SYNCL, 0x1584);
	
	cc2400_set(SYNCL,   rbit(0x8e89bed6) & 0xffff);
    6f44:	48af      	ldr	r0, [pc, #700]	; (7204 <bt_stream_rx+0x30c>)
    6f46:	f003 fb49 	bl	a5dc <rbit>
    6f4a:	4603      	mov	r3, r0
    6f4c:	b29b      	uxth	r3, r3
    6f4e:	202c      	movs	r0, #44	; 0x2c
    6f50:	4619      	mov	r1, r3
    6f52:	f003 fd15 	bl	a980 <cc2400_set>
	cc2400_set(SYNCH,   (rbit(0x8e89bed6) >> 16) & 0xffff);
    6f56:	48ab      	ldr	r0, [pc, #684]	; (7204 <bt_stream_rx+0x30c>)
    6f58:	f003 fb40 	bl	a5dc <rbit>
    6f5c:	4603      	mov	r3, r0
    6f5e:	0c1b      	lsrs	r3, r3, #16
    6f60:	b29b      	uxth	r3, r3
    6f62:	202d      	movs	r0, #45	; 0x2d
    6f64:	4619      	mov	r1, r3
    6f66:	f003 fd0b 	bl	a980 <cc2400_set>
	
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6f6a:	4ba7      	ldr	r3, [pc, #668]	; (7208 <bt_stream_rx+0x310>)
    6f6c:	2280      	movs	r2, #128	; 0x80
    6f6e:	601a      	str	r2, [r3, #0]
//	HGM_SET;
#endif

	while (!(cc2400_status() & XOSC16M_STABLE));
    6f70:	bf00      	nop
    6f72:	f003 fdbd 	bl	aaf0 <cc2400_status>
    6f76:	4603      	mov	r3, r0
    6f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6f7c:	2b00      	cmp	r3, #0
    6f7e:	d0f8      	beq.n	6f72 <bt_stream_rx+0x7a>
	while ((cc2400_status() & FS_LOCK));
    6f80:	bf00      	nop
    6f82:	f003 fdb5 	bl	aaf0 <cc2400_status>
    6f86:	4603      	mov	r3, r0
    6f88:	f003 0304 	and.w	r3, r3, #4
    6f8c:	2b00      	cmp	r3, #0
    6f8e:	d1f8      	bne.n	6f82 <bt_stream_rx+0x8a>

	cc2400_set(FSDIV, channel - 1);
    6f90:	4b9e      	ldr	r3, [pc, #632]	; (720c <bt_stream_rx+0x314>)
    6f92:	881b      	ldrh	r3, [r3, #0]
    6f94:	b29b      	uxth	r3, r3
    6f96:	3b01      	subs	r3, #1
    6f98:	b29b      	uxth	r3, r3
    6f9a:	2002      	movs	r0, #2
    6f9c:	4619      	mov	r1, r3
    6f9e:	f003 fcef 	bl	a980 <cc2400_set>
	cc2400_strobe(SFSON);
    6fa2:	2061      	movs	r0, #97	; 0x61
    6fa4:	f003 fdae 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6fa8:	bf00      	nop
    6faa:	f003 fda1 	bl	aaf0 <cc2400_status>
    6fae:	4603      	mov	r3, r0
    6fb0:	f003 0304 	and.w	r3, r3, #4
    6fb4:	2b00      	cmp	r3, #0
    6fb6:	d0f8      	beq.n	6faa <bt_stream_rx+0xb2>
	cc2400_strobe(SRX);
    6fb8:	2062      	movs	r0, #98	; 0x62
    6fba:	f003 fda3 	bl	ab04 <cc2400_strobe>
	
	while (requested_mode == MODE_RX_SYMBOLS) {
    6fbe:	e156      	b.n	726e <bt_stream_rx+0x376>
		
		while (!(cc2400_status () & SYNC_RECEIVED));
    6fc0:	bf00      	nop
    6fc2:	f003 fd95 	bl	aaf0 <cc2400_status>
    6fc6:	4603      	mov	r3, r0
    6fc8:	f003 0310 	and.w	r3, r3, #16
    6fcc:	2b00      	cmp	r3, #0
    6fce:	d0f8      	beq.n	6fc2 <bt_stream_rx+0xca>
                else
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/
		rssi_sum = 0;
    6fd0:	4b8f      	ldr	r3, [pc, #572]	; (7210 <bt_stream_rx+0x318>)
    6fd2:	2200      	movs	r2, #0
    6fd4:	601a      	str	r2, [r3, #0]
		rssi_count = 5;
    6fd6:	4b8f      	ldr	r3, [pc, #572]	; (7214 <bt_stream_rx+0x31c>)
    6fd8:	2205      	movs	r2, #5
    6fda:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < rssi_count; i++)
    6fdc:	2300      	movs	r3, #0
    6fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    6fe2:	e011      	b.n	7008 <bt_stream_rx+0x110>
		{
			rssi_sum += (int8_t)(cc2400_get(RSSI) >> 8);
    6fe4:	2006      	movs	r0, #6
    6fe6:	f003 fcb5 	bl	a954 <cc2400_get>
    6fea:	4603      	mov	r3, r0
    6fec:	0a1b      	lsrs	r3, r3, #8
    6fee:	b29b      	uxth	r3, r3
    6ff0:	b2db      	uxtb	r3, r3
    6ff2:	b25a      	sxtb	r2, r3
    6ff4:	4b86      	ldr	r3, [pc, #536]	; (7210 <bt_stream_rx+0x318>)
    6ff6:	681b      	ldr	r3, [r3, #0]
    6ff8:	4413      	add	r3, r2
    6ffa:	4a85      	ldr	r2, [pc, #532]	; (7210 <bt_stream_rx+0x318>)
    6ffc:	6013      	str	r3, [r2, #0]
                if (out < 0)
		  goto rx_flush;
*/
		rssi_sum = 0;
		rssi_count = 5;
		for (i = 0; i < rssi_count; i++)
    6ffe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    7002:	3301      	adds	r3, #1
    7004:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    7008:	4b82      	ldr	r3, [pc, #520]	; (7214 <bt_stream_rx+0x31c>)
    700a:	781b      	ldrb	r3, [r3, #0]
    700c:	461a      	mov	r2, r3
    700e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    7012:	429a      	cmp	r2, r3
    7014:	dce6      	bgt.n	6fe4 <bt_stream_rx+0xec>
		{
			rssi_sum += (int8_t)(cc2400_get(RSSI) >> 8);
		}
	
		while (!rx_tc);
    7016:	bf00      	nop
    7018:	4b7f      	ldr	r3, [pc, #508]	; (7218 <bt_stream_rx+0x320>)
    701a:	681b      	ldr	r3, [r3, #0]
    701c:	2b00      	cmp	r3, #0
    701e:	d0fb      	beq.n	7018 <bt_stream_rx+0x120>
	
		RXLED_SET;
    7020:	4b7e      	ldr	r3, [pc, #504]	; (721c <bt_stream_rx+0x324>)
    7022:	2210      	movs	r2, #16
    7024:	601a      	str	r2, [r3, #0]
		if (rx_err) {
    7026:	4b7e      	ldr	r3, [pc, #504]	; (7220 <bt_stream_rx+0x328>)
    7028:	681b      	ldr	r3, [r3, #0]
    702a:	2b00      	cmp	r3, #0
    702c:	d007      	beq.n	703e <bt_stream_rx+0x146>
		status |= DMA_ERROR;
    702e:	4b7d      	ldr	r3, [pc, #500]	; (7224 <bt_stream_rx+0x32c>)
    7030:	781b      	ldrb	r3, [r3, #0]
    7032:	b2db      	uxtb	r3, r3
    7034:	f043 0302 	orr.w	r3, r3, #2
    7038:	b2da      	uxtb	r2, r3
    703a:	4b7a      	ldr	r3, [pc, #488]	; (7224 <bt_stream_rx+0x32c>)
    703c:	701a      	strb	r2, [r3, #0]
		}	
		if (rx_tc > 1)
    703e:	4b76      	ldr	r3, [pc, #472]	; (7218 <bt_stream_rx+0x320>)
    7040:	681b      	ldr	r3, [r3, #0]
    7042:	2b01      	cmp	r3, #1
    7044:	d907      	bls.n	7056 <bt_stream_rx+0x15e>
			status |= DMA_OVERFLOW;
    7046:	4b77      	ldr	r3, [pc, #476]	; (7224 <bt_stream_rx+0x32c>)
    7048:	781b      	ldrb	r3, [r3, #0]
    704a:	b2db      	uxtb	r3, r3
    704c:	f043 0301 	orr.w	r3, r3, #1
    7050:	b2da      	uxtb	r2, r3
    7052:	4b74      	ldr	r3, [pc, #464]	; (7224 <bt_stream_rx+0x32c>)
    7054:	701a      	strb	r2, [r3, #0]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    7056:	1d3b      	adds	r3, r7, #4
    7058:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		packet[0] = le.access_address;
    705c:	4b72      	ldr	r3, [pc, #456]	; (7228 <bt_stream_rx+0x330>)
    705e:	681b      	ldr	r3, [r3, #0]
    7060:	607b      	str	r3, [r7, #4]

                while (DMACC0Config & DMACCxConfig_E && rx_err == 0);
    7062:	bf00      	nop
    7064:	4b71      	ldr	r3, [pc, #452]	; (722c <bt_stream_rx+0x334>)
    7066:	681b      	ldr	r3, [r3, #0]
    7068:	f003 0301 	and.w	r3, r3, #1
    706c:	2b00      	cmp	r3, #0
    706e:	d003      	beq.n	7078 <bt_stream_rx+0x180>
    7070:	4b6b      	ldr	r3, [pc, #428]	; (7220 <bt_stream_rx+0x328>)
    7072:	681b      	ldr	r3, [r3, #0]
    7074:	2b00      	cmp	r3, #0
    7076:	d0f5      	beq.n	7064 <bt_stream_rx+0x16c>
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    7078:	4a6d      	ldr	r2, [pc, #436]	; (7230 <bt_stream_rx+0x338>)
    707a:	4b6d      	ldr	r3, [pc, #436]	; (7230 <bt_stream_rx+0x338>)
    707c:	681b      	ldr	r3, [r3, #0]
    707e:	f023 0301 	bic.w	r3, r3, #1
    7082:	6013      	str	r3, [r2, #0]
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    7084:	4b61      	ldr	r3, [pc, #388]	; (720c <bt_stream_rx+0x314>)
    7086:	881b      	ldrh	r3, [r3, #0]
    7088:	b29b      	uxth	r3, r3
    708a:	b2db      	uxtb	r3, r3
    708c:	3b62      	subs	r3, #98	; 0x62
    708e:	b2db      	uxtb	r3, r3
    7090:	4618      	mov	r0, r3
    7092:	f002 f87d 	bl	9190 <btle_channel_index>
    7096:	4603      	mov	r3, r0
    7098:	461a      	mov	r2, r3
    709a:	4613      	mov	r3, r2
    709c:	005b      	lsls	r3, r3, #1
    709e:	4413      	add	r3, r2
    70a0:	011b      	lsls	r3, r3, #4
    70a2:	4a64      	ldr	r2, [pc, #400]	; (7234 <bt_stream_rx+0x33c>)
    70a4:	4413      	add	r3, r2
    70a6:	67fb      	str	r3, [r7, #124]	; 0x7c
		for (i = 0; i < 44; i += 4) {
    70a8:	2300      	movs	r3, #0
    70aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    70ae:	e03c      	b.n	712a <bt_stream_rx+0x232>
			uint32_t v = rxbuf1[i+0] << 24
    70b0:	4a61      	ldr	r2, [pc, #388]	; (7238 <bt_stream_rx+0x340>)
    70b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    70b6:	4413      	add	r3, r2
    70b8:	781b      	ldrb	r3, [r3, #0]
    70ba:	061a      	lsls	r2, r3, #24
                                          | rxbuf1[i+1] << 16
    70bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    70c0:	3301      	adds	r3, #1
    70c2:	495d      	ldr	r1, [pc, #372]	; (7238 <bt_stream_rx+0x340>)
    70c4:	5ccb      	ldrb	r3, [r1, r3]
    70c6:	041b      	lsls	r3, r3, #16
    70c8:	431a      	orrs	r2, r3
                                      | rxbuf1[i+2] << 8
    70ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    70ce:	3302      	adds	r3, #2
    70d0:	4959      	ldr	r1, [pc, #356]	; (7238 <bt_stream_rx+0x340>)
    70d2:	5ccb      	ldrb	r3, [r1, r3]
    70d4:	021b      	lsls	r3, r3, #8
    70d6:	4313      	orrs	r3, r2
                                          | rxbuf1[i+3] << 0;
    70d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
    70dc:	3203      	adds	r2, #3
    70de:	4956      	ldr	r1, [pc, #344]	; (7238 <bt_stream_rx+0x340>)
    70e0:	5c8a      	ldrb	r2, [r1, r2]
    70e2:	4313      	orrs	r3, r2
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    70e4:	67bb      	str	r3, [r7, #120]	; 0x78
                                          | rxbuf1[i+1] << 16
                                      | rxbuf1[i+2] << 8
                                          | rxbuf1[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
    70e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    70ea:	2b00      	cmp	r3, #0
    70ec:	da00      	bge.n	70f0 <bt_stream_rx+0x1f8>
    70ee:	3303      	adds	r3, #3
    70f0:	109b      	asrs	r3, r3, #2
    70f2:	1c5c      	adds	r4, r3, #1
    70f4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
    70f6:	f003 fa71 	bl	a5dc <rbit>
    70fa:	4601      	mov	r1, r0
    70fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    7100:	2b00      	cmp	r3, #0
    7102:	da00      	bge.n	7106 <bt_stream_rx+0x20e>
    7104:	3303      	adds	r3, #3
    7106:	109b      	asrs	r3, r3, #2
    7108:	009b      	lsls	r3, r3, #2
    710a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    710c:	4413      	add	r3, r2
    710e:	681b      	ldr	r3, [r3, #0]
    7110:	ea81 0203 	eor.w	r2, r1, r3
    7114:	00a3      	lsls	r3, r4, #2
    7116:	f107 0188 	add.w	r1, r7, #136	; 0x88
    711a:	440b      	add	r3, r1
    711c:	f843 2c84 	str.w	r2, [r3, #-132]
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
    7120:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    7124:	3304      	adds	r3, #4
    7126:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    712a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    712e:	2b2b      	cmp	r3, #43	; 0x2b
    7130:	ddbe      	ble.n	70b0 <bt_stream_rx+0x1b8>
                                      | eddystone[i+2] << 8
                                          | eddystone[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
		}
*/
		unsigned len = (p[5] & 0x3f) + 2;
    7132:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    7136:	3305      	adds	r3, #5
    7138:	781b      	ldrb	r3, [r3, #0]
    713a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    713e:	3302      	adds	r3, #2
    7140:	677b      	str	r3, [r7, #116]	; 0x74
		
		if (len > 39)
    7142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7144:	2b27      	cmp	r3, #39	; 0x27
    7146:	d900      	bls.n	714a <bt_stream_rx+0x252>
			goto rx_flush;
    7148:	e034      	b.n	71b4 <bt_stream_rx+0x2bc>

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    714a:	4b37      	ldr	r3, [pc, #220]	; (7228 <bt_stream_rx+0x330>)
    714c:	68d9      	ldr	r1, [r3, #12]
    714e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    7152:	1d1a      	adds	r2, r3, #4
    7154:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7156:	4608      	mov	r0, r1
    7158:	4611      	mov	r1, r2
    715a:	461a      	mov	r2, r3
    715c:	f002 f91c 	bl	9398 <btle_crcgen_lut>
    7160:	6738      	str	r0, [r7, #112]	; 0x70
		u32 wire_crc = (p[4+len+2] << 16)
    7162:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7164:	3306      	adds	r3, #6
    7166:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
    716a:	4413      	add	r3, r2
    716c:	781b      	ldrb	r3, [r3, #0]
    716e:	041a      	lsls	r2, r3, #16
                                                 | (p[4+len+1] << 8)
    7170:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7172:	3305      	adds	r3, #5
    7174:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
    7178:	440b      	add	r3, r1
    717a:	781b      	ldrb	r3, [r3, #0]
    717c:	021b      	lsls	r3, r3, #8
    717e:	4313      	orrs	r3, r2
                                                 | (p[4+len+0] << 0);
    7180:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    7182:	3204      	adds	r2, #4
    7184:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
    7188:	440a      	add	r2, r1
    718a:	7812      	ldrb	r2, [r2, #0]
    718c:	4313      	orrs	r3, r2
		
		if (len > 39)
			goto rx_flush;

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
		u32 wire_crc = (p[4+len+2] << 16)
    718e:	66fb      	str	r3, [r7, #108]	; 0x6c
                                                 | (p[4+len+1] << 8)
                                                 | (p[4+len+0] << 0);
                if (calc_crc != wire_crc) // skip packets with a bad CRC
    7190:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    7192:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    7194:	429a      	cmp	r2, r3
    7196:	d000      	beq.n	719a <bt_stream_rx+0x2a2>
                        goto rx_flush;
    7198:	e00c      	b.n	71b4 <bt_stream_rx+0x2bc>


		enqueue (BR_PACKET, (uint8_t*)packet);
    719a:	1d3b      	adds	r3, r7, #4
    719c:	2000      	movs	r0, #0
    719e:	4619      	mov	r1, r3
    71a0:	f7fd f992 	bl	44c8 <enqueue>
//		enqueue (BR_PACKET, (uint8_t*)rxbuf1);
		handle_usb(clkn);
    71a4:	4b25      	ldr	r3, [pc, #148]	; (723c <bt_stream_rx+0x344>)
    71a6:	681b      	ldr	r3, [r3, #0]
    71a8:	4618      	mov	r0, r3
    71aa:	f002 fa11 	bl	95d0 <handle_usb>
//		enqueue (MESSAGE, rssi_buf);
//		handle_usb(clkn);
		RXLED_CLR;
    71ae:	4b14      	ldr	r3, [pc, #80]	; (7200 <bt_stream_rx+0x308>)
    71b0:	2210      	movs	r2, #16
    71b2:	601a      	str	r2, [r3, #0]
	       
	rx_flush:
		cc2400_strobe (SRFOFF);
    71b4:	2064      	movs	r0, #100	; 0x64
    71b6:	f003 fca5 	bl	ab04 <cc2400_strobe>
                while ((cc2400_status () & FS_LOCK));
    71ba:	bf00      	nop
    71bc:	f003 fc98 	bl	aaf0 <cc2400_status>
    71c0:	4603      	mov	r3, r0
    71c2:	f003 0304 	and.w	r3, r3, #4
    71c6:	2b00      	cmp	r3, #0
    71c8:	d1f8      	bne.n	71bc <bt_stream_rx+0x2c4>

                while (!(cc2400_status () & XOSC16M_STABLE));
    71ca:	bf00      	nop
    71cc:	f003 fc90 	bl	aaf0 <cc2400_status>
    71d0:	4603      	mov	r3, r0
    71d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    71d6:	2b00      	cmp	r3, #0
    71d8:	d0f8      	beq.n	71cc <bt_stream_rx+0x2d4>

                cc2400_strobe (SFSON);
    71da:	2061      	movs	r0, #97	; 0x61
    71dc:	f003 fc92 	bl	ab04 <cc2400_strobe>
                while (!(cc2400_status () & FS_LOCK));
    71e0:	bf00      	nop
    71e2:	f003 fc85 	bl	aaf0 <cc2400_status>
    71e6:	4603      	mov	r3, r0
    71e8:	f003 0304 	and.w	r3, r3, #4
    71ec:	2b00      	cmp	r3, #0
    71ee:	d0f8      	beq.n	71e2 <bt_stream_rx+0x2ea>

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    71f0:	4a0f      	ldr	r2, [pc, #60]	; (7230 <bt_stream_rx+0x338>)
    71f2:	4b0f      	ldr	r3, [pc, #60]	; (7230 <bt_stream_rx+0x338>)
    71f4:	681b      	ldr	r3, [r3, #0]
    71f6:	f023 0301 	bic.w	r3, r3, #1
    71fa:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    71fc:	e024      	b.n	7248 <bt_stream_rx+0x350>
    71fe:	bf00      	nop
    7200:	2009c03c 	.word	0x2009c03c
    7204:	8e89bed6 	.word	0x8e89bed6
    7208:	2009c058 	.word	0x2009c058
    720c:	1000049c 	.word	0x1000049c
    7210:	10000a4c 	.word	0x10000a4c
    7214:	10000a49 	.word	0x10000a49
    7218:	10000b04 	.word	0x10000b04
    721c:	2009c038 	.word	0x2009c038
    7220:	100010c8 	.word	0x100010c8
    7224:	10000a48 	.word	0x10000a48
    7228:	10000458 	.word	0x10000458
    722c:	50004110 	.word	0x50004110
    7230:	40030024 	.word	0x40030024
    7234:	0000c788 	.word	0x0000c788
    7238:	10001094 	.word	0x10001094
    723c:	10000bec 	.word	0x10000bec
                        u8 tmp = (u8)DIO_SSP_DR;
    7240:	4b11      	ldr	r3, [pc, #68]	; (7288 <bt_stream_rx+0x390>)
    7242:	681b      	ldr	r3, [r3, #0]
    7244:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                cc2400_strobe (SFSON);
                while (!(cc2400_status () & FS_LOCK));

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    7248:	4b10      	ldr	r3, [pc, #64]	; (728c <bt_stream_rx+0x394>)
    724a:	681b      	ldr	r3, [r3, #0]
    724c:	f003 0304 	and.w	r3, r3, #4
    7250:	2b00      	cmp	r3, #0
    7252:	d1f5      	bne.n	7240 <bt_stream_rx+0x348>
                        u8 tmp = (u8)DIO_SSP_DR;
                }
		dma_init_le();
    7254:	f7fe fbd4 	bl	5a00 <dma_init_le>
		dio_ssp_start();
    7258:	f7fe fd42 	bl	5ce0 <dio_ssp_start>
		
//              msleep(500);    
                cc2400_strobe (SRX);
    725c:	2062      	movs	r0, #98	; 0x62
    725e:	f003 fc51 	bl	ab04 <cc2400_strobe>
		rx_tc = 0;
    7262:	4b0b      	ldr	r3, [pc, #44]	; (7290 <bt_stream_rx+0x398>)
    7264:	2200      	movs	r2, #0
    7266:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    7268:	4b0a      	ldr	r3, [pc, #40]	; (7294 <bt_stream_rx+0x39c>)
    726a:	2200      	movs	r2, #0
    726c:	601a      	str	r2, [r3, #0]
	cc2400_set(FSDIV, channel - 1);
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
	
	while (requested_mode == MODE_RX_SYMBOLS) {
    726e:	4b0a      	ldr	r3, [pc, #40]	; (7298 <bt_stream_rx+0x3a0>)
    7270:	781b      	ldrb	r3, [r3, #0]
    7272:	b2db      	uxtb	r3, r3
    7274:	2b01      	cmp	r3, #1
    7276:	f43f aea3 	beq.w	6fc0 <bt_stream_rx+0xc8>
		rx_tc = 0;
		rx_err = 0;
	 
	
	}
	dio_ssp_stop ();
    727a:	f7fe fd61 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable ();
    727e:	f7fd fc3f 	bl	4b00 <cs_trigger_disable>
}
    7282:	378c      	adds	r7, #140	; 0x8c
    7284:	46bd      	mov	sp, r7
    7286:	bd90      	pop	{r4, r7, pc}
    7288:	40030008 	.word	0x40030008
    728c:	4003000c 	.word	0x4003000c
    7290:	10000b04 	.word	0x10000b04
    7294:	100010c8 	.word	0x100010c8
    7298:	10000a3f 	.word	0x10000a3f

0000729c <le_set_access_address>:



/* set LE access address */
static void le_set_access_address(u32 aa) {
    729c:	b580      	push	{r7, lr}
    729e:	b084      	sub	sp, #16
    72a0:	af00      	add	r7, sp, #0
    72a2:	6078      	str	r0, [r7, #4]
	u32 aa_rev;

	le.access_address = aa;
    72a4:	4a09      	ldr	r2, [pc, #36]	; (72cc <le_set_access_address+0x30>)
    72a6:	687b      	ldr	r3, [r7, #4]
    72a8:	6013      	str	r3, [r2, #0]
	aa_rev = rbit(aa);
    72aa:	6878      	ldr	r0, [r7, #4]
    72ac:	f003 f996 	bl	a5dc <rbit>
    72b0:	60f8      	str	r0, [r7, #12]
	le.syncl = aa_rev & 0xffff;
    72b2:	68fb      	ldr	r3, [r7, #12]
    72b4:	b29a      	uxth	r2, r3
    72b6:	4b05      	ldr	r3, [pc, #20]	; (72cc <le_set_access_address+0x30>)
    72b8:	80da      	strh	r2, [r3, #6]
	le.synch = aa_rev >> 16;
    72ba:	68fb      	ldr	r3, [r7, #12]
    72bc:	0c1b      	lsrs	r3, r3, #16
    72be:	b29a      	uxth	r2, r3
    72c0:	4b02      	ldr	r3, [pc, #8]	; (72cc <le_set_access_address+0x30>)
    72c2:	809a      	strh	r2, [r3, #4]
}
    72c4:	3710      	adds	r7, #16
    72c6:	46bd      	mov	sp, r7
    72c8:	bd80      	pop	{r7, pc}
    72ca:	bf00      	nop
    72cc:	10000458 	.word	0x10000458

000072d0 <reset_le>:

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    72d0:	b580      	push	{r7, lr}
    72d2:	af00      	add	r7, sp, #0
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    72d4:	481f      	ldr	r0, [pc, #124]	; (7354 <reset_le+0x84>)
    72d6:	f7ff ffe1 	bl	729c <le_set_access_address>
	le.crc_init  = 0x555555;	       // advertising channel CRCInit
    72da:	4b1f      	ldr	r3, [pc, #124]	; (7358 <reset_le+0x88>)
    72dc:	4a1f      	ldr	r2, [pc, #124]	; (735c <reset_le+0x8c>)
    72de:	609a      	str	r2, [r3, #8]
	le.crc_init_reversed = 0xAAAAAA;
    72e0:	4b1d      	ldr	r3, [pc, #116]	; (7358 <reset_le+0x88>)
    72e2:	4a1f      	ldr	r2, [pc, #124]	; (7360 <reset_le+0x90>)
    72e4:	60da      	str	r2, [r3, #12]
	le.crc_verify = 1;
    72e6:	4b1c      	ldr	r3, [pc, #112]	; (7358 <reset_le+0x88>)
    72e8:	2201      	movs	r2, #1
    72ea:	611a      	str	r2, [r3, #16]
	le.last_packet = 0;
    72ec:	4b1a      	ldr	r3, [pc, #104]	; (7358 <reset_le+0x88>)
    72ee:	2200      	movs	r2, #0
    72f0:	641a      	str	r2, [r3, #64]	; 0x40

	le.link_state = LINK_INACTIVE;
    72f2:	4b19      	ldr	r3, [pc, #100]	; (7358 <reset_le+0x88>)
    72f4:	2200      	movs	r2, #0
    72f6:	751a      	strb	r2, [r3, #20]

	le.channel_idx = 0;
    72f8:	4b17      	ldr	r3, [pc, #92]	; (7358 <reset_le+0x88>)
    72fa:	2200      	movs	r2, #0
    72fc:	755a      	strb	r2, [r3, #21]
	le.channel_increment = 0;
    72fe:	4b16      	ldr	r3, [pc, #88]	; (7358 <reset_le+0x88>)
    7300:	2200      	movs	r2, #0
    7302:	759a      	strb	r2, [r3, #22]

	le.conn_epoch = 0;
    7304:	4b14      	ldr	r3, [pc, #80]	; (7358 <reset_le+0x88>)
    7306:	2200      	movs	r2, #0
    7308:	619a      	str	r2, [r3, #24]
	le.interval_timer = 0;
    730a:	4b13      	ldr	r3, [pc, #76]	; (7358 <reset_le+0x88>)
    730c:	2200      	movs	r2, #0
    730e:	839a      	strh	r2, [r3, #28]
	le.conn_interval = 0;
    7310:	4b11      	ldr	r3, [pc, #68]	; (7358 <reset_le+0x88>)
    7312:	2200      	movs	r2, #0
    7314:	83da      	strh	r2, [r3, #30]
	le.conn_interval = 0;
    7316:	4b10      	ldr	r3, [pc, #64]	; (7358 <reset_le+0x88>)
    7318:	2200      	movs	r2, #0
    731a:	83da      	strh	r2, [r3, #30]
	le.conn_count = 0;
    731c:	4b0e      	ldr	r3, [pc, #56]	; (7358 <reset_le+0x88>)
    731e:	2200      	movs	r2, #0
    7320:	841a      	strh	r2, [r3, #32]

	le.win_size = 0;
    7322:	4b0d      	ldr	r3, [pc, #52]	; (7358 <reset_le+0x88>)
    7324:	2200      	movs	r2, #0
    7326:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	le.win_offset = 0;
    732a:	4b0b      	ldr	r3, [pc, #44]	; (7358 <reset_le+0x88>)
    732c:	2200      	movs	r2, #0
    732e:	849a      	strh	r2, [r3, #36]	; 0x24

	le.update_pending = 0;
    7330:	4b09      	ldr	r3, [pc, #36]	; (7358 <reset_le+0x88>)
    7332:	2200      	movs	r2, #0
    7334:	629a      	str	r2, [r3, #40]	; 0x28
	le.update_instant = 0;
    7336:	4b08      	ldr	r3, [pc, #32]	; (7358 <reset_le+0x88>)
    7338:	2200      	movs	r2, #0
    733a:	859a      	strh	r2, [r3, #44]	; 0x2c
	le.interval_update = 0;
    733c:	4b06      	ldr	r3, [pc, #24]	; (7358 <reset_le+0x88>)
    733e:	2200      	movs	r2, #0
    7340:	85da      	strh	r2, [r3, #46]	; 0x2e
	le.win_size_update = 0;
    7342:	4b05      	ldr	r3, [pc, #20]	; (7358 <reset_le+0x88>)
    7344:	2200      	movs	r2, #0
    7346:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	le.win_offset_update;

	do_hop = 0;
    734a:	4b06      	ldr	r3, [pc, #24]	; (7364 <reset_le+0x94>)
    734c:	2200      	movs	r2, #0
    734e:	701a      	strb	r2, [r3, #0]
}
    7350:	bd80      	pop	{r7, pc}
    7352:	bf00      	nop
    7354:	8e89bed6 	.word	0x8e89bed6
    7358:	10000458 	.word	0x10000458
    735c:	00555555 	.word	0x00555555
    7360:	00aaaaaa 	.word	0x00aaaaaa
    7364:	1000097d 	.word	0x1000097d

00007368 <reset_le_promisc>:

// reset LE Promisc state
void reset_le_promisc(void) {
    7368:	b580      	push	{r7, lr}
    736a:	af00      	add	r7, sp, #0
	memset(&le_promisc, 0, sizeof(le_promisc));
    736c:	4805      	ldr	r0, [pc, #20]	; (7384 <reset_le_promisc+0x1c>)
    736e:	2100      	movs	r1, #0
    7370:	f44f 7284 	mov.w	r2, #264	; 0x108
    7374:	f7fc ff00 	bl	4178 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    7378:	4b02      	ldr	r3, [pc, #8]	; (7384 <reset_le_promisc+0x1c>)
    737a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    737e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    7382:	bd80      	pop	{r7, pc}
    7384:	10000bf8 	.word	0x10000bf8

00007388 <bt_generic_le>:

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    7388:	b580      	push	{r7, lr}
    738a:	b088      	sub	sp, #32
    738c:	af00      	add	r7, sp, #0
    738e:	4603      	mov	r3, r0
    7390:	71fb      	strb	r3, [r7, #7]
	u8 *tmp = NULL;
    7392:	2300      	movs	r3, #0
    7394:	60fb      	str	r3, [r7, #12]
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    7396:	4ba4      	ldr	r3, [pc, #656]	; (7628 <bt_generic_le+0x2a0>)
    7398:	2201      	movs	r2, #1
    739a:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    739c:	4aa3      	ldr	r2, [pc, #652]	; (762c <bt_generic_le+0x2a4>)
    739e:	79fb      	ldrb	r3, [r7, #7]
    73a0:	7013      	strb	r3, [r2, #0]

	reset_le();
    73a2:	f7ff ff95 	bl	72d0 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    73a6:	4ba2      	ldr	r3, [pc, #648]	; (7630 <bt_generic_le+0x2a8>)
    73a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    73ac:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    73ae:	4ba1      	ldr	r3, [pc, #644]	; (7634 <bt_generic_le+0x2ac>)
    73b0:	2210      	movs	r2, #16
    73b2:	601a      	str	r2, [r3, #0]

	queue_init();
    73b4:	f002 f86c 	bl	9490 <queue_init>
	dio_ssp_init();
    73b8:	f003 fa10 	bl	a7dc <dio_ssp_init>
	dma_init();
    73bc:	f7fe fa60 	bl	5880 <dma_init>
	dio_ssp_start();
    73c0:	f7fe fc8e 	bl	5ce0 <dio_ssp_start>
	cc2400_rx();
    73c4:	f7fe fd48 	bl	5e58 <cc2400_rx>

	cs_trigger_enable();
    73c8:	f7fd fb7c 	bl	4ac4 <cs_trigger_enable>

	hold = 0;
    73cc:	2300      	movs	r3, #0
    73ce:	77fb      	strb	r3, [r7, #31]

	while (requested_mode == active_mode) {
    73d0:	e115      	b.n	75fe <bt_generic_le+0x276>
		if (requested_channel != 0) {
    73d2:	4b99      	ldr	r3, [pc, #612]	; (7638 <bt_generic_le+0x2b0>)
    73d4:	881b      	ldrh	r3, [r3, #0]
    73d6:	b29b      	uxth	r3, r3
    73d8:	2b00      	cmp	r3, #0
    73da:	d024      	beq.n	7426 <bt_generic_le+0x9e>
			cc2400_strobe(SRFOFF);
    73dc:	2064      	movs	r0, #100	; 0x64
    73de:	f003 fb91 	bl	ab04 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    73e2:	bf00      	nop
    73e4:	f003 fb84 	bl	aaf0 <cc2400_status>
    73e8:	4603      	mov	r3, r0
    73ea:	f003 0304 	and.w	r3, r3, #4
    73ee:	2b00      	cmp	r3, #0
    73f0:	d1f8      	bne.n	73e4 <bt_generic_le+0x5c>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    73f2:	4b92      	ldr	r3, [pc, #584]	; (763c <bt_generic_le+0x2b4>)
    73f4:	881b      	ldrh	r3, [r3, #0]
    73f6:	b29b      	uxth	r3, r3
    73f8:	3b01      	subs	r3, #1
    73fa:	b29b      	uxth	r3, r3
    73fc:	2002      	movs	r0, #2
    73fe:	4619      	mov	r1, r3
    7400:	f003 fabe 	bl	a980 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    7404:	2061      	movs	r0, #97	; 0x61
    7406:	f003 fb7d 	bl	ab04 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    740a:	bf00      	nop
    740c:	f003 fb70 	bl	aaf0 <cc2400_status>
    7410:	4603      	mov	r3, r0
    7412:	f003 0304 	and.w	r3, r3, #4
    7416:	2b00      	cmp	r3, #0
    7418:	d0f8      	beq.n	740c <bt_generic_le+0x84>

			/* RX mode */
			cc2400_strobe(SRX);
    741a:	2062      	movs	r0, #98	; 0x62
    741c:	f003 fb72 	bl	ab04 <cc2400_strobe>

			requested_channel = 0;
    7420:	4b85      	ldr	r3, [pc, #532]	; (7638 <bt_generic_le+0x2b0>)
    7422:	2200      	movs	r2, #0
    7424:	801a      	strh	r2, [r3, #0]
		}

		if (do_hop) {
    7426:	4b86      	ldr	r3, [pc, #536]	; (7640 <bt_generic_le+0x2b8>)
    7428:	781b      	ldrb	r3, [r3, #0]
    742a:	b2db      	uxtb	r3, r3
    742c:	2b00      	cmp	r3, #0
    742e:	d002      	beq.n	7436 <bt_generic_le+0xae>
			hop();
    7430:	f7fe ffa8 	bl	6384 <hop>
    7434:	e003      	b.n	743e <bt_generic_le+0xb6>
		} else {
			TXLED_CLR;
    7436:	4b7f      	ldr	r3, [pc, #508]	; (7634 <bt_generic_le+0x2ac>)
    7438:	f44f 7280 	mov.w	r2, #256	; 0x100
    743c:	601a      	str	r2, [r3, #0]
		}

		RXLED_CLR;
    743e:	4b7d      	ldr	r3, [pc, #500]	; (7634 <bt_generic_le+0x2ac>)
    7440:	2210      	movs	r2, #16
    7442:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    7444:	f7fc ff5e 	bl	4304 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    7448:	2380      	movs	r3, #128	; 0x80
    744a:	74bb      	strb	r3, [r7, #18]
		while ((rx_tc == 0) && (rx_err == 0))
    744c:	e022      	b.n	7494 <bt_generic_le+0x10c>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    744e:	2006      	movs	r0, #6
    7450:	f003 fa80 	bl	a954 <cc2400_get>
    7454:	4603      	mov	r3, r0
    7456:	0a1b      	lsrs	r3, r3, #8
    7458:	b29b      	uxth	r3, r3
    745a:	74fb      	strb	r3, [r7, #19]
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    745c:	4b79      	ldr	r3, [pc, #484]	; (7644 <bt_generic_le+0x2bc>)
    745e:	781b      	ldrb	r3, [r3, #0]
    7460:	b2db      	uxtb	r3, r3
    7462:	2b00      	cmp	r3, #0
    7464:	d011      	beq.n	748a <bt_generic_le+0x102>
    7466:	f997 3012 	ldrsb.w	r3, [r7, #18]
    746a:	f113 0f80 	cmn.w	r3, #128	; 0x80
    746e:	d10c      	bne.n	748a <bt_generic_le+0x102>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    7470:	4b75      	ldr	r3, [pc, #468]	; (7648 <bt_generic_le+0x2c0>)
    7472:	781b      	ldrb	r3, [r3, #0]
    7474:	b25b      	sxtb	r3, r3
    7476:	f103 0236 	add.w	r2, r3, #54	; 0x36
    747a:	f997 3013 	ldrsb.w	r3, [r7, #19]
    747e:	4293      	cmp	r3, r2
    7480:	bfb8      	it	lt
    7482:	4613      	movlt	r3, r2
    7484:	74fb      	strb	r3, [r7, #19]
				rssi_at_trigger = rssi;
    7486:	7cfb      	ldrb	r3, [r7, #19]
    7488:	74bb      	strb	r3, [r7, #18]
			}
			rssi_add(rssi);
    748a:	f997 3013 	ldrsb.w	r3, [r7, #19]
    748e:	4618      	mov	r0, r3
    7490:	f7fc ff52 	bl	4338 <rssi_add>
		RXLED_CLR;

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
    7494:	4b6d      	ldr	r3, [pc, #436]	; (764c <bt_generic_le+0x2c4>)
    7496:	681b      	ldr	r3, [r3, #0]
    7498:	2b00      	cmp	r3, #0
    749a:	d103      	bne.n	74a4 <bt_generic_le+0x11c>
    749c:	4b6c      	ldr	r3, [pc, #432]	; (7650 <bt_generic_le+0x2c8>)
    749e:	681b      	ldr	r3, [r3, #0]
    74a0:	2b00      	cmp	r3, #0
    74a2:	d0d4      	beq.n	744e <bt_generic_le+0xc6>
			}
			rssi_add(rssi);
		}

		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    74a4:	4b69      	ldr	r3, [pc, #420]	; (764c <bt_generic_le+0x2c4>)
    74a6:	681b      	ldr	r3, [r3, #0]
    74a8:	f003 0301 	and.w	r3, r3, #1
    74ac:	2b00      	cmp	r3, #0
    74ae:	d009      	beq.n	74c4 <bt_generic_le+0x13c>
			tmp = active_rxbuf;
    74b0:	4b68      	ldr	r3, [pc, #416]	; (7654 <bt_generic_le+0x2cc>)
    74b2:	681b      	ldr	r3, [r3, #0]
    74b4:	60fb      	str	r3, [r7, #12]
			active_rxbuf = idle_rxbuf;
    74b6:	4b68      	ldr	r3, [pc, #416]	; (7658 <bt_generic_le+0x2d0>)
    74b8:	681b      	ldr	r3, [r3, #0]
    74ba:	4a66      	ldr	r2, [pc, #408]	; (7654 <bt_generic_le+0x2cc>)
    74bc:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    74be:	4a66      	ldr	r2, [pc, #408]	; (7658 <bt_generic_le+0x2d0>)
    74c0:	68fb      	ldr	r3, [r7, #12]
    74c2:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    74c4:	4b62      	ldr	r3, [pc, #392]	; (7650 <bt_generic_le+0x2c8>)
    74c6:	681b      	ldr	r3, [r3, #0]
    74c8:	2b00      	cmp	r3, #0
    74ca:	d007      	beq.n	74dc <bt_generic_le+0x154>
			status |= DMA_ERROR;
    74cc:	4b63      	ldr	r3, [pc, #396]	; (765c <bt_generic_le+0x2d4>)
    74ce:	781b      	ldrb	r3, [r3, #0]
    74d0:	b2db      	uxtb	r3, r3
    74d2:	f043 0302 	orr.w	r3, r3, #2
    74d6:	b2da      	uxtb	r2, r3
    74d8:	4b60      	ldr	r3, [pc, #384]	; (765c <bt_generic_le+0x2d4>)
    74da:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    74dc:	4b5b      	ldr	r3, [pc, #364]	; (764c <bt_generic_le+0x2c4>)
    74de:	681b      	ldr	r3, [r3, #0]
    74e0:	2b00      	cmp	r3, #0
    74e2:	d100      	bne.n	74e6 <bt_generic_le+0x15e>
			goto rx_continue;
    74e4:	e085      	b.n	75f2 <bt_generic_le+0x26a>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    74e6:	4b59      	ldr	r3, [pc, #356]	; (764c <bt_generic_le+0x2c4>)
    74e8:	681b      	ldr	r3, [r3, #0]
    74ea:	2b01      	cmp	r3, #1
    74ec:	d907      	bls.n	74fe <bt_generic_le+0x176>
			status |= DMA_OVERFLOW;
    74ee:	4b5b      	ldr	r3, [pc, #364]	; (765c <bt_generic_le+0x2d4>)
    74f0:	781b      	ldrb	r3, [r3, #0]
    74f2:	b2db      	uxtb	r3, r3
    74f4:	f043 0301 	orr.w	r3, r3, #1
    74f8:	b2da      	uxtb	r2, r3
    74fa:	4b58      	ldr	r3, [pc, #352]	; (765c <bt_generic_le+0x2d4>)
    74fc:	701a      	strb	r2, [r3, #0]

		rssi_iir_update();
    74fe:	f7fc ff51 	bl	43a4 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    7502:	4b50      	ldr	r3, [pc, #320]	; (7644 <bt_generic_le+0x2bc>)
    7504:	781b      	ldrb	r3, [r3, #0]
    7506:	b2db      	uxtb	r3, r3
    7508:	2b00      	cmp	r3, #0
    750a:	d103      	bne.n	7514 <bt_generic_le+0x18c>
    750c:	4b54      	ldr	r3, [pc, #336]	; (7660 <bt_generic_le+0x2d8>)
    750e:	781b      	ldrb	r3, [r3, #0]
    7510:	2b00      	cmp	r3, #0
    7512:	d00c      	beq.n	752e <bt_generic_le+0x1a6>
			status |= CS_TRIGGER;
    7514:	4b51      	ldr	r3, [pc, #324]	; (765c <bt_generic_le+0x2d4>)
    7516:	781b      	ldrb	r3, [r3, #0]
    7518:	b2db      	uxtb	r3, r3
    751a:	f043 0308 	orr.w	r3, r3, #8
    751e:	b2da      	uxtb	r2, r3
    7520:	4b4e      	ldr	r3, [pc, #312]	; (765c <bt_generic_le+0x2d4>)
    7522:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    7524:	2302      	movs	r3, #2
    7526:	77fb      	strb	r3, [r7, #31]
			cs_trigger = 0;
    7528:	4b46      	ldr	r3, [pc, #280]	; (7644 <bt_generic_le+0x2bc>)
    752a:	2200      	movs	r2, #0
    752c:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    752e:	4b4d      	ldr	r3, [pc, #308]	; (7664 <bt_generic_le+0x2dc>)
    7530:	781b      	ldrb	r3, [r3, #0]
    7532:	b25a      	sxtb	r2, r3
    7534:	4b44      	ldr	r3, [pc, #272]	; (7648 <bt_generic_le+0x2c0>)
    7536:	781b      	ldrb	r3, [r3, #0]
    7538:	b25b      	sxtb	r3, r3
    753a:	3336      	adds	r3, #54	; 0x36
    753c:	429a      	cmp	r2, r3
    753e:	db09      	blt.n	7554 <bt_generic_le+0x1cc>
			status |= RSSI_TRIGGER;
    7540:	4b46      	ldr	r3, [pc, #280]	; (765c <bt_generic_le+0x2d4>)
    7542:	781b      	ldrb	r3, [r3, #0]
    7544:	b2db      	uxtb	r3, r3
    7546:	f043 0310 	orr.w	r3, r3, #16
    754a:	b2da      	uxtb	r2, r3
    754c:	4b43      	ldr	r3, [pc, #268]	; (765c <bt_generic_le+0x2d4>)
    754e:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    7550:	2302      	movs	r3, #2
    7552:	77fb      	strb	r3, [r7, #31]
		}

		/* Send a packet once in a while (6.25 Hz) to keep
		 * host USB reads from timing out. */
		if (keepalive_trigger) {
    7554:	4b44      	ldr	r3, [pc, #272]	; (7668 <bt_generic_le+0x2e0>)
    7556:	781b      	ldrb	r3, [r3, #0]
    7558:	b2db      	uxtb	r3, r3
    755a:	2b00      	cmp	r3, #0
    755c:	d007      	beq.n	756e <bt_generic_le+0x1e6>
			if (hold == 0)
    755e:	7ffb      	ldrb	r3, [r7, #31]
    7560:	2b00      	cmp	r3, #0
    7562:	d101      	bne.n	7568 <bt_generic_le+0x1e0>
				hold = 1;
    7564:	2301      	movs	r3, #1
    7566:	77fb      	strb	r3, [r7, #31]
			keepalive_trigger = 0;
    7568:	4b3f      	ldr	r3, [pc, #252]	; (7668 <bt_generic_le+0x2e0>)
    756a:	2200      	movs	r2, #0
    756c:	701a      	strb	r2, [r3, #0]
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    756e:	7ffb      	ldrb	r3, [r7, #31]
    7570:	2b00      	cmp	r3, #0
    7572:	d100      	bne.n	7576 <bt_generic_le+0x1ee>
			goto rx_continue;
    7574:	e03d      	b.n	75f2 <bt_generic_le+0x26a>
		}
		hold--;
    7576:	7ffb      	ldrb	r3, [r7, #31]
    7578:	3b01      	subs	r3, #1
    757a:	77fb      	strb	r3, [r7, #31]

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    757c:	483b      	ldr	r0, [pc, #236]	; (766c <bt_generic_le+0x2e4>)
    757e:	493c      	ldr	r1, [pc, #240]	; (7670 <bt_generic_le+0x2e8>)
    7580:	f44f 72c8 	mov.w	r2, #400	; 0x190
    7584:	f004 ffd0 	bl	c528 <memcpy>

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    7588:	2300      	movs	r3, #0
    758a:	61bb      	str	r3, [r7, #24]
    758c:	e025      	b.n	75da <bt_generic_le+0x252>
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    758e:	2300      	movs	r3, #0
    7590:	617b      	str	r3, [r7, #20]
    7592:	e01c      	b.n	75ce <bt_generic_le+0x246>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    7594:	69bb      	ldr	r3, [r7, #24]
    7596:	3332      	adds	r3, #50	; 0x32
    7598:	00da      	lsls	r2, r3, #3
    759a:	697b      	ldr	r3, [r7, #20]
    759c:	4413      	add	r3, r2
    759e:	4a2e      	ldr	r2, [pc, #184]	; (7658 <bt_generic_le+0x2d0>)
    75a0:	6811      	ldr	r1, [r2, #0]
    75a2:	69ba      	ldr	r2, [r7, #24]
    75a4:	440a      	add	r2, r1
    75a6:	7812      	ldrb	r2, [r2, #0]
    75a8:	09d2      	lsrs	r2, r2, #7
    75aa:	b2d1      	uxtb	r1, r2
    75ac:	4a2f      	ldr	r2, [pc, #188]	; (766c <bt_generic_le+0x2e4>)
    75ae:	54d1      	strb	r1, [r2, r3]
				idle_rxbuf[i] <<= 1;
    75b0:	4b29      	ldr	r3, [pc, #164]	; (7658 <bt_generic_le+0x2d0>)
    75b2:	681a      	ldr	r2, [r3, #0]
    75b4:	69bb      	ldr	r3, [r7, #24]
    75b6:	4413      	add	r3, r2
    75b8:	4a27      	ldr	r2, [pc, #156]	; (7658 <bt_generic_le+0x2d0>)
    75ba:	6811      	ldr	r1, [r2, #0]
    75bc:	69ba      	ldr	r2, [r7, #24]
    75be:	440a      	add	r2, r1
    75c0:	7812      	ldrb	r2, [r2, #0]
    75c2:	0052      	lsls	r2, r2, #1
    75c4:	b2d2      	uxtb	r2, r2
    75c6:	701a      	strb	r2, [r3, #0]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    75c8:	697b      	ldr	r3, [r7, #20]
    75ca:	3301      	adds	r3, #1
    75cc:	617b      	str	r3, [r7, #20]
    75ce:	697b      	ldr	r3, [r7, #20]
    75d0:	2b07      	cmp	r3, #7
    75d2:	dddf      	ble.n	7594 <bt_generic_le+0x20c>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    75d4:	69bb      	ldr	r3, [r7, #24]
    75d6:	3301      	adds	r3, #1
    75d8:	61bb      	str	r3, [r7, #24]
    75da:	69bb      	ldr	r3, [r7, #24]
    75dc:	2b31      	cmp	r3, #49	; 0x31
    75de:	ddd6      	ble.n	758e <bt_generic_le+0x206>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    75e0:	4b24      	ldr	r3, [pc, #144]	; (7674 <bt_generic_le+0x2ec>)
    75e2:	681b      	ldr	r3, [r3, #0]
    75e4:	4821      	ldr	r0, [pc, #132]	; (766c <bt_generic_le+0x2e4>)
    75e6:	4798      	blx	r3
    75e8:	60b8      	str	r0, [r7, #8]
		if (!ret) break;
    75ea:	68bb      	ldr	r3, [r7, #8]
    75ec:	2b00      	cmp	r3, #0
    75ee:	d100      	bne.n	75f2 <bt_generic_le+0x26a>
    75f0:	e00c      	b.n	760c <bt_generic_le+0x284>

	rx_continue:
		rx_tc = 0;
    75f2:	4b16      	ldr	r3, [pc, #88]	; (764c <bt_generic_le+0x2c4>)
    75f4:	2200      	movs	r2, #0
    75f6:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    75f8:	4b15      	ldr	r3, [pc, #84]	; (7650 <bt_generic_le+0x2c8>)
    75fa:	2200      	movs	r2, #0
    75fc:	601a      	str	r2, [r3, #0]

	cs_trigger_enable();

	hold = 0;

	while (requested_mode == active_mode) {
    75fe:	4b1e      	ldr	r3, [pc, #120]	; (7678 <bt_generic_le+0x2f0>)
    7600:	781b      	ldrb	r3, [r3, #0]
    7602:	b2db      	uxtb	r3, r3
    7604:	79fa      	ldrb	r2, [r7, #7]
    7606:	429a      	cmp	r2, r3
    7608:	f43f aee3 	beq.w	73d2 <bt_generic_le+0x4a>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    760c:	4b1b      	ldr	r3, [pc, #108]	; (767c <bt_generic_le+0x2f4>)
    760e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7612:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    7614:	f7fe fbf8 	bl	5e08 <cc2400_idle>
	dio_ssp_stop();
    7618:	f7fe fb92 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable();
    761c:	f7fd fa70 	bl	4b00 <cs_trigger_disable>
}
    7620:	3720      	adds	r7, #32
    7622:	46bd      	mov	sp, r7
    7624:	bd80      	pop	{r7, pc}
    7626:	bf00      	nop
    7628:	10000a42 	.word	0x10000a42
    762c:	10000a3e 	.word	0x10000a3e
    7630:	e000e100 	.word	0xe000e100
    7634:	2009c03c 	.word	0x2009c03c
    7638:	10000a44 	.word	0x10000a44
    763c:	1000049c 	.word	0x1000049c
    7640:	1000097d 	.word	0x1000097d
    7644:	100010cc 	.word	0x100010cc
    7648:	1000044d 	.word	0x1000044d
    764c:	10000b04 	.word	0x10000b04
    7650:	100010c8 	.word	0x100010c8
    7654:	10000450 	.word	0x10000450
    7658:	10000454 	.word	0x10000454
    765c:	10000a48 	.word	0x10000a48
    7660:	1000097e 	.word	0x1000097e
    7664:	10000b0c 	.word	0x10000b0c
    7668:	10000be8 	.word	0x10000be8
    766c:	10000d10 	.word	0x10000d10
    7670:	10000ea0 	.word	0x10000ea0
    7674:	10000998 	.word	0x10000998
    7678:	10000a3f 	.word	0x10000a3f
    767c:	e000e180 	.word	0xe000e180

00007680 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    7680:	b590      	push	{r4, r7, lr}
    7682:	b09b      	sub	sp, #108	; 0x6c
    7684:	af00      	add	r7, sp, #0
    7686:	4603      	mov	r3, r0
    7688:	71fb      	strb	r3, [r7, #7]
	int i;
	int8_t rssi;
	static int restart_jamming = 0;

	modulation = MOD_BT_LOW_ENERGY;
    768a:	4b87      	ldr	r3, [pc, #540]	; (78a8 <bt_le_sync+0x228>)
    768c:	2201      	movs	r2, #1
    768e:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    7690:	4a86      	ldr	r2, [pc, #536]	; (78ac <bt_le_sync+0x22c>)
    7692:	79fb      	ldrb	r3, [r7, #7]
    7694:	7013      	strb	r3, [r2, #0]

	le.link_state = LINK_LISTENING;
    7696:	4b86      	ldr	r3, [pc, #536]	; (78b0 <bt_le_sync+0x230>)
    7698:	2201      	movs	r2, #1
    769a:	751a      	strb	r2, [r3, #20]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    769c:	4b85      	ldr	r3, [pc, #532]	; (78b4 <bt_le_sync+0x234>)
    769e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    76a2:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    76a4:	4b84      	ldr	r3, [pc, #528]	; (78b8 <bt_le_sync+0x238>)
    76a6:	2210      	movs	r2, #16
    76a8:	601a      	str	r2, [r3, #0]

	queue_init();
    76aa:	f001 fef1 	bl	9490 <queue_init>
	dio_ssp_init();
    76ae:	f003 f895 	bl	a7dc <dio_ssp_init>
	dma_init_le();
    76b2:	f7fe f9a5 	bl	5a00 <dma_init_le>
	dio_ssp_start();
    76b6:	f7fe fb13 	bl	5ce0 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    76ba:	4b7d      	ldr	r3, [pc, #500]	; (78b0 <bt_le_sync+0x230>)
    76bc:	681b      	ldr	r3, [r3, #0]
    76be:	4618      	mov	r0, r3
    76c0:	f002 ff8c 	bl	a5dc <rbit>
    76c4:	4603      	mov	r3, r0
    76c6:	4618      	mov	r0, r3
    76c8:	f7fe fc24 	bl	5f14 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    76cc:	e247      	b.n	7b5e <bt_le_sync+0x4de>
		if (requested_channel != 0) {
    76ce:	4b7b      	ldr	r3, [pc, #492]	; (78bc <bt_le_sync+0x23c>)
    76d0:	881b      	ldrh	r3, [r3, #0]
    76d2:	b29b      	uxth	r3, r3
    76d4:	2b00      	cmp	r3, #0
    76d6:	d029      	beq.n	772c <bt_le_sync+0xac>
			cc2400_strobe(SRFOFF);
    76d8:	2064      	movs	r0, #100	; 0x64
    76da:	f003 fa13 	bl	ab04 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    76de:	bf00      	nop
    76e0:	f003 fa06 	bl	aaf0 <cc2400_status>
    76e4:	4603      	mov	r3, r0
    76e6:	f003 0304 	and.w	r3, r3, #4
    76ea:	2b00      	cmp	r3, #0
    76ec:	d1f8      	bne.n	76e0 <bt_le_sync+0x60>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    76ee:	4b74      	ldr	r3, [pc, #464]	; (78c0 <bt_le_sync+0x240>)
    76f0:	881b      	ldrh	r3, [r3, #0]
    76f2:	b29b      	uxth	r3, r3
    76f4:	3b01      	subs	r3, #1
    76f6:	b29b      	uxth	r3, r3
    76f8:	2002      	movs	r0, #2
    76fa:	4619      	mov	r1, r3
    76fc:	f003 f940 	bl	a980 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    7700:	2061      	movs	r0, #97	; 0x61
    7702:	f003 f9ff 	bl	ab04 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    7706:	bf00      	nop
    7708:	f003 f9f2 	bl	aaf0 <cc2400_status>
    770c:	4603      	mov	r3, r0
    770e:	f003 0304 	and.w	r3, r3, #4
    7712:	2b00      	cmp	r3, #0
    7714:	d0f8      	beq.n	7708 <bt_le_sync+0x88>

			/* RX mode */
			cc2400_strobe(SRX);
    7716:	2062      	movs	r0, #98	; 0x62
    7718:	f003 f9f4 	bl	ab04 <cc2400_strobe>

			saved_request = requested_channel;
    771c:	4b67      	ldr	r3, [pc, #412]	; (78bc <bt_le_sync+0x23c>)
    771e:	881b      	ldrh	r3, [r3, #0]
    7720:	b29a      	uxth	r2, r3
    7722:	4b68      	ldr	r3, [pc, #416]	; (78c4 <bt_le_sync+0x244>)
    7724:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    7726:	4b65      	ldr	r3, [pc, #404]	; (78bc <bt_le_sync+0x23c>)
    7728:	2200      	movs	r2, #0
    772a:	801a      	strh	r2, [r3, #0]
		}

		RXLED_CLR;
    772c:	4b62      	ldr	r3, [pc, #392]	; (78b8 <bt_le_sync+0x238>)
    772e:	2210      	movs	r2, #16
    7730:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    7732:	f7fc fde7 	bl	4304 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)
    7736:	bf00      	nop
    7738:	4b63      	ldr	r3, [pc, #396]	; (78c8 <bt_le_sync+0x248>)
    773a:	681b      	ldr	r3, [r3, #0]
    773c:	2b00      	cmp	r3, #0
    773e:	d10e      	bne.n	775e <bt_le_sync+0xde>
    7740:	4b62      	ldr	r3, [pc, #392]	; (78cc <bt_le_sync+0x24c>)
    7742:	681b      	ldr	r3, [r3, #0]
    7744:	2b00      	cmp	r3, #0
    7746:	d10a      	bne.n	775e <bt_le_sync+0xde>
    7748:	4b61      	ldr	r3, [pc, #388]	; (78d0 <bt_le_sync+0x250>)
    774a:	781b      	ldrb	r3, [r3, #0]
    774c:	b2db      	uxtb	r3, r3
    774e:	2b00      	cmp	r3, #0
    7750:	d105      	bne.n	775e <bt_le_sync+0xde>
    7752:	4b60      	ldr	r3, [pc, #384]	; (78d4 <bt_le_sync+0x254>)
    7754:	781b      	ldrb	r3, [r3, #0]
    7756:	b2db      	uxtb	r3, r3
    7758:	79fa      	ldrb	r2, [r7, #7]
    775a:	429a      	cmp	r2, r3
    775c:	d0ec      	beq.n	7738 <bt_le_sync+0xb8>
			;

		if (requested_mode != active_mode) {
    775e:	4b5d      	ldr	r3, [pc, #372]	; (78d4 <bt_le_sync+0x254>)
    7760:	781b      	ldrb	r3, [r3, #0]
    7762:	b2db      	uxtb	r3, r3
    7764:	79fa      	ldrb	r2, [r7, #7]
    7766:	429a      	cmp	r2, r3
    7768:	d000      	beq.n	776c <bt_le_sync+0xec>
			goto cleanup;
    776a:	e1ff      	b.n	7b6c <bt_le_sync+0x4ec>
		}

		if (rx_err) {
    776c:	4b57      	ldr	r3, [pc, #348]	; (78cc <bt_le_sync+0x24c>)
    776e:	681b      	ldr	r3, [r3, #0]
    7770:	2b00      	cmp	r3, #0
    7772:	d007      	beq.n	7784 <bt_le_sync+0x104>
			status |= DMA_ERROR;
    7774:	4b58      	ldr	r3, [pc, #352]	; (78d8 <bt_le_sync+0x258>)
    7776:	781b      	ldrb	r3, [r3, #0]
    7778:	b2db      	uxtb	r3, r3
    777a:	f043 0302 	orr.w	r3, r3, #2
    777e:	b2da      	uxtb	r2, r3
    7780:	4b55      	ldr	r3, [pc, #340]	; (78d8 <bt_le_sync+0x258>)
    7782:	701a      	strb	r2, [r3, #0]
		}

		if (do_hop)
    7784:	4b52      	ldr	r3, [pc, #328]	; (78d0 <bt_le_sync+0x250>)
    7786:	781b      	ldrb	r3, [r3, #0]
    7788:	b2db      	uxtb	r3, r3
    778a:	2b00      	cmp	r3, #0
    778c:	d000      	beq.n	7790 <bt_le_sync+0x110>
			goto rx_flush;
    778e:	e12b      	b.n	79e8 <bt_le_sync+0x368>

		/* No DMA transfer? */
		if (!rx_tc)
    7790:	4b4d      	ldr	r3, [pc, #308]	; (78c8 <bt_le_sync+0x248>)
    7792:	681b      	ldr	r3, [r3, #0]
    7794:	2b00      	cmp	r3, #0
    7796:	d100      	bne.n	779a <bt_le_sync+0x11a>
    7798:	e1e1      	b.n	7b5e <bt_le_sync+0x4de>

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    779a:	f107 0308 	add.w	r3, r7, #8
    779e:	65fb      	str	r3, [r7, #92]	; 0x5c
		packet[0] = le.access_address;
    77a0:	4b43      	ldr	r3, [pc, #268]	; (78b0 <bt_le_sync+0x230>)
    77a2:	681b      	ldr	r3, [r3, #0]
    77a4:	60bb      	str	r3, [r7, #8]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    77a6:	4b46      	ldr	r3, [pc, #280]	; (78c0 <bt_le_sync+0x240>)
    77a8:	881b      	ldrh	r3, [r3, #0]
    77aa:	b29b      	uxth	r3, r3
    77ac:	b2db      	uxtb	r3, r3
    77ae:	3b62      	subs	r3, #98	; 0x62
    77b0:	b2db      	uxtb	r3, r3
    77b2:	4618      	mov	r0, r3
    77b4:	f001 fcec 	bl	9190 <btle_channel_index>
    77b8:	4603      	mov	r3, r0
    77ba:	461a      	mov	r2, r3
    77bc:	4613      	mov	r3, r2
    77be:	005b      	lsls	r3, r3, #1
    77c0:	4413      	add	r3, r2
    77c2:	011b      	lsls	r3, r3, #4
    77c4:	4a45      	ldr	r2, [pc, #276]	; (78dc <bt_le_sync+0x25c>)
    77c6:	4413      	add	r3, r2
    77c8:	65bb      	str	r3, [r7, #88]	; 0x58
		for (i = 0; i < 4; i+= 4) {
    77ca:	2300      	movs	r3, #0
    77cc:	667b      	str	r3, [r7, #100]	; 0x64
    77ce:	e034      	b.n	783a <bt_le_sync+0x1ba>
			uint32_t v = rxbuf1[i+0] << 24
    77d0:	4a43      	ldr	r2, [pc, #268]	; (78e0 <bt_le_sync+0x260>)
    77d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    77d4:	4413      	add	r3, r2
    77d6:	781b      	ldrb	r3, [r3, #0]
    77d8:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    77da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    77dc:	3301      	adds	r3, #1
    77de:	4940      	ldr	r1, [pc, #256]	; (78e0 <bt_le_sync+0x260>)
    77e0:	5ccb      	ldrb	r3, [r1, r3]
    77e2:	041b      	lsls	r3, r3, #16
    77e4:	431a      	orrs	r2, r3
					   | rxbuf1[i+2] << 8
    77e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    77e8:	3302      	adds	r3, #2
    77ea:	493d      	ldr	r1, [pc, #244]	; (78e0 <bt_le_sync+0x260>)
    77ec:	5ccb      	ldrb	r3, [r1, r3]
    77ee:	021b      	lsls	r3, r3, #8
    77f0:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    77f2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    77f4:	3203      	adds	r2, #3
    77f6:	493a      	ldr	r1, [pc, #232]	; (78e0 <bt_le_sync+0x260>)
    77f8:	5c8a      	ldrb	r2, [r1, r2]
    77fa:	4313      	orrs	r3, r2
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    77fc:	657b      	str	r3, [r7, #84]	; 0x54
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    77fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7800:	2b00      	cmp	r3, #0
    7802:	da00      	bge.n	7806 <bt_le_sync+0x186>
    7804:	3303      	adds	r3, #3
    7806:	109b      	asrs	r3, r3, #2
    7808:	1c5c      	adds	r4, r3, #1
    780a:	6d78      	ldr	r0, [r7, #84]	; 0x54
    780c:	f002 fee6 	bl	a5dc <rbit>
    7810:	4601      	mov	r1, r0
    7812:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7814:	2b00      	cmp	r3, #0
    7816:	da00      	bge.n	781a <bt_le_sync+0x19a>
    7818:	3303      	adds	r3, #3
    781a:	109b      	asrs	r3, r3, #2
    781c:	009b      	lsls	r3, r3, #2
    781e:	6dba      	ldr	r2, [r7, #88]	; 0x58
    7820:	4413      	add	r3, r2
    7822:	681b      	ldr	r3, [r3, #0]
    7824:	ea81 0203 	eor.w	r2, r1, r3
    7828:	00a3      	lsls	r3, r4, #2
    782a:	f107 0168 	add.w	r1, r7, #104	; 0x68
    782e:	440b      	add	r3, r1
    7830:	f843 2c60 	str.w	r2, [r3, #-96]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
    7834:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7836:	3304      	adds	r3, #4
    7838:	667b      	str	r3, [r7, #100]	; 0x64
    783a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    783c:	2b03      	cmp	r3, #3
    783e:	ddc7      	ble.n	77d0 <bt_le_sync+0x150>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		unsigned len = (p[5] & 0x3f) + 2;
    7840:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    7842:	3305      	adds	r3, #5
    7844:	781b      	ldrb	r3, [r3, #0]
    7846:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    784a:	3302      	adds	r3, #2
    784c:	653b      	str	r3, [r7, #80]	; 0x50
		if (len > 39)
    784e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7850:	2b27      	cmp	r3, #39	; 0x27
    7852:	d900      	bls.n	7856 <bt_le_sync+0x1d6>
			goto rx_flush;
    7854:	e0c8      	b.n	79e8 <bt_le_sync+0x368>

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    7856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7858:	3306      	adds	r3, #6
    785a:	089b      	lsrs	r3, r3, #2
    785c:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (total_transfers < 11) {
    785e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    7860:	2b0a      	cmp	r3, #10
    7862:	d80d      	bhi.n	7880 <bt_le_sync+0x200>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    7864:	bf00      	nop
    7866:	4b1f      	ldr	r3, [pc, #124]	; (78e4 <bt_le_sync+0x264>)
    7868:	681a      	ldr	r2, [r3, #0]
    786a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    786c:	009b      	lsls	r3, r3, #2
    786e:	491c      	ldr	r1, [pc, #112]	; (78e0 <bt_le_sync+0x260>)
    7870:	440b      	add	r3, r1
    7872:	429a      	cmp	r2, r3
    7874:	d20f      	bcs.n	7896 <bt_le_sync+0x216>
    7876:	4b15      	ldr	r3, [pc, #84]	; (78cc <bt_le_sync+0x24c>)
    7878:	681b      	ldr	r3, [r3, #0]
    787a:	2b00      	cmp	r3, #0
    787c:	d0f3      	beq.n	7866 <bt_le_sync+0x1e6>
    787e:	e00a      	b.n	7896 <bt_le_sync+0x216>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    7880:	bf00      	nop
    7882:	4b19      	ldr	r3, [pc, #100]	; (78e8 <bt_le_sync+0x268>)
    7884:	681b      	ldr	r3, [r3, #0]
    7886:	f003 0301 	and.w	r3, r3, #1
    788a:	2b00      	cmp	r3, #0
    788c:	d003      	beq.n	7896 <bt_le_sync+0x216>
    788e:	4b0f      	ldr	r3, [pc, #60]	; (78cc <bt_le_sync+0x24c>)
    7890:	681b      	ldr	r3, [r3, #0]
    7892:	2b00      	cmp	r3, #0
    7894:	d0f5      	beq.n	7882 <bt_le_sync+0x202>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    7896:	4a15      	ldr	r2, [pc, #84]	; (78ec <bt_le_sync+0x26c>)
    7898:	4b14      	ldr	r3, [pc, #80]	; (78ec <bt_le_sync+0x26c>)
    789a:	681b      	ldr	r3, [r3, #0]
    789c:	f023 0301 	bic.w	r3, r3, #1
    78a0:	6013      	str	r3, [r2, #0]

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    78a2:	2304      	movs	r3, #4
    78a4:	667b      	str	r3, [r7, #100]	; 0x64
    78a6:	e058      	b.n	795a <bt_le_sync+0x2da>
    78a8:	10000a42 	.word	0x10000a42
    78ac:	10000a3e 	.word	0x10000a3e
    78b0:	10000458 	.word	0x10000458
    78b4:	e000e100 	.word	0xe000e100
    78b8:	2009c03c 	.word	0x2009c03c
    78bc:	10000a44 	.word	0x10000a44
    78c0:	1000049c 	.word	0x1000049c
    78c4:	10000a46 	.word	0x10000a46
    78c8:	10000b04 	.word	0x10000b04
    78cc:	100010c8 	.word	0x100010c8
    78d0:	1000097d 	.word	0x1000097d
    78d4:	10000a3f 	.word	0x10000a3f
    78d8:	10000a48 	.word	0x10000a48
    78dc:	0000c788 	.word	0x0000c788
    78e0:	10001094 	.word	0x10001094
    78e4:	50004104 	.word	0x50004104
    78e8:	50004110 	.word	0x50004110
    78ec:	40030024 	.word	0x40030024
			uint32_t v = rxbuf1[i+0] << 24
    78f0:	4aa5      	ldr	r2, [pc, #660]	; (7b88 <bt_le_sync+0x508>)
    78f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    78f4:	4413      	add	r3, r2
    78f6:	781b      	ldrb	r3, [r3, #0]
    78f8:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    78fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    78fc:	3301      	adds	r3, #1
    78fe:	49a2      	ldr	r1, [pc, #648]	; (7b88 <bt_le_sync+0x508>)
    7900:	5ccb      	ldrb	r3, [r1, r3]
    7902:	041b      	lsls	r3, r3, #16
    7904:	431a      	orrs	r2, r3
				       | rxbuf1[i+2] << 8
    7906:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7908:	3302      	adds	r3, #2
    790a:	499f      	ldr	r1, [pc, #636]	; (7b88 <bt_le_sync+0x508>)
    790c:	5ccb      	ldrb	r3, [r1, r3]
    790e:	021b      	lsls	r3, r3, #8
    7910:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    7912:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    7914:	3203      	adds	r2, #3
    7916:	499c      	ldr	r1, [pc, #624]	; (7b88 <bt_le_sync+0x508>)
    7918:	5c8a      	ldrb	r2, [r1, r2]
    791a:	4313      	orrs	r3, r2
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    791c:	64bb      	str	r3, [r7, #72]	; 0x48
					   | rxbuf1[i+1] << 16
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    791e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7920:	2b00      	cmp	r3, #0
    7922:	da00      	bge.n	7926 <bt_le_sync+0x2a6>
    7924:	3303      	adds	r3, #3
    7926:	109b      	asrs	r3, r3, #2
    7928:	1c5c      	adds	r4, r3, #1
    792a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    792c:	f002 fe56 	bl	a5dc <rbit>
    7930:	4601      	mov	r1, r0
    7932:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7934:	2b00      	cmp	r3, #0
    7936:	da00      	bge.n	793a <bt_le_sync+0x2ba>
    7938:	3303      	adds	r3, #3
    793a:	109b      	asrs	r3, r3, #2
    793c:	009b      	lsls	r3, r3, #2
    793e:	6dba      	ldr	r2, [r7, #88]	; 0x58
    7940:	4413      	add	r3, r2
    7942:	681b      	ldr	r3, [r3, #0]
    7944:	ea81 0203 	eor.w	r2, r1, r3
    7948:	00a3      	lsls	r3, r4, #2
    794a:	f107 0168 	add.w	r1, r7, #104	; 0x68
    794e:	440b      	add	r3, r1
    7950:	f843 2c60 	str.w	r2, [r3, #-96]
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    7954:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7956:	3304      	adds	r3, #4
    7958:	667b      	str	r3, [r7, #100]	; 0x64
    795a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    795c:	2b2b      	cmp	r3, #43	; 0x2b
    795e:	ddc7      	ble.n	78f0 <bt_le_sync+0x270>
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    7960:	4b8a      	ldr	r3, [pc, #552]	; (7b8c <bt_le_sync+0x50c>)
    7962:	691b      	ldr	r3, [r3, #16]
    7964:	2b00      	cmp	r3, #0
    7966:	d023      	beq.n	79b0 <bt_le_sync+0x330>
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    7968:	4b88      	ldr	r3, [pc, #544]	; (7b8c <bt_le_sync+0x50c>)
    796a:	68d9      	ldr	r1, [r3, #12]
    796c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    796e:	1d1a      	adds	r2, r3, #4
    7970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7972:	4608      	mov	r0, r1
    7974:	4611      	mov	r1, r2
    7976:	461a      	mov	r2, r3
    7978:	f001 fd0e 	bl	9398 <btle_crcgen_lut>
    797c:	6478      	str	r0, [r7, #68]	; 0x44
			u32 wire_crc = (p[4+len+2] << 16)
    797e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7980:	3306      	adds	r3, #6
    7982:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    7984:	4413      	add	r3, r2
    7986:	781b      	ldrb	r3, [r3, #0]
    7988:	041a      	lsls	r2, r3, #16
						 | (p[4+len+1] << 8)
    798a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    798c:	3305      	adds	r3, #5
    798e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    7990:	440b      	add	r3, r1
    7992:	781b      	ldrb	r3, [r3, #0]
    7994:	021b      	lsls	r3, r3, #8
    7996:	4313      	orrs	r3, r2
						 | (p[4+len+0] << 0);
    7998:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    799a:	3204      	adds	r2, #4
    799c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    799e:	440a      	add	r2, r1
    79a0:	7812      	ldrb	r2, [r2, #0]
    79a2:	4313      	orrs	r3, r2
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    79a4:	643b      	str	r3, [r7, #64]	; 0x40
						 | (p[4+len+1] << 8)
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    79a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    79a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    79aa:	429a      	cmp	r2, r3
    79ac:	d000      	beq.n	79b0 <bt_le_sync+0x330>
				goto rx_flush;
    79ae:	e01b      	b.n	79e8 <bt_le_sync+0x368>
		}


		RXLED_SET;
    79b0:	4b77      	ldr	r3, [pc, #476]	; (7b90 <bt_le_sync+0x510>)
    79b2:	2210      	movs	r2, #16
    79b4:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    79b6:	4b77      	ldr	r3, [pc, #476]	; (7b94 <bt_le_sync+0x514>)
    79b8:	681b      	ldr	r3, [r3, #0]
    79ba:	f107 0208 	add.w	r2, r7, #8
    79be:	4610      	mov	r0, r2
    79c0:	4798      	blx	r3
		enqueue(LE_PACKET, (uint8_t *)packet);
    79c2:	f107 0308 	add.w	r3, r7, #8
    79c6:	2001      	movs	r0, #1
    79c8:	4619      	mov	r1, r3
    79ca:	f7fc fd7d 	bl	44c8 <enqueue>
		le.last_packet = CLK100NS;
    79ce:	4b72      	ldr	r3, [pc, #456]	; (7b98 <bt_le_sync+0x518>)
    79d0:	681b      	ldr	r3, [r3, #0]
    79d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    79d6:	f640 4235 	movw	r2, #3125	; 0xc35
    79da:	fb02 f203 	mul.w	r2, r2, r3
    79de:	4b6f      	ldr	r3, [pc, #444]	; (7b9c <bt_le_sync+0x51c>)
    79e0:	681b      	ldr	r3, [r3, #0]
    79e2:	4413      	add	r3, r2
    79e4:	4a69      	ldr	r2, [pc, #420]	; (7b8c <bt_le_sync+0x50c>)
    79e6:	6413      	str	r3, [r2, #64]	; 0x40

	rx_flush:
		cc2400_strobe(SFSON);
    79e8:	2061      	movs	r0, #97	; 0x61
    79ea:	f003 f88b 	bl	ab04 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    79ee:	bf00      	nop
    79f0:	f003 f87e 	bl	aaf0 <cc2400_status>
    79f4:	4603      	mov	r3, r0
    79f6:	f003 0304 	and.w	r3, r3, #4
    79fa:	2b00      	cmp	r3, #0
    79fc:	d0f8      	beq.n	79f0 <bt_le_sync+0x370>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    79fe:	4a68      	ldr	r2, [pc, #416]	; (7ba0 <bt_le_sync+0x520>)
    7a00:	4b67      	ldr	r3, [pc, #412]	; (7ba0 <bt_le_sync+0x520>)
    7a02:	681b      	ldr	r3, [r3, #0]
    7a04:	f023 0301 	bic.w	r3, r3, #1
    7a08:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    7a0a:	e003      	b.n	7a14 <bt_le_sync+0x394>
			u8 tmp = (u8)DIO_SSP_DR;
    7a0c:	4b65      	ldr	r3, [pc, #404]	; (7ba4 <bt_le_sync+0x524>)
    7a0e:	681b      	ldr	r3, [r3, #0]
    7a10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		cc2400_strobe(SFSON);
		while (!(cc2400_status() & FS_LOCK));

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    7a14:	4b64      	ldr	r3, [pc, #400]	; (7ba8 <bt_le_sync+0x528>)
    7a16:	681b      	ldr	r3, [r3, #0]
    7a18:	f003 0304 	and.w	r3, r3, #4
    7a1c:	2b00      	cmp	r3, #0
    7a1e:	d1f5      	bne.n	7a0c <bt_le_sync+0x38c>
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    7a20:	4b5d      	ldr	r3, [pc, #372]	; (7b98 <bt_le_sync+0x518>)
    7a22:	681b      	ldr	r3, [r3, #0]
    7a24:	f3c3 0313 	ubfx	r3, r3, #0, #20
    7a28:	f640 4235 	movw	r2, #3125	; 0xc35
    7a2c:	fb02 f203 	mul.w	r2, r2, r3
    7a30:	4b5a      	ldr	r3, [pc, #360]	; (7b9c <bt_le_sync+0x51c>)
    7a32:	681b      	ldr	r3, [r3, #0]
    7a34:	4413      	add	r3, r2
    7a36:	663b      	str	r3, [r7, #96]	; 0x60
		if (now < le.last_packet)
    7a38:	4b54      	ldr	r3, [pc, #336]	; (7b8c <bt_le_sync+0x50c>)
    7a3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    7a3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7a3e:	429a      	cmp	r2, r3
    7a40:	d905      	bls.n	7a4e <bt_le_sync+0x3ce>
			now += 3276800000; // handle rollover
    7a42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7a44:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    7a48:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    7a4c:	663b      	str	r3, [r7, #96]	; 0x60
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    7a4e:	4b4f      	ldr	r3, [pc, #316]	; (7b8c <bt_le_sync+0x50c>)
    7a50:	7d1b      	ldrb	r3, [r3, #20]

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
		if  ( // timeout
    7a52:	2b03      	cmp	r3, #3
    7a54:	d003      	beq.n	7a5e <bt_le_sync+0x3de>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    7a56:	4b4d      	ldr	r3, [pc, #308]	; (7b8c <bt_le_sync+0x50c>)
    7a58:	7d1b      	ldrb	r3, [r3, #20]
    7a5a:	2b02      	cmp	r3, #2
    7a5c:	d106      	bne.n	7a6c <bt_le_sync+0x3ec>
			&& (now - le.last_packet > 50000000))
    7a5e:	4b4b      	ldr	r3, [pc, #300]	; (7b8c <bt_le_sync+0x50c>)
    7a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    7a62:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    7a64:	1ad3      	subs	r3, r2, r3
    7a66:	4a51      	ldr	r2, [pc, #324]	; (7bac <bt_le_sync+0x52c>)
    7a68:	4293      	cmp	r3, r2
    7a6a:	d803      	bhi.n	7a74 <bt_le_sync+0x3f4>
			// jam finished
			|| (le_jam_count == 1)
    7a6c:	4b50      	ldr	r3, [pc, #320]	; (7bb0 <bt_le_sync+0x530>)
    7a6e:	681b      	ldr	r3, [r3, #0]
    7a70:	2b01      	cmp	r3, #1
    7a72:	d137      	bne.n	7ae4 <bt_le_sync+0x464>
			)
		{
			reset_le();
    7a74:	f7ff fc2c 	bl	72d0 <reset_le>
			le_jam_count = 0;
    7a78:	4b4d      	ldr	r3, [pc, #308]	; (7bb0 <bt_le_sync+0x530>)
    7a7a:	2200      	movs	r2, #0
    7a7c:	601a      	str	r2, [r3, #0]
			TXLED_CLR;
    7a7e:	4b4d      	ldr	r3, [pc, #308]	; (7bb4 <bt_le_sync+0x534>)
    7a80:	f44f 7280 	mov.w	r2, #256	; 0x100
    7a84:	601a      	str	r2, [r3, #0]

			if (jam_mode == JAM_ONCE) {
    7a86:	4b4c      	ldr	r3, [pc, #304]	; (7bb8 <bt_le_sync+0x538>)
    7a88:	781b      	ldrb	r3, [r3, #0]
    7a8a:	b2db      	uxtb	r3, r3
    7a8c:	2b01      	cmp	r3, #1
    7a8e:	d106      	bne.n	7a9e <bt_le_sync+0x41e>
				jam_mode = JAM_NONE;
    7a90:	4b49      	ldr	r3, [pc, #292]	; (7bb8 <bt_le_sync+0x538>)
    7a92:	2200      	movs	r2, #0
    7a94:	701a      	strb	r2, [r3, #0]
				requested_mode = MODE_IDLE;
    7a96:	4b49      	ldr	r3, [pc, #292]	; (7bbc <bt_le_sync+0x53c>)
    7a98:	2200      	movs	r2, #0
    7a9a:	701a      	strb	r2, [r3, #0]
				goto cleanup;
    7a9c:	e066      	b.n	7b6c <bt_le_sync+0x4ec>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    7a9e:	79fb      	ldrb	r3, [r7, #7]
    7aa0:	2b0a      	cmp	r3, #10
    7aa2:	d101      	bne.n	7aa8 <bt_le_sync+0x428>
				goto cleanup;
    7aa4:	bf00      	nop
    7aa6:	e061      	b.n	7b6c <bt_le_sync+0x4ec>

			le.link_state = LINK_LISTENING;
    7aa8:	4b38      	ldr	r3, [pc, #224]	; (7b8c <bt_le_sync+0x50c>)
    7aaa:	2201      	movs	r2, #1
    7aac:	751a      	strb	r2, [r3, #20]

			cc2400_strobe(SRFOFF);
    7aae:	2064      	movs	r0, #100	; 0x64
    7ab0:	f003 f828 	bl	ab04 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    7ab4:	bf00      	nop
    7ab6:	f003 f81b 	bl	aaf0 <cc2400_status>
    7aba:	4603      	mov	r3, r0
    7abc:	f003 0304 	and.w	r3, r3, #4
    7ac0:	2b00      	cmp	r3, #0
    7ac2:	d1f8      	bne.n	7ab6 <bt_le_sync+0x436>

			/* Retune */
			channel = saved_request != 0 ? saved_request : 2402;
    7ac4:	4b3e      	ldr	r3, [pc, #248]	; (7bc0 <bt_le_sync+0x540>)
    7ac6:	881b      	ldrh	r3, [r3, #0]
    7ac8:	b29b      	uxth	r3, r3
    7aca:	2b00      	cmp	r3, #0
    7acc:	d003      	beq.n	7ad6 <bt_le_sync+0x456>
    7ace:	4b3c      	ldr	r3, [pc, #240]	; (7bc0 <bt_le_sync+0x540>)
    7ad0:	881b      	ldrh	r3, [r3, #0]
    7ad2:	b29b      	uxth	r3, r3
    7ad4:	e001      	b.n	7ada <bt_le_sync+0x45a>
    7ad6:	f640 1362 	movw	r3, #2402	; 0x962
    7ada:	4a3a      	ldr	r2, [pc, #232]	; (7bc4 <bt_le_sync+0x544>)
    7adc:	8013      	strh	r3, [r2, #0]
			restart_jamming = 1;
    7ade:	4b3a      	ldr	r3, [pc, #232]	; (7bc8 <bt_le_sync+0x548>)
    7ae0:	2201      	movs	r2, #1
    7ae2:	601a      	str	r2, [r3, #0]
		}

		cc2400_set(SYNCL, le.syncl);
    7ae4:	4b29      	ldr	r3, [pc, #164]	; (7b8c <bt_le_sync+0x50c>)
    7ae6:	88db      	ldrh	r3, [r3, #6]
    7ae8:	202c      	movs	r0, #44	; 0x2c
    7aea:	4619      	mov	r1, r3
    7aec:	f002 ff48 	bl	a980 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    7af0:	4b26      	ldr	r3, [pc, #152]	; (7b8c <bt_le_sync+0x50c>)
    7af2:	889b      	ldrh	r3, [r3, #4]
    7af4:	202d      	movs	r0, #45	; 0x2d
    7af6:	4619      	mov	r1, r3
    7af8:	f002 ff42 	bl	a980 <cc2400_set>

		if (do_hop)
    7afc:	4b33      	ldr	r3, [pc, #204]	; (7bcc <bt_le_sync+0x54c>)
    7afe:	781b      	ldrb	r3, [r3, #0]
    7b00:	b2db      	uxtb	r3, r3
    7b02:	2b00      	cmp	r3, #0
    7b04:	d001      	beq.n	7b0a <bt_le_sync+0x48a>
			hop();
    7b06:	f7fe fc3d 	bl	6384 <hop>

		// ♪ you can jam but you keep turning off the light ♪
		if (le_jam_count > 0) {
    7b0a:	4b29      	ldr	r3, [pc, #164]	; (7bb0 <bt_le_sync+0x530>)
    7b0c:	681b      	ldr	r3, [r3, #0]
    7b0e:	2b00      	cmp	r3, #0
    7b10:	dd07      	ble.n	7b22 <bt_le_sync+0x4a2>
			le_jam();
    7b12:	f7fe fbed 	bl	62f0 <le_jam>
			--le_jam_count;
    7b16:	4b26      	ldr	r3, [pc, #152]	; (7bb0 <bt_le_sync+0x530>)
    7b18:	681b      	ldr	r3, [r3, #0]
    7b1a:	3b01      	subs	r3, #1
    7b1c:	4a24      	ldr	r2, [pc, #144]	; (7bb0 <bt_le_sync+0x530>)
    7b1e:	6013      	str	r3, [r2, #0]
    7b20:	e017      	b.n	7b52 <bt_le_sync+0x4d2>
		} else {
			/* RX mode */
			dma_init_le();
    7b22:	f7fd ff6d 	bl	5a00 <dma_init_le>
			dio_ssp_start();
    7b26:	f7fe f8db 	bl	5ce0 <dio_ssp_start>

			if (restart_jamming) {
    7b2a:	4b27      	ldr	r3, [pc, #156]	; (7bc8 <bt_le_sync+0x548>)
    7b2c:	681b      	ldr	r3, [r3, #0]
    7b2e:	2b00      	cmp	r3, #0
    7b30:	d00c      	beq.n	7b4c <bt_le_sync+0x4cc>
				cc2400_rx_sync(rbit(le.access_address));
    7b32:	4b16      	ldr	r3, [pc, #88]	; (7b8c <bt_le_sync+0x50c>)
    7b34:	681b      	ldr	r3, [r3, #0]
    7b36:	4618      	mov	r0, r3
    7b38:	f002 fd50 	bl	a5dc <rbit>
    7b3c:	4603      	mov	r3, r0
    7b3e:	4618      	mov	r0, r3
    7b40:	f7fe f9e8 	bl	5f14 <cc2400_rx_sync>
				restart_jamming = 0;
    7b44:	4b20      	ldr	r3, [pc, #128]	; (7bc8 <bt_le_sync+0x548>)
    7b46:	2200      	movs	r2, #0
    7b48:	601a      	str	r2, [r3, #0]
    7b4a:	e002      	b.n	7b52 <bt_le_sync+0x4d2>
			} else {
				cc2400_strobe(SRX);
    7b4c:	2062      	movs	r0, #98	; 0x62
    7b4e:	f002 ffd9 	bl	ab04 <cc2400_strobe>
			}
		}

		rx_tc = 0;
    7b52:	4b1f      	ldr	r3, [pc, #124]	; (7bd0 <bt_le_sync+0x550>)
    7b54:	2200      	movs	r2, #0
    7b56:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    7b58:	4b1e      	ldr	r3, [pc, #120]	; (7bd4 <bt_le_sync+0x554>)
    7b5a:	2200      	movs	r2, #0
    7b5c:	601a      	str	r2, [r3, #0]
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address

	while (requested_mode == active_mode) {
    7b5e:	4b17      	ldr	r3, [pc, #92]	; (7bbc <bt_le_sync+0x53c>)
    7b60:	781b      	ldrb	r3, [r3, #0]
    7b62:	b2db      	uxtb	r3, r3
    7b64:	79fa      	ldrb	r2, [r7, #7]
    7b66:	429a      	cmp	r2, r3
    7b68:	f43f adb1 	beq.w	76ce <bt_le_sync+0x4e>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    7b6c:	4b1a      	ldr	r3, [pc, #104]	; (7bd8 <bt_le_sync+0x558>)
    7b6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7b72:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    7b74:	f7fe f948 	bl	5e08 <cc2400_idle>
	dio_ssp_stop();
    7b78:	f7fe f8e2 	bl	5d40 <dio_ssp_stop>
	cs_trigger_disable();
    7b7c:	f7fc ffc0 	bl	4b00 <cs_trigger_disable>
}
    7b80:	376c      	adds	r7, #108	; 0x6c
    7b82:	46bd      	mov	sp, r7
    7b84:	bd90      	pop	{r4, r7, pc}
    7b86:	bf00      	nop
    7b88:	10001094 	.word	0x10001094
    7b8c:	10000458 	.word	0x10000458
    7b90:	2009c038 	.word	0x2009c038
    7b94:	1000099c 	.word	0x1000099c
    7b98:	10000bec 	.word	0x10000bec
    7b9c:	40004008 	.word	0x40004008
    7ba0:	40030024 	.word	0x40030024
    7ba4:	40030008 	.word	0x40030008
    7ba8:	4003000c 	.word	0x4003000c
    7bac:	02faf080 	.word	0x02faf080
    7bb0:	10000994 	.word	0x10000994
    7bb4:	2009c03c 	.word	0x2009c03c
    7bb8:	10000a40 	.word	0x10000a40
    7bbc:	10000a3f 	.word	0x10000a3f
    7bc0:	10000a46 	.word	0x10000a46
    7bc4:	1000049c 	.word	0x1000049c
    7bc8:	10000a50 	.word	0x10000a50
    7bcc:	1000097d 	.word	0x1000097d
    7bd0:	10000b04 	.word	0x10000b04
    7bd4:	100010c8 	.word	0x100010c8
    7bd8:	e000e180 	.word	0xe000e180

00007bdc <cb_follow_le>:



/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    7bdc:	b580      	push	{r7, lr}
    7bde:	b08c      	sub	sp, #48	; 0x30
    7be0:	af00      	add	r7, sp, #0
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    7be2:	4b6c      	ldr	r3, [pc, #432]	; (7d94 <cb_follow_le+0x1b8>)
    7be4:	881b      	ldrh	r3, [r3, #0]
    7be6:	b29b      	uxth	r3, r3
    7be8:	b2db      	uxtb	r3, r3
    7bea:	3b62      	subs	r3, #98	; 0x62
    7bec:	b2db      	uxtb	r3, r3
    7bee:	4618      	mov	r0, r3
    7bf0:	f001 face 	bl	9190 <btle_channel_index>
    7bf4:	4603      	mov	r3, r0
    7bf6:	461a      	mov	r2, r3
    7bf8:	4b67      	ldr	r3, [pc, #412]	; (7d98 <cb_follow_le+0x1bc>)
    7bfa:	5c9b      	ldrb	r3, [r3, r2]
    7bfc:	623b      	str	r3, [r7, #32]

	u32 access_address = 0;
    7bfe:	2300      	movs	r3, #0
    7c00:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < 31; ++i) {
    7c02:	2300      	movs	r3, #0
    7c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    7c06:	e00e      	b.n	7c26 <cb_follow_le+0x4a>
		access_address >>= 1;
    7c08:	69fb      	ldr	r3, [r7, #28]
    7c0a:	085b      	lsrs	r3, r3, #1
    7c0c:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    7c0e:	4a63      	ldr	r2, [pc, #396]	; (7d9c <cb_follow_le+0x1c0>)
    7c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7c12:	4413      	add	r3, r2
    7c14:	781b      	ldrb	r3, [r3, #0]
    7c16:	07db      	lsls	r3, r3, #31
    7c18:	461a      	mov	r2, r3
    7c1a:	69fb      	ldr	r3, [r7, #28]
    7c1c:	4313      	orrs	r3, r2
    7c1e:	61fb      	str	r3, [r7, #28]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    7c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7c22:	3301      	adds	r3, #1
    7c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    7c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7c28:	2b1e      	cmp	r3, #30
    7c2a:	dded      	ble.n	7c08 <cb_follow_le+0x2c>
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    7c2c:	231f      	movs	r3, #31
    7c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    7c30:	e0a6      	b.n	7d80 <cb_follow_le+0x1a4>
		access_address >>= 1;
    7c32:	69fb      	ldr	r3, [r7, #28]
    7c34:	085b      	lsrs	r3, r3, #1
    7c36:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    7c38:	4a58      	ldr	r2, [pc, #352]	; (7d9c <cb_follow_le+0x1c0>)
    7c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7c3c:	4413      	add	r3, r2
    7c3e:	781b      	ldrb	r3, [r3, #0]
    7c40:	07db      	lsls	r3, r3, #31
    7c42:	461a      	mov	r2, r3
    7c44:	69fb      	ldr	r3, [r7, #28]
    7c46:	4313      	orrs	r3, r2
    7c48:	61fb      	str	r3, [r7, #28]
		if (access_address == le.access_address) {
    7c4a:	4b55      	ldr	r3, [pc, #340]	; (7da0 <cb_follow_le+0x1c4>)
    7c4c:	681a      	ldr	r2, [r3, #0]
    7c4e:	69fb      	ldr	r3, [r7, #28]
    7c50:	429a      	cmp	r2, r3
    7c52:	f040 8092 	bne.w	7d7a <cb_follow_le+0x19e>
			for (j = 0; j < 46; ++j) {
    7c56:	2300      	movs	r3, #0
    7c58:	62bb      	str	r3, [r7, #40]	; 0x28
    7c5a:	e048      	b.n	7cee <cb_follow_le+0x112>
				u8 byte = 0;
    7c5c:	2300      	movs	r3, #0
    7c5e:	76fb      	strb	r3, [r7, #27]
				for (k = 0; k < 8; k++) {
    7c60:	2300      	movs	r3, #0
    7c62:	627b      	str	r3, [r7, #36]	; 0x24
    7c64:	e037      	b.n	7cd6 <cb_follow_le+0xfa>
					int offset = k + (j * 8) + i - 31;
    7c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7c68:	00da      	lsls	r2, r3, #3
    7c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7c6c:	441a      	add	r2, r3
    7c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7c70:	4413      	add	r3, r2
    7c72:	3b1f      	subs	r3, #31
    7c74:	613b      	str	r3, [r7, #16]
					if (offset >= DMA_SIZE*8*2) break;
    7c76:	693b      	ldr	r3, [r7, #16]
    7c78:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    7c7c:	db00      	blt.n	7c80 <cb_follow_le+0xa4>
    7c7e:	e02d      	b.n	7cdc <cb_follow_le+0x100>
					int bit = unpacked[offset];
    7c80:	4a46      	ldr	r2, [pc, #280]	; (7d9c <cb_follow_le+0x1c0>)
    7c82:	693b      	ldr	r3, [r7, #16]
    7c84:	4413      	add	r3, r2
    7c86:	781b      	ldrb	r3, [r3, #0]
    7c88:	617b      	str	r3, [r7, #20]
					if (j >= 4) { // unwhiten data bytes
    7c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7c8c:	2b03      	cmp	r3, #3
    7c8e:	dd16      	ble.n	7cbe <cb_follow_le+0xe2>
						bit ^= whitening[idx];
    7c90:	4a44      	ldr	r2, [pc, #272]	; (7da4 <cb_follow_le+0x1c8>)
    7c92:	6a3b      	ldr	r3, [r7, #32]
    7c94:	4413      	add	r3, r2
    7c96:	781b      	ldrb	r3, [r3, #0]
    7c98:	461a      	mov	r2, r3
    7c9a:	697b      	ldr	r3, [r7, #20]
    7c9c:	4053      	eors	r3, r2
    7c9e:	617b      	str	r3, [r7, #20]
						idx = (idx + 1) % sizeof(whitening);
    7ca0:	6a3b      	ldr	r3, [r7, #32]
    7ca2:	3301      	adds	r3, #1
    7ca4:	4619      	mov	r1, r3
    7ca6:	4b40      	ldr	r3, [pc, #256]	; (7da8 <cb_follow_le+0x1cc>)
    7ca8:	fba1 2303 	umull	r2, r3, r1, r3
    7cac:	1ac8      	subs	r0, r1, r3
    7cae:	0840      	lsrs	r0, r0, #1
    7cb0:	4403      	add	r3, r0
    7cb2:	099a      	lsrs	r2, r3, #6
    7cb4:	4613      	mov	r3, r2
    7cb6:	01db      	lsls	r3, r3, #7
    7cb8:	1a9b      	subs	r3, r3, r2
    7cba:	1aca      	subs	r2, r1, r3
    7cbc:	623a      	str	r2, [r7, #32]
					}
					byte |= bit << k;
    7cbe:	697a      	ldr	r2, [r7, #20]
    7cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7cc2:	fa02 f303 	lsl.w	r3, r2, r3
    7cc6:	b2da      	uxtb	r2, r3
    7cc8:	7efb      	ldrb	r3, [r7, #27]
    7cca:	4313      	orrs	r3, r2
    7ccc:	b2db      	uxtb	r3, r3
    7cce:	76fb      	strb	r3, [r7, #27]
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    7cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7cd2:	3301      	adds	r3, #1
    7cd4:	627b      	str	r3, [r7, #36]	; 0x24
    7cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7cd8:	2b07      	cmp	r3, #7
    7cda:	ddc4      	ble.n	7c66 <cb_follow_le+0x8a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    7cdc:	4b33      	ldr	r3, [pc, #204]	; (7dac <cb_follow_le+0x1d0>)
    7cde:	681a      	ldr	r2, [r3, #0]
    7ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7ce2:	4413      	add	r3, r2
    7ce4:	7efa      	ldrb	r2, [r7, #27]
    7ce6:	701a      	strb	r2, [r3, #0]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    7ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7cea:	3301      	adds	r3, #1
    7cec:	62bb      	str	r3, [r7, #40]	; 0x28
    7cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7cf0:	2b2d      	cmp	r3, #45	; 0x2d
    7cf2:	ddb3      	ble.n	7c5c <cb_follow_le+0x80>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    7cf4:	4b2a      	ldr	r3, [pc, #168]	; (7da0 <cb_follow_le+0x1c4>)
    7cf6:	691b      	ldr	r3, [r3, #16]
    7cf8:	2b00      	cmp	r3, #0
    7cfa:	d02e      	beq.n	7d5a <cb_follow_le+0x17e>
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    7cfc:	4b2b      	ldr	r3, [pc, #172]	; (7dac <cb_follow_le+0x1d0>)
    7cfe:	681b      	ldr	r3, [r3, #0]
    7d00:	3305      	adds	r3, #5
    7d02:	781b      	ldrb	r3, [r3, #0]
    7d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7d08:	3302      	adds	r3, #2
    7d0a:	60fb      	str	r3, [r7, #12]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
    7d0c:	4b24      	ldr	r3, [pc, #144]	; (7da0 <cb_follow_le+0x1c4>)
    7d0e:	68da      	ldr	r2, [r3, #12]
    7d10:	4b26      	ldr	r3, [pc, #152]	; (7dac <cb_follow_le+0x1d0>)
    7d12:	681b      	ldr	r3, [r3, #0]
    7d14:	3304      	adds	r3, #4
    7d16:	4610      	mov	r0, r2
    7d18:	4619      	mov	r1, r3
    7d1a:	68fa      	ldr	r2, [r7, #12]
    7d1c:	f001 fb3c 	bl	9398 <btle_crcgen_lut>
    7d20:	60b8      	str	r0, [r7, #8]
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    7d22:	4b22      	ldr	r3, [pc, #136]	; (7dac <cb_follow_le+0x1d0>)
    7d24:	681a      	ldr	r2, [r3, #0]
    7d26:	68fb      	ldr	r3, [r7, #12]
    7d28:	3306      	adds	r3, #6
    7d2a:	4413      	add	r3, r2
    7d2c:	781b      	ldrb	r3, [r3, #0]
    7d2e:	041a      	lsls	r2, r3, #16
							 | (idle_rxbuf[4+len+1] << 8)
    7d30:	4b1e      	ldr	r3, [pc, #120]	; (7dac <cb_follow_le+0x1d0>)
    7d32:	6819      	ldr	r1, [r3, #0]
    7d34:	68fb      	ldr	r3, [r7, #12]
    7d36:	3305      	adds	r3, #5
    7d38:	440b      	add	r3, r1
    7d3a:	781b      	ldrb	r3, [r3, #0]
    7d3c:	021b      	lsls	r3, r3, #8
    7d3e:	4313      	orrs	r3, r2
							 |  idle_rxbuf[4+len+0];
    7d40:	4a1a      	ldr	r2, [pc, #104]	; (7dac <cb_follow_le+0x1d0>)
    7d42:	6812      	ldr	r2, [r2, #0]
    7d44:	68f9      	ldr	r1, [r7, #12]
    7d46:	3104      	adds	r1, #4
    7d48:	440a      	add	r2, r1
    7d4a:	7812      	ldrb	r2, [r2, #0]
    7d4c:	4313      	orrs	r3, r2

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    7d4e:	607b      	str	r3, [r7, #4]
							 | (idle_rxbuf[4+len+1] << 8)
							 |  idle_rxbuf[4+len+0];
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    7d50:	68ba      	ldr	r2, [r7, #8]
    7d52:	687b      	ldr	r3, [r7, #4]
    7d54:	429a      	cmp	r2, r3
    7d56:	d000      	beq.n	7d5a <cb_follow_le+0x17e>
					break;
    7d58:	e017      	b.n	7d8a <cb_follow_le+0x1ae>
			}

			// send to PC
			enqueue(LE_PACKET, idle_rxbuf);
    7d5a:	4b14      	ldr	r3, [pc, #80]	; (7dac <cb_follow_le+0x1d0>)
    7d5c:	681b      	ldr	r3, [r3, #0]
    7d5e:	2001      	movs	r0, #1
    7d60:	4619      	mov	r1, r3
    7d62:	f7fc fbb1 	bl	44c8 <enqueue>
			RXLED_SET;
    7d66:	4b12      	ldr	r3, [pc, #72]	; (7db0 <cb_follow_le+0x1d4>)
    7d68:	2210      	movs	r2, #16
    7d6a:	601a      	str	r2, [r3, #0]

			packet_cb(idle_rxbuf);
    7d6c:	4b11      	ldr	r3, [pc, #68]	; (7db4 <cb_follow_le+0x1d8>)
    7d6e:	681b      	ldr	r3, [r3, #0]
    7d70:	4a0e      	ldr	r2, [pc, #56]	; (7dac <cb_follow_le+0x1d0>)
    7d72:	6812      	ldr	r2, [r2, #0]
    7d74:	4610      	mov	r0, r2
    7d76:	4798      	blx	r3

			break;
    7d78:	e007      	b.n	7d8a <cb_follow_le+0x1ae>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    7d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7d7c:	3301      	adds	r3, #1
    7d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    7d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7d82:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    7d86:	f6ff af54 	blt.w	7c32 <cb_follow_le+0x56>

			break;
		}
	}

	return 1;
    7d8a:	2301      	movs	r3, #1
}
    7d8c:	4618      	mov	r0, r3
    7d8e:	3730      	adds	r7, #48	; 0x30
    7d90:	46bd      	mov	sp, r7
    7d92:	bd80      	pop	{r7, pc}
    7d94:	1000049c 	.word	0x1000049c
    7d98:	0000c738 	.word	0x0000c738
    7d9c:	10000d10 	.word	0x10000d10
    7da0:	10000458 	.word	0x10000458
    7da4:	0000c6b8 	.word	0x0000c6b8
    7da8:	02040811 	.word	0x02040811
    7dac:	10000454 	.word	0x10000454
    7db0:	2009c038 	.word	0x2009c038
    7db4:	1000099c 	.word	0x1000099c

00007db8 <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    7db8:	b580      	push	{r7, lr}
    7dba:	b08a      	sub	sp, #40	; 0x28
    7dbc:	af00      	add	r7, sp, #0
    7dbe:	6078      	str	r0, [r7, #4]
	int i;
	u32 aa = 0;
    7dc0:	2300      	movs	r3, #0
    7dc2:	623b      	str	r3, [r7, #32]
#define ADV_ADDRESS_IDX 0
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
    7dc4:	687b      	ldr	r3, [r7, #4]
    7dc6:	61fb      	str	r3, [r7, #28]
	u8 header = packet[HEADER_IDX];
    7dc8:	687b      	ldr	r3, [r7, #4]
    7dca:	791b      	ldrb	r3, [r3, #4]
    7dcc:	76fb      	strb	r3, [r7, #27]
	u8 *data_len = &packet[DATA_LEN_IDX];
    7dce:	687b      	ldr	r3, [r7, #4]
    7dd0:	3305      	adds	r3, #5
    7dd2:	617b      	str	r3, [r7, #20]
	u8 *data = &packet[DATA_START_IDX];
    7dd4:	687b      	ldr	r3, [r7, #4]
    7dd6:	3306      	adds	r3, #6
    7dd8:	613b      	str	r3, [r7, #16]
	u8 *crc = &packet[DATA_START_IDX + *data_len];
    7dda:	697b      	ldr	r3, [r7, #20]
    7ddc:	781b      	ldrb	r3, [r3, #0]
    7dde:	3306      	adds	r3, #6
    7de0:	461a      	mov	r2, r3
    7de2:	687b      	ldr	r3, [r7, #4]
    7de4:	4413      	add	r3, r2
    7de6:	60fb      	str	r3, [r7, #12]

	if (le.link_state == LINK_CONN_PENDING) {
    7de8:	4b8b      	ldr	r3, [pc, #556]	; (8018 <connection_follow_cb+0x260>)
    7dea:	7d1b      	ldrb	r3, [r3, #20]
    7dec:	2b02      	cmp	r3, #2
    7dee:	d11c      	bne.n	7e2a <connection_follow_cb+0x72>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    7df0:	4b89      	ldr	r3, [pc, #548]	; (8018 <connection_follow_cb+0x260>)
    7df2:	2203      	movs	r2, #3
    7df4:	751a      	strb	r2, [r3, #20]
		le.conn_epoch = clkn;
    7df6:	4b89      	ldr	r3, [pc, #548]	; (801c <connection_follow_cb+0x264>)
    7df8:	681b      	ldr	r3, [r3, #0]
    7dfa:	4a87      	ldr	r2, [pc, #540]	; (8018 <connection_follow_cb+0x260>)
    7dfc:	6193      	str	r3, [r2, #24]
		le.interval_timer = le.conn_interval - 1;
    7dfe:	4b86      	ldr	r3, [pc, #536]	; (8018 <connection_follow_cb+0x260>)
    7e00:	8bdb      	ldrh	r3, [r3, #30]
    7e02:	3b01      	subs	r3, #1
    7e04:	b29a      	uxth	r2, r3
    7e06:	4b84      	ldr	r3, [pc, #528]	; (8018 <connection_follow_cb+0x260>)
    7e08:	839a      	strh	r2, [r3, #28]
		le.conn_count = 0;
    7e0a:	4b83      	ldr	r3, [pc, #524]	; (8018 <connection_follow_cb+0x260>)
    7e0c:	2200      	movs	r2, #0
    7e0e:	841a      	strh	r2, [r3, #32]
		le.update_pending = 0;
    7e10:	4b81      	ldr	r3, [pc, #516]	; (8018 <connection_follow_cb+0x260>)
    7e12:	2200      	movs	r2, #0
    7e14:	629a      	str	r2, [r3, #40]	; 0x28

		// hue hue hue
		if (jam_mode != JAM_NONE)
    7e16:	4b82      	ldr	r3, [pc, #520]	; (8020 <connection_follow_cb+0x268>)
    7e18:	781b      	ldrb	r3, [r3, #0]
    7e1a:	b2db      	uxtb	r3, r3
    7e1c:	2b00      	cmp	r3, #0
    7e1e:	f000 80f7 	beq.w	8010 <connection_follow_cb+0x258>
			le_jam_count = JAM_COUNT_DEFAULT;
    7e22:	4b80      	ldr	r3, [pc, #512]	; (8024 <connection_follow_cb+0x26c>)
    7e24:	2228      	movs	r2, #40	; 0x28
    7e26:	601a      	str	r2, [r3, #0]
    7e28:	e0f2      	b.n	8010 <connection_follow_cb+0x258>

	} else if (le.link_state == LINK_CONNECTED) {
    7e2a:	4b7b      	ldr	r3, [pc, #492]	; (8018 <connection_follow_cb+0x260>)
    7e2c:	7d1b      	ldrb	r3, [r3, #20]
    7e2e:	2b03      	cmp	r3, #3
    7e30:	d16f      	bne.n	7f12 <connection_follow_cb+0x15a>
		u8 llid =  header & 0x03;
    7e32:	7efb      	ldrb	r3, [r7, #27]
    7e34:	f003 0303 	and.w	r3, r3, #3
    7e38:	72fb      	strb	r3, [r7, #11]

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    7e3a:	4b77      	ldr	r3, [pc, #476]	; (8018 <connection_follow_cb+0x260>)
    7e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7e3e:	2b00      	cmp	r3, #0
    7e40:	d021      	beq.n	7e86 <connection_follow_cb+0xce>
    7e42:	4b75      	ldr	r3, [pc, #468]	; (8018 <connection_follow_cb+0x260>)
    7e44:	8c1b      	ldrh	r3, [r3, #32]
    7e46:	b29a      	uxth	r2, r3
    7e48:	4b73      	ldr	r3, [pc, #460]	; (8018 <connection_follow_cb+0x260>)
    7e4a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    7e4c:	429a      	cmp	r2, r3
    7e4e:	d11a      	bne.n	7e86 <connection_follow_cb+0xce>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    7e50:	4b72      	ldr	r3, [pc, #456]	; (801c <connection_follow_cb+0x264>)
    7e52:	681b      	ldr	r3, [r3, #0]
    7e54:	4a70      	ldr	r2, [pc, #448]	; (8018 <connection_follow_cb+0x260>)
    7e56:	6193      	str	r3, [r2, #24]
			le.conn_interval = le.interval_update;
    7e58:	4b6f      	ldr	r3, [pc, #444]	; (8018 <connection_follow_cb+0x260>)
    7e5a:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
    7e5c:	4b6e      	ldr	r3, [pc, #440]	; (8018 <connection_follow_cb+0x260>)
    7e5e:	83da      	strh	r2, [r3, #30]
			le.interval_timer = le.interval_update - 1;
    7e60:	4b6d      	ldr	r3, [pc, #436]	; (8018 <connection_follow_cb+0x260>)
    7e62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    7e64:	3b01      	subs	r3, #1
    7e66:	b29a      	uxth	r2, r3
    7e68:	4b6b      	ldr	r3, [pc, #428]	; (8018 <connection_follow_cb+0x260>)
    7e6a:	839a      	strh	r2, [r3, #28]
			le.win_size = le.win_size_update;
    7e6c:	4b6a      	ldr	r3, [pc, #424]	; (8018 <connection_follow_cb+0x260>)
    7e6e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
    7e72:	4b69      	ldr	r3, [pc, #420]	; (8018 <connection_follow_cb+0x260>)
    7e74:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			le.win_offset = le.win_offset_update;
    7e78:	4b67      	ldr	r3, [pc, #412]	; (8018 <connection_follow_cb+0x260>)
    7e7a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
    7e7c:	4b66      	ldr	r3, [pc, #408]	; (8018 <connection_follow_cb+0x260>)
    7e7e:	849a      	strh	r2, [r3, #36]	; 0x24
			le.update_pending = 0;
    7e80:	4b65      	ldr	r3, [pc, #404]	; (8018 <connection_follow_cb+0x260>)
    7e82:	2200      	movs	r2, #0
    7e84:	629a      	str	r2, [r3, #40]	; 0x28
		}

		if (llid == 0x03 && data[0] == 0x00) {
    7e86:	7afb      	ldrb	r3, [r7, #11]
    7e88:	2b03      	cmp	r3, #3
    7e8a:	d141      	bne.n	7f10 <connection_follow_cb+0x158>
    7e8c:	693b      	ldr	r3, [r7, #16]
    7e8e:	781b      	ldrb	r3, [r3, #0]
    7e90:	2b00      	cmp	r3, #0
    7e92:	d13d      	bne.n	7f10 <connection_follow_cb+0x158>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    7e94:	687b      	ldr	r3, [r7, #4]
    7e96:	79da      	ldrb	r2, [r3, #7]
    7e98:	4b5f      	ldr	r3, [pc, #380]	; (8018 <connection_follow_cb+0x260>)
    7e9a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    7e9e:	687b      	ldr	r3, [r7, #4]
    7ea0:	3308      	adds	r3, #8
    7ea2:	781b      	ldrb	r3, [r3, #0]
    7ea4:	b29a      	uxth	r2, r3
    7ea6:	687b      	ldr	r3, [r7, #4]
    7ea8:	3309      	adds	r3, #9
    7eaa:	781b      	ldrb	r3, [r3, #0]
    7eac:	b29b      	uxth	r3, r3
    7eae:	021b      	lsls	r3, r3, #8
    7eb0:	b29b      	uxth	r3, r3
    7eb2:	4413      	add	r3, r2
    7eb4:	b29a      	uxth	r2, r3
    7eb6:	4b58      	ldr	r3, [pc, #352]	; (8018 <connection_follow_cb+0x260>)
    7eb8:	865a      	strh	r2, [r3, #50]	; 0x32
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    7eba:	687b      	ldr	r3, [r7, #4]
    7ebc:	330a      	adds	r3, #10
    7ebe:	781b      	ldrb	r3, [r3, #0]
    7ec0:	b29a      	uxth	r2, r3
    7ec2:	687b      	ldr	r3, [r7, #4]
    7ec4:	330b      	adds	r3, #11
    7ec6:	781b      	ldrb	r3, [r3, #0]
    7ec8:	b29b      	uxth	r3, r3
    7eca:	021b      	lsls	r3, r3, #8
    7ecc:	b29b      	uxth	r3, r3
    7ece:	4413      	add	r3, r2
    7ed0:	b29a      	uxth	r2, r3
    7ed2:	4b51      	ldr	r3, [pc, #324]	; (8018 <connection_follow_cb+0x260>)
    7ed4:	85da      	strh	r2, [r3, #46]	; 0x2e
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    7ed6:	687b      	ldr	r3, [r7, #4]
    7ed8:	3310      	adds	r3, #16
    7eda:	781b      	ldrb	r3, [r3, #0]
    7edc:	b29a      	uxth	r2, r3
    7ede:	687b      	ldr	r3, [r7, #4]
    7ee0:	3311      	adds	r3, #17
    7ee2:	781b      	ldrb	r3, [r3, #0]
    7ee4:	b29b      	uxth	r3, r3
    7ee6:	021b      	lsls	r3, r3, #8
    7ee8:	b29b      	uxth	r3, r3
    7eea:	4413      	add	r3, r2
    7eec:	b29a      	uxth	r2, r3
    7eee:	4b4a      	ldr	r3, [pc, #296]	; (8018 <connection_follow_cb+0x260>)
    7ef0:	859a      	strh	r2, [r3, #44]	; 0x2c
			if (le.update_instant - le.conn_count < 32767)
    7ef2:	4b49      	ldr	r3, [pc, #292]	; (8018 <connection_follow_cb+0x260>)
    7ef4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    7ef6:	461a      	mov	r2, r3
    7ef8:	4b47      	ldr	r3, [pc, #284]	; (8018 <connection_follow_cb+0x260>)
    7efa:	8c1b      	ldrh	r3, [r3, #32]
    7efc:	b29b      	uxth	r3, r3
    7efe:	1ad3      	subs	r3, r2, r3
    7f00:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    7f04:	4293      	cmp	r3, r2
    7f06:	dc03      	bgt.n	7f10 <connection_follow_cb+0x158>
				le.update_pending = 1;
    7f08:	4b43      	ldr	r3, [pc, #268]	; (8018 <connection_follow_cb+0x260>)
    7f0a:	2201      	movs	r2, #1
    7f0c:	629a      	str	r2, [r3, #40]	; 0x28
    7f0e:	e07f      	b.n	8010 <connection_follow_cb+0x258>
    7f10:	e07e      	b.n	8010 <connection_follow_cb+0x258>
		}

	} else if (le.link_state == LINK_LISTENING) {
    7f12:	4b41      	ldr	r3, [pc, #260]	; (8018 <connection_follow_cb+0x260>)
    7f14:	7d1b      	ldrb	r3, [r3, #20]
    7f16:	2b01      	cmp	r3, #1
    7f18:	d17a      	bne.n	8010 <connection_follow_cb+0x258>
		u8 pkt_type = packet[4] & 0x0F;
    7f1a:	687b      	ldr	r3, [r7, #4]
    7f1c:	3304      	adds	r3, #4
    7f1e:	781b      	ldrb	r3, [r3, #0]
    7f20:	f003 030f 	and.w	r3, r3, #15
    7f24:	72bb      	strb	r3, [r7, #10]
		if (pkt_type == 0x05) {
    7f26:	7abb      	ldrb	r3, [r7, #10]
    7f28:	2b05      	cmp	r3, #5
    7f2a:	d171      	bne.n	8010 <connection_follow_cb+0x258>
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    7f2c:	4b3a      	ldr	r3, [pc, #232]	; (8018 <connection_follow_cb+0x260>)
    7f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    7f30:	2b00      	cmp	r3, #0
    7f32:	d014      	beq.n	7f5e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    7f34:	687b      	ldr	r3, [r7, #4]
    7f36:	3306      	adds	r3, #6
    7f38:	483b      	ldr	r0, [pc, #236]	; (8028 <connection_follow_cb+0x270>)
    7f3a:	4619      	mov	r1, r3
    7f3c:	2206      	movs	r2, #6
    7f3e:	f004 fac1 	bl	c4c4 <memcmp>
    7f42:	4603      	mov	r3, r0
	} else if (le.link_state == LINK_LISTENING) {
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    7f44:	2b00      	cmp	r3, #0
    7f46:	d00a      	beq.n	7f5e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    7f48:	687b      	ldr	r3, [r7, #4]
    7f4a:	330c      	adds	r3, #12
    7f4c:	4836      	ldr	r0, [pc, #216]	; (8028 <connection_follow_cb+0x270>)
    7f4e:	4619      	mov	r1, r3
    7f50:	2206      	movs	r2, #6
    7f52:	f004 fab7 	bl	c4c4 <memcmp>
    7f56:	4603      	mov	r3, r0
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    7f58:	2b00      	cmp	r3, #0
    7f5a:	d000      	beq.n	7f5e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
    7f5c:	e058      	b.n	8010 <connection_follow_cb+0x258>
			}

			le.link_state = LINK_CONN_PENDING;
    7f5e:	4b2e      	ldr	r3, [pc, #184]	; (8018 <connection_follow_cb+0x260>)
    7f60:	2202      	movs	r2, #2
    7f62:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    7f64:	4b2c      	ldr	r3, [pc, #176]	; (8018 <connection_follow_cb+0x260>)
    7f66:	2200      	movs	r2, #0
    7f68:	611a      	str	r2, [r3, #16]

			for (i = 0; i < 4; ++i)
    7f6a:	2300      	movs	r3, #0
    7f6c:	627b      	str	r3, [r7, #36]	; 0x24
    7f6e:	e011      	b.n	7f94 <connection_follow_cb+0x1dc>
				aa |= packet[18+i] << (i*8);
    7f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f72:	3312      	adds	r3, #18
    7f74:	461a      	mov	r2, r3
    7f76:	687b      	ldr	r3, [r7, #4]
    7f78:	4413      	add	r3, r2
    7f7a:	781b      	ldrb	r3, [r3, #0]
    7f7c:	461a      	mov	r2, r3
    7f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f80:	00db      	lsls	r3, r3, #3
    7f82:	fa02 f303 	lsl.w	r3, r2, r3
    7f86:	461a      	mov	r2, r3
    7f88:	6a3b      	ldr	r3, [r7, #32]
    7f8a:	4313      	orrs	r3, r2
    7f8c:	623b      	str	r3, [r7, #32]
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    7f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f90:	3301      	adds	r3, #1
    7f92:	627b      	str	r3, [r7, #36]	; 0x24
    7f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f96:	2b03      	cmp	r3, #3
    7f98:	ddea      	ble.n	7f70 <connection_follow_cb+0x1b8>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    7f9a:	6a38      	ldr	r0, [r7, #32]
    7f9c:	f7ff f97e 	bl	729c <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    7fa0:	687b      	ldr	r3, [r7, #4]
    7fa2:	3318      	adds	r3, #24
    7fa4:	781b      	ldrb	r3, [r3, #0]
    7fa6:	041a      	lsls	r2, r3, #16
						| (packet[CRC_INIT+1] << 8)
    7fa8:	687b      	ldr	r3, [r7, #4]
    7faa:	3317      	adds	r3, #23
    7fac:	781b      	ldrb	r3, [r3, #0]
    7fae:	021b      	lsls	r3, r3, #8
    7fb0:	4313      	orrs	r3, r2
						|  packet[CRC_INIT+0];
    7fb2:	687a      	ldr	r2, [r7, #4]
    7fb4:	3216      	adds	r2, #22
    7fb6:	7812      	ldrb	r2, [r2, #0]
    7fb8:	4313      	orrs	r3, r2
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    7fba:	461a      	mov	r2, r3
    7fbc:	4b16      	ldr	r3, [pc, #88]	; (8018 <connection_follow_cb+0x260>)
    7fbe:	609a      	str	r2, [r3, #8]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    7fc0:	4b15      	ldr	r3, [pc, #84]	; (8018 <connection_follow_cb+0x260>)
    7fc2:	689b      	ldr	r3, [r3, #8]
    7fc4:	4618      	mov	r0, r3
    7fc6:	f002 fb09 	bl	a5dc <rbit>
    7fca:	4602      	mov	r2, r0
    7fcc:	4b12      	ldr	r3, [pc, #72]	; (8018 <connection_follow_cb+0x260>)
    7fce:	60da      	str	r2, [r3, #12]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    7fd0:	687b      	ldr	r3, [r7, #4]
    7fd2:	7e5a      	ldrb	r2, [r3, #25]
    7fd4:	4b10      	ldr	r3, [pc, #64]	; (8018 <connection_follow_cb+0x260>)
    7fd6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    7fda:	687b      	ldr	r3, [r7, #4]
    7fdc:	331a      	adds	r3, #26
    7fde:	781b      	ldrb	r3, [r3, #0]
    7fe0:	b29a      	uxth	r2, r3
    7fe2:	4b0d      	ldr	r3, [pc, #52]	; (8018 <connection_follow_cb+0x260>)
    7fe4:	849a      	strh	r2, [r3, #36]	; 0x24

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = packet[CONN_INTERVAL];
    7fe6:	687b      	ldr	r3, [r7, #4]
    7fe8:	331c      	adds	r3, #28
    7fea:	781b      	ldrb	r3, [r3, #0]
    7fec:	b29a      	uxth	r2, r3
    7fee:	4b0a      	ldr	r3, [pc, #40]	; (8018 <connection_follow_cb+0x260>)
    7ff0:	83da      	strh	r2, [r3, #30]

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    7ff2:	687b      	ldr	r3, [r7, #4]
    7ff4:	3327      	adds	r3, #39	; 0x27
    7ff6:	781b      	ldrb	r3, [r3, #0]
    7ff8:	f003 031f 	and.w	r3, r3, #31
    7ffc:	b2da      	uxtb	r2, r3
    7ffe:	4b06      	ldr	r3, [pc, #24]	; (8018 <connection_follow_cb+0x260>)
    8000:	759a      	strb	r2, [r3, #22]
			le.channel_idx = le.channel_increment;
    8002:	4b05      	ldr	r3, [pc, #20]	; (8018 <connection_follow_cb+0x260>)
    8004:	7d9a      	ldrb	r2, [r3, #22]
    8006:	4b04      	ldr	r3, [pc, #16]	; (8018 <connection_follow_cb+0x260>)
    8008:	755a      	strb	r2, [r3, #21]

			// Hop to the initial channel immediately
			do_hop = 1;
    800a:	4b08      	ldr	r3, [pc, #32]	; (802c <connection_follow_cb+0x274>)
    800c:	2201      	movs	r2, #1
    800e:	701a      	strb	r2, [r3, #0]
		}
	}
}
    8010:	3728      	adds	r7, #40	; 0x28
    8012:	46bd      	mov	sp, r7
    8014:	bd80      	pop	{r7, pc}
    8016:	bf00      	nop
    8018:	10000458 	.word	0x10000458
    801c:	10000bec 	.word	0x10000bec
    8020:	10000a40 	.word	0x10000a40
    8024:	10000994 	.word	0x10000994
    8028:	1000048c 	.word	0x1000048c
    802c:	1000097d 	.word	0x1000097d

00008030 <bt_follow_le>:

void bt_follow_le() {
    8030:	b580      	push	{r7, lr}
    8032:	af00      	add	r7, sp, #0
	reset_le();
    8034:	f7ff f94c 	bl	72d0 <reset_le>
	packet_cb = connection_follow_cb;
    8038:	4b04      	ldr	r3, [pc, #16]	; (804c <bt_follow_le+0x1c>)
    803a:	4a05      	ldr	r2, [pc, #20]	; (8050 <bt_follow_le+0x20>)
    803c:	601a      	str	r2, [r3, #0]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    803e:	2009      	movs	r0, #9
    8040:	f7ff fb1e 	bl	7680 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    8044:	4b03      	ldr	r3, [pc, #12]	; (8054 <bt_follow_le+0x24>)
    8046:	2200      	movs	r2, #0
    8048:	701a      	strb	r2, [r3, #0]
}
    804a:	bd80      	pop	{r7, pc}
    804c:	1000099c 	.word	0x1000099c
    8050:	00007db9 	.word	0x00007db9
    8054:	10000a3e 	.word	0x10000a3e

00008058 <le_promisc_state>:

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    8058:	b580      	push	{r7, lr}
    805a:	b092      	sub	sp, #72	; 0x48
    805c:	af00      	add	r7, sp, #0
    805e:	4603      	mov	r3, r0
    8060:	60b9      	str	r1, [r7, #8]
    8062:	607a      	str	r2, [r7, #4]
    8064:	73fb      	strb	r3, [r7, #15]
	u8 buf[50] = { 0, };
    8066:	f107 0314 	add.w	r3, r7, #20
    806a:	2200      	movs	r2, #0
    806c:	601a      	str	r2, [r3, #0]
    806e:	3304      	adds	r3, #4
    8070:	2200      	movs	r2, #0
    8072:	601a      	str	r2, [r3, #0]
    8074:	3304      	adds	r3, #4
    8076:	2200      	movs	r2, #0
    8078:	601a      	str	r2, [r3, #0]
    807a:	3304      	adds	r3, #4
    807c:	2200      	movs	r2, #0
    807e:	601a      	str	r2, [r3, #0]
    8080:	3304      	adds	r3, #4
    8082:	2200      	movs	r2, #0
    8084:	601a      	str	r2, [r3, #0]
    8086:	3304      	adds	r3, #4
    8088:	2200      	movs	r2, #0
    808a:	601a      	str	r2, [r3, #0]
    808c:	3304      	adds	r3, #4
    808e:	2200      	movs	r2, #0
    8090:	601a      	str	r2, [r3, #0]
    8092:	3304      	adds	r3, #4
    8094:	2200      	movs	r2, #0
    8096:	601a      	str	r2, [r3, #0]
    8098:	3304      	adds	r3, #4
    809a:	2200      	movs	r2, #0
    809c:	601a      	str	r2, [r3, #0]
    809e:	3304      	adds	r3, #4
    80a0:	2200      	movs	r2, #0
    80a2:	601a      	str	r2, [r3, #0]
    80a4:	3304      	adds	r3, #4
    80a6:	2200      	movs	r2, #0
    80a8:	601a      	str	r2, [r3, #0]
    80aa:	3304      	adds	r3, #4
    80ac:	2200      	movs	r2, #0
    80ae:	601a      	str	r2, [r3, #0]
    80b0:	3304      	adds	r3, #4
    80b2:	2200      	movs	r2, #0
    80b4:	801a      	strh	r2, [r3, #0]
    80b6:	3302      	adds	r3, #2
	if (len > 49)
    80b8:	687b      	ldr	r3, [r7, #4]
    80ba:	2b31      	cmp	r3, #49	; 0x31
    80bc:	d901      	bls.n	80c2 <le_promisc_state+0x6a>
		len = 49;
    80be:	2331      	movs	r3, #49	; 0x31
    80c0:	607b      	str	r3, [r7, #4]

	buf[0] = type;
    80c2:	7bfb      	ldrb	r3, [r7, #15]
    80c4:	753b      	strb	r3, [r7, #20]
	memcpy(&buf[1], data, len);
    80c6:	f107 0314 	add.w	r3, r7, #20
    80ca:	3301      	adds	r3, #1
    80cc:	4618      	mov	r0, r3
    80ce:	68b9      	ldr	r1, [r7, #8]
    80d0:	687a      	ldr	r2, [r7, #4]
    80d2:	f004 fa29 	bl	c528 <memcpy>
	enqueue(LE_PROMISC, buf);
    80d6:	f107 0314 	add.w	r3, r7, #20
    80da:	2005      	movs	r0, #5
    80dc:	4619      	mov	r1, r3
    80de:	f7fc f9f3 	bl	44c8 <enqueue>
}
    80e2:	3748      	adds	r7, #72	; 0x48
    80e4:	46bd      	mov	sp, r7
    80e6:	bd80      	pop	{r7, pc}

000080e8 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    80e8:	b580      	push	{r7, lr}
    80ea:	b084      	sub	sp, #16
    80ec:	af00      	add	r7, sp, #0
    80ee:	6078      	str	r0, [r7, #4]
	static u32 first_ts = 0;
	if (channel == 2404) {
    80f0:	4b55      	ldr	r3, [pc, #340]	; (8248 <promisc_recover_hop_increment+0x160>)
    80f2:	881b      	ldrh	r3, [r3, #0]
    80f4:	b29b      	uxth	r3, r3
    80f6:	f640 1264 	movw	r2, #2404	; 0x964
    80fa:	4293      	cmp	r3, r2
    80fc:	d114      	bne.n	8128 <promisc_recover_hop_increment+0x40>
		first_ts = CLK100NS;
    80fe:	4b53      	ldr	r3, [pc, #332]	; (824c <promisc_recover_hop_increment+0x164>)
    8100:	681b      	ldr	r3, [r3, #0]
    8102:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8106:	f640 4235 	movw	r2, #3125	; 0xc35
    810a:	fb02 f203 	mul.w	r2, r2, r3
    810e:	4b50      	ldr	r3, [pc, #320]	; (8250 <promisc_recover_hop_increment+0x168>)
    8110:	681b      	ldr	r3, [r3, #0]
    8112:	4413      	add	r3, r2
    8114:	4a4f      	ldr	r2, [pc, #316]	; (8254 <promisc_recover_hop_increment+0x16c>)
    8116:	6013      	str	r3, [r2, #0]
		hop_direct_channel = 2406;
    8118:	4b4f      	ldr	r3, [pc, #316]	; (8258 <promisc_recover_hop_increment+0x170>)
    811a:	f640 1266 	movw	r2, #2406	; 0x966
    811e:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    8120:	4b4e      	ldr	r3, [pc, #312]	; (825c <promisc_recover_hop_increment+0x174>)
    8122:	2201      	movs	r2, #1
    8124:	701a      	strb	r2, [r3, #0]
    8126:	e08b      	b.n	8240 <promisc_recover_hop_increment+0x158>
	} else if (channel == 2406) {
    8128:	4b47      	ldr	r3, [pc, #284]	; (8248 <promisc_recover_hop_increment+0x160>)
    812a:	881b      	ldrh	r3, [r3, #0]
    812c:	b29b      	uxth	r3, r3
    812e:	f640 1266 	movw	r2, #2406	; 0x966
    8132:	4293      	cmp	r3, r2
    8134:	d17d      	bne.n	8232 <promisc_recover_hop_increment+0x14a>
		u32 second_ts = CLK100NS;
    8136:	4b45      	ldr	r3, [pc, #276]	; (824c <promisc_recover_hop_increment+0x164>)
    8138:	681b      	ldr	r3, [r3, #0]
    813a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    813e:	f640 4235 	movw	r2, #3125	; 0xc35
    8142:	fb02 f203 	mul.w	r2, r2, r3
    8146:	4b42      	ldr	r3, [pc, #264]	; (8250 <promisc_recover_hop_increment+0x168>)
    8148:	681b      	ldr	r3, [r3, #0]
    814a:	4413      	add	r3, r2
    814c:	60fb      	str	r3, [r7, #12]
		if (second_ts < first_ts)
    814e:	4b41      	ldr	r3, [pc, #260]	; (8254 <promisc_recover_hop_increment+0x16c>)
    8150:	681b      	ldr	r3, [r3, #0]
    8152:	68fa      	ldr	r2, [r7, #12]
    8154:	429a      	cmp	r2, r3
    8156:	d205      	bcs.n	8164 <promisc_recover_hop_increment+0x7c>
			second_ts += 3276800000; // handle rollover
    8158:	68fb      	ldr	r3, [r7, #12]
    815a:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    815e:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    8162:	60fb      	str	r3, [r7, #12]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    8164:	4b3b      	ldr	r3, [pc, #236]	; (8254 <promisc_recover_hop_increment+0x16c>)
    8166:	681b      	ldr	r3, [r3, #0]
    8168:	68fa      	ldr	r2, [r7, #12]
    816a:	1ad2      	subs	r2, r2, r3
    816c:	4b3c      	ldr	r3, [pc, #240]	; (8260 <promisc_recover_hop_increment+0x178>)
    816e:	8bdb      	ldrh	r3, [r3, #30]
    8170:	4619      	mov	r1, r3
    8172:	f243 03d4 	movw	r3, #12500	; 0x30d4
    8176:	fb03 f301 	mul.w	r3, r3, r1
    817a:	0fd9      	lsrs	r1, r3, #31
    817c:	440b      	add	r3, r1
    817e:	105b      	asrs	r3, r3, #1
    8180:	4413      	add	r3, r2
    8182:	4a37      	ldr	r2, [pc, #220]	; (8260 <promisc_recover_hop_increment+0x178>)
    8184:	8bd2      	ldrh	r2, [r2, #30]
    8186:	4611      	mov	r1, r2
    8188:	f243 02d4 	movw	r2, #12500	; 0x30d4
    818c:	fb02 f201 	mul.w	r2, r2, r1
    8190:	fbb3 f3f2 	udiv	r3, r3, r2
    8194:	60bb      	str	r3, [r7, #8]
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    8196:	68bb      	ldr	r3, [r7, #8]
    8198:	2b24      	cmp	r3, #36	; 0x24
    819a:	d842      	bhi.n	8222 <promisc_recover_hop_increment+0x13a>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    819c:	4a31      	ldr	r2, [pc, #196]	; (8264 <promisc_recover_hop_increment+0x17c>)
    819e:	68bb      	ldr	r3, [r7, #8]
    81a0:	4413      	add	r3, r2
    81a2:	781a      	ldrb	r2, [r3, #0]
    81a4:	4b2e      	ldr	r3, [pc, #184]	; (8260 <promisc_recover_hop_increment+0x178>)
    81a6:	759a      	strb	r2, [r3, #22]
			le.interval_timer = le.conn_interval / 2;
    81a8:	4b2d      	ldr	r3, [pc, #180]	; (8260 <promisc_recover_hop_increment+0x178>)
    81aa:	8bdb      	ldrh	r3, [r3, #30]
    81ac:	085b      	lsrs	r3, r3, #1
    81ae:	b29a      	uxth	r2, r3
    81b0:	4b2b      	ldr	r3, [pc, #172]	; (8260 <promisc_recover_hop_increment+0x178>)
    81b2:	839a      	strh	r2, [r3, #28]
			le.conn_count = 0;
    81b4:	4b2a      	ldr	r3, [pc, #168]	; (8260 <promisc_recover_hop_increment+0x178>)
    81b6:	2200      	movs	r2, #0
    81b8:	841a      	strh	r2, [r3, #32]
			le.conn_epoch = 0;
    81ba:	4b29      	ldr	r3, [pc, #164]	; (8260 <promisc_recover_hop_increment+0x178>)
    81bc:	2200      	movs	r2, #0
    81be:	619a      	str	r2, [r3, #24]
			do_hop = 0;
    81c0:	4b26      	ldr	r3, [pc, #152]	; (825c <promisc_recover_hop_increment+0x174>)
    81c2:	2200      	movs	r2, #0
    81c4:	701a      	strb	r2, [r3, #0]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    81c6:	4b26      	ldr	r3, [pc, #152]	; (8260 <promisc_recover_hop_increment+0x178>)
    81c8:	7d9b      	ldrb	r3, [r3, #22]
    81ca:	1c5a      	adds	r2, r3, #1
    81cc:	4b26      	ldr	r3, [pc, #152]	; (8268 <promisc_recover_hop_increment+0x180>)
    81ce:	fb82 0103 	smull	r0, r1, r2, r3
    81d2:	1853      	adds	r3, r2, r1
    81d4:	1159      	asrs	r1, r3, #5
    81d6:	17d3      	asrs	r3, r2, #31
    81d8:	1ac9      	subs	r1, r1, r3
    81da:	460b      	mov	r3, r1
    81dc:	00db      	lsls	r3, r3, #3
    81de:	440b      	add	r3, r1
    81e0:	009b      	lsls	r3, r3, #2
    81e2:	440b      	add	r3, r1
    81e4:	1ad1      	subs	r1, r2, r3
    81e6:	b2ca      	uxtb	r2, r1
    81e8:	4b1d      	ldr	r3, [pc, #116]	; (8260 <promisc_recover_hop_increment+0x178>)
    81ea:	755a      	strb	r2, [r3, #21]
			le.link_state = LINK_CONNECTED;
    81ec:	4b1c      	ldr	r3, [pc, #112]	; (8260 <promisc_recover_hop_increment+0x178>)
    81ee:	2203      	movs	r2, #3
    81f0:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0;
    81f2:	4b1b      	ldr	r3, [pc, #108]	; (8260 <promisc_recover_hop_increment+0x178>)
    81f4:	2200      	movs	r2, #0
    81f6:	611a      	str	r2, [r3, #16]
			hop_mode = HOP_BTLE;
    81f8:	4b1c      	ldr	r3, [pc, #112]	; (826c <promisc_recover_hop_increment+0x184>)
    81fa:	2203      	movs	r2, #3
    81fc:	701a      	strb	r2, [r3, #0]
			packet_cb = connection_follow_cb;
    81fe:	4b1c      	ldr	r3, [pc, #112]	; (8270 <promisc_recover_hop_increment+0x188>)
    8200:	4a1c      	ldr	r2, [pc, #112]	; (8274 <promisc_recover_hop_increment+0x18c>)
    8202:	601a      	str	r2, [r3, #0]
			le_promisc_state(3, &le.channel_increment, 1);
    8204:	2003      	movs	r0, #3
    8206:	491c      	ldr	r1, [pc, #112]	; (8278 <promisc_recover_hop_increment+0x190>)
    8208:	2201      	movs	r2, #1
    820a:	f7ff ff25 	bl	8058 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    820e:	4b1b      	ldr	r3, [pc, #108]	; (827c <promisc_recover_hop_increment+0x194>)
    8210:	781b      	ldrb	r3, [r3, #0]
    8212:	b2db      	uxtb	r3, r3
    8214:	2b00      	cmp	r3, #0
    8216:	d003      	beq.n	8220 <promisc_recover_hop_increment+0x138>
				le_jam_count = JAM_COUNT_DEFAULT;
    8218:	4b19      	ldr	r3, [pc, #100]	; (8280 <promisc_recover_hop_increment+0x198>)
    821a:	2228      	movs	r2, #40	; 0x28
    821c:	601a      	str	r2, [r3, #0]

			return;
    821e:	e00f      	b.n	8240 <promisc_recover_hop_increment+0x158>
    8220:	e00e      	b.n	8240 <promisc_recover_hop_increment+0x158>
		}
		hop_direct_channel = 2404;
    8222:	4b0d      	ldr	r3, [pc, #52]	; (8258 <promisc_recover_hop_increment+0x170>)
    8224:	f640 1264 	movw	r2, #2404	; 0x964
    8228:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    822a:	4b0c      	ldr	r3, [pc, #48]	; (825c <promisc_recover_hop_increment+0x174>)
    822c:	2201      	movs	r2, #1
    822e:	701a      	strb	r2, [r3, #0]
    8230:	e006      	b.n	8240 <promisc_recover_hop_increment+0x158>
	}
	else {
		hop_direct_channel = 2404;
    8232:	4b09      	ldr	r3, [pc, #36]	; (8258 <promisc_recover_hop_increment+0x170>)
    8234:	f640 1264 	movw	r2, #2404	; 0x964
    8238:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    823a:	4b08      	ldr	r3, [pc, #32]	; (825c <promisc_recover_hop_increment+0x174>)
    823c:	2201      	movs	r2, #1
    823e:	701a      	strb	r2, [r3, #0]
	}
}
    8240:	3710      	adds	r7, #16
    8242:	46bd      	mov	sp, r7
    8244:	bd80      	pop	{r7, pc}
    8246:	bf00      	nop
    8248:	1000049c 	.word	0x1000049c
    824c:	10000bec 	.word	0x10000bec
    8250:	40004008 	.word	0x40004008
    8254:	10000a54 	.word	0x10000a54
    8258:	10000980 	.word	0x10000980
    825c:	1000097d 	.word	0x1000097d
    8260:	10000458 	.word	0x10000458
    8264:	0000c760 	.word	0x0000c760
    8268:	dd67c8a7 	.word	0xdd67c8a7
    826c:	1000097c 	.word	0x1000097c
    8270:	1000099c 	.word	0x1000099c
    8274:	00007db9 	.word	0x00007db9
    8278:	1000046e 	.word	0x1000046e
    827c:	10000a40 	.word	0x10000a40
    8280:	10000994 	.word	0x10000994

00008284 <promisc_recover_hop_interval>:

void promisc_recover_hop_interval(u8 *packet) {
    8284:	b580      	push	{r7, lr}
    8286:	b086      	sub	sp, #24
    8288:	af00      	add	r7, sp, #0
    828a:	6078      	str	r0, [r7, #4]
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    828c:	4b33      	ldr	r3, [pc, #204]	; (835c <promisc_recover_hop_interval+0xd8>)
    828e:	681b      	ldr	r3, [r3, #0]
    8290:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8294:	f640 4235 	movw	r2, #3125	; 0xc35
    8298:	fb02 f203 	mul.w	r2, r2, r3
    829c:	4b30      	ldr	r3, [pc, #192]	; (8360 <promisc_recover_hop_interval+0xdc>)
    829e:	681b      	ldr	r3, [r3, #0]
    82a0:	4413      	add	r3, r2
    82a2:	617b      	str	r3, [r7, #20]
	if (cur_clk < prev_clk)
    82a4:	4b2f      	ldr	r3, [pc, #188]	; (8364 <promisc_recover_hop_interval+0xe0>)
    82a6:	681b      	ldr	r3, [r3, #0]
    82a8:	697a      	ldr	r2, [r7, #20]
    82aa:	429a      	cmp	r2, r3
    82ac:	d203      	bcs.n	82b6 <promisc_recover_hop_interval+0x32>
		cur_clk += 3267800000; // handle rollover
    82ae:	697a      	ldr	r2, [r7, #20]
    82b0:	4b2d      	ldr	r3, [pc, #180]	; (8368 <promisc_recover_hop_interval+0xe4>)
    82b2:	4413      	add	r3, r2
    82b4:	617b      	str	r3, [r7, #20]
	u32 clk_diff = cur_clk - prev_clk;
    82b6:	4b2b      	ldr	r3, [pc, #172]	; (8364 <promisc_recover_hop_interval+0xe0>)
    82b8:	681b      	ldr	r3, [r3, #0]
    82ba:	697a      	ldr	r2, [r7, #20]
    82bc:	1ad3      	subs	r3, r2, r3
    82be:	613b      	str	r3, [r7, #16]
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    82c0:	693b      	ldr	r3, [r7, #16]
    82c2:	f246 12a7 	movw	r2, #24999	; 0x61a7
    82c6:	4293      	cmp	r3, r2
    82c8:	d800      	bhi.n	82cc <promisc_recover_hop_interval+0x48>
		return;
    82ca:	e043      	b.n	8354 <promisc_recover_hop_interval+0xd0>

	if (clk_diff < le_promisc.smallest_hop_interval)
    82cc:	4b27      	ldr	r3, [pc, #156]	; (836c <promisc_recover_hop_interval+0xe8>)
    82ce:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    82d2:	693b      	ldr	r3, [r7, #16]
    82d4:	429a      	cmp	r2, r3
    82d6:	d903      	bls.n	82e0 <promisc_recover_hop_interval+0x5c>
		le_promisc.smallest_hop_interval = clk_diff;
    82d8:	4a24      	ldr	r2, [pc, #144]	; (836c <promisc_recover_hop_interval+0xe8>)
    82da:	693b      	ldr	r3, [r7, #16]
    82dc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    82e0:	4b22      	ldr	r3, [pc, #136]	; (836c <promisc_recover_hop_interval+0xe8>)
    82e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    82e6:	f503 3361 	add.w	r3, r3, #230400	; 0x38400
    82ea:	f203 3352 	addw	r3, r3, #850	; 0x352
    82ee:	4a20      	ldr	r2, [pc, #128]	; (8370 <promisc_recover_hop_interval+0xec>)
    82f0:	fba2 2303 	umull	r2, r3, r2, r3
    82f4:	0c9b      	lsrs	r3, r3, #18
    82f6:	81fb      	strh	r3, [r7, #14]

	if (le.conn_interval == obsv_hop_interval) {
    82f8:	4b1e      	ldr	r3, [pc, #120]	; (8374 <promisc_recover_hop_interval+0xf0>)
    82fa:	8bdb      	ldrh	r3, [r3, #30]
    82fc:	89fa      	ldrh	r2, [r7, #14]
    82fe:	429a      	cmp	r2, r3
    8300:	d11e      	bne.n	8340 <promisc_recover_hop_interval+0xbc>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    8302:	4b1a      	ldr	r3, [pc, #104]	; (836c <promisc_recover_hop_interval+0xe8>)
    8304:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    8308:	3301      	adds	r3, #1
    830a:	4a18      	ldr	r2, [pc, #96]	; (836c <promisc_recover_hop_interval+0xe8>)
    830c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    8310:	4b16      	ldr	r3, [pc, #88]	; (836c <promisc_recover_hop_interval+0xe8>)
    8312:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    8316:	2b05      	cmp	r3, #5
    8318:	d119      	bne.n	834e <promisc_recover_hop_interval+0xca>
			packet_cb = promisc_recover_hop_increment;
    831a:	4b17      	ldr	r3, [pc, #92]	; (8378 <promisc_recover_hop_interval+0xf4>)
    831c:	4a17      	ldr	r2, [pc, #92]	; (837c <promisc_recover_hop_interval+0xf8>)
    831e:	601a      	str	r2, [r3, #0]
			hop_direct_channel = 2404;
    8320:	4b17      	ldr	r3, [pc, #92]	; (8380 <promisc_recover_hop_interval+0xfc>)
    8322:	f640 1264 	movw	r2, #2404	; 0x964
    8326:	801a      	strh	r2, [r3, #0]
			hop_mode = HOP_DIRECT;
    8328:	4b16      	ldr	r3, [pc, #88]	; (8384 <promisc_recover_hop_interval+0x100>)
    832a:	2204      	movs	r2, #4
    832c:	701a      	strb	r2, [r3, #0]
			do_hop = 1;
    832e:	4b16      	ldr	r3, [pc, #88]	; (8388 <promisc_recover_hop_interval+0x104>)
    8330:	2201      	movs	r2, #1
    8332:	701a      	strb	r2, [r3, #0]
			le_promisc_state(2, &le.conn_interval, 2);
    8334:	2002      	movs	r0, #2
    8336:	4915      	ldr	r1, [pc, #84]	; (838c <promisc_recover_hop_interval+0x108>)
    8338:	2202      	movs	r2, #2
    833a:	f7ff fe8d 	bl	8058 <le_promisc_state>
    833e:	e006      	b.n	834e <promisc_recover_hop_interval+0xca>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    8340:	4a0c      	ldr	r2, [pc, #48]	; (8374 <promisc_recover_hop_interval+0xf0>)
    8342:	89fb      	ldrh	r3, [r7, #14]
    8344:	83d3      	strh	r3, [r2, #30]
		le_promisc.consec_intervals = 0;
    8346:	4b09      	ldr	r3, [pc, #36]	; (836c <promisc_recover_hop_interval+0xe8>)
    8348:	2200      	movs	r2, #0
    834a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    834e:	4a05      	ldr	r2, [pc, #20]	; (8364 <promisc_recover_hop_interval+0xe0>)
    8350:	697b      	ldr	r3, [r7, #20]
    8352:	6013      	str	r3, [r2, #0]
}
    8354:	3718      	adds	r7, #24
    8356:	46bd      	mov	sp, r7
    8358:	bd80      	pop	{r7, pc}
    835a:	bf00      	nop
    835c:	10000bec 	.word	0x10000bec
    8360:	40004008 	.word	0x40004008
    8364:	10000a58 	.word	0x10000a58
    8368:	c2c6abc0 	.word	0xc2c6abc0
    836c:	10000bf8 	.word	0x10000bf8
    8370:	9119a9c1 	.word	0x9119a9c1
    8374:	10000458 	.word	0x10000458
    8378:	1000099c 	.word	0x1000099c
    837c:	000080e9 	.word	0x000080e9
    8380:	10000980 	.word	0x10000980
    8384:	1000097c 	.word	0x1000097c
    8388:	1000097d 	.word	0x1000097d
    838c:	10000476 	.word	0x10000476

00008390 <promisc_follow_cb>:

void promisc_follow_cb(u8 *packet) {
    8390:	b580      	push	{r7, lr}
    8392:	b084      	sub	sp, #16
    8394:	af00      	add	r7, sp, #0
    8396:	6078      	str	r0, [r7, #4]
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    8398:	4b28      	ldr	r3, [pc, #160]	; (843c <promisc_follow_cb+0xac>)
    839a:	691b      	ldr	r3, [r3, #16]
    839c:	2b00      	cmp	r3, #0
    839e:	d149      	bne.n	8434 <promisc_follow_cb+0xa4>
    83a0:	687b      	ldr	r3, [r7, #4]
    83a2:	3304      	adds	r3, #4
    83a4:	781b      	ldrb	r3, [r3, #0]
    83a6:	2b01      	cmp	r3, #1
    83a8:	d144      	bne.n	8434 <promisc_follow_cb+0xa4>
    83aa:	687b      	ldr	r3, [r7, #4]
    83ac:	3305      	adds	r3, #5
    83ae:	781b      	ldrb	r3, [r3, #0]
    83b0:	2b00      	cmp	r3, #0
    83b2:	d13f      	bne.n	8434 <promisc_follow_cb+0xa4>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    83b4:	687b      	ldr	r3, [r7, #4]
    83b6:	3308      	adds	r3, #8
    83b8:	781b      	ldrb	r3, [r3, #0]
    83ba:	041a      	lsls	r2, r3, #16
    83bc:	687b      	ldr	r3, [r7, #4]
    83be:	3307      	adds	r3, #7
    83c0:	781b      	ldrb	r3, [r3, #0]
    83c2:	021b      	lsls	r3, r3, #8
    83c4:	4313      	orrs	r3, r2
    83c6:	687a      	ldr	r2, [r7, #4]
    83c8:	3206      	adds	r2, #6
    83ca:	7812      	ldrb	r2, [r2, #0]
    83cc:	4313      	orrs	r3, r2
    83ce:	60bb      	str	r3, [r7, #8]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    83d0:	687b      	ldr	r3, [r7, #4]
    83d2:	3304      	adds	r3, #4
    83d4:	68b8      	ldr	r0, [r7, #8]
    83d6:	4619      	mov	r1, r3
    83d8:	2202      	movs	r2, #2
    83da:	f000 ff7b 	bl	92d4 <btle_reverse_crc>
    83de:	4602      	mov	r2, r0
    83e0:	4b16      	ldr	r3, [pc, #88]	; (843c <promisc_follow_cb+0xac>)
    83e2:	609a      	str	r2, [r3, #8]
		le.crc_init_reversed = 0;
    83e4:	4b15      	ldr	r3, [pc, #84]	; (843c <promisc_follow_cb+0xac>)
    83e6:	2200      	movs	r2, #0
    83e8:	60da      	str	r2, [r3, #12]
		for (i = 0; i < 24; ++i)
    83ea:	2300      	movs	r3, #0
    83ec:	60fb      	str	r3, [r7, #12]
    83ee:	e013      	b.n	8418 <promisc_follow_cb+0x88>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    83f0:	4b12      	ldr	r3, [pc, #72]	; (843c <promisc_follow_cb+0xac>)
    83f2:	68da      	ldr	r2, [r3, #12]
    83f4:	4b11      	ldr	r3, [pc, #68]	; (843c <promisc_follow_cb+0xac>)
    83f6:	6899      	ldr	r1, [r3, #8]
    83f8:	68fb      	ldr	r3, [r7, #12]
    83fa:	fa21 f303 	lsr.w	r3, r1, r3
    83fe:	f003 0101 	and.w	r1, r3, #1
    8402:	68fb      	ldr	r3, [r7, #12]
    8404:	f1c3 0317 	rsb	r3, r3, #23
    8408:	fa01 f303 	lsl.w	r3, r1, r3
    840c:	4313      	orrs	r3, r2
    840e:	4a0b      	ldr	r2, [pc, #44]	; (843c <promisc_follow_cb+0xac>)
    8410:	60d3      	str	r3, [r2, #12]
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    8412:	68fb      	ldr	r3, [r7, #12]
    8414:	3301      	adds	r3, #1
    8416:	60fb      	str	r3, [r7, #12]
    8418:	68fb      	ldr	r3, [r7, #12]
    841a:	2b17      	cmp	r3, #23
    841c:	dde8      	ble.n	83f0 <promisc_follow_cb+0x60>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    841e:	4b07      	ldr	r3, [pc, #28]	; (843c <promisc_follow_cb+0xac>)
    8420:	2201      	movs	r2, #1
    8422:	611a      	str	r2, [r3, #16]
		packet_cb = promisc_recover_hop_interval;
    8424:	4b06      	ldr	r3, [pc, #24]	; (8440 <promisc_follow_cb+0xb0>)
    8426:	4a07      	ldr	r2, [pc, #28]	; (8444 <promisc_follow_cb+0xb4>)
    8428:	601a      	str	r2, [r3, #0]
		le_promisc_state(1, &le.crc_init, 3);
    842a:	2001      	movs	r0, #1
    842c:	4906      	ldr	r1, [pc, #24]	; (8448 <promisc_follow_cb+0xb8>)
    842e:	2203      	movs	r2, #3
    8430:	f7ff fe12 	bl	8058 <le_promisc_state>
	}
}
    8434:	3710      	adds	r7, #16
    8436:	46bd      	mov	sp, r7
    8438:	bd80      	pop	{r7, pc}
    843a:	bf00      	nop
    843c:	10000458 	.word	0x10000458
    8440:	1000099c 	.word	0x1000099c
    8444:	00008285 	.word	0x00008285
    8448:	10000460 	.word	0x10000460

0000844c <see_aa>:

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    844c:	b480      	push	{r7}
    844e:	b087      	sub	sp, #28
    8450:	af00      	add	r7, sp, #0
    8452:	6078      	str	r0, [r7, #4]
	int i, max = -1, killme = -1;
    8454:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8458:	613b      	str	r3, [r7, #16]
    845a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    845e:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AA_LIST_SIZE; ++i)
    8460:	2300      	movs	r3, #0
    8462:	617b      	str	r3, [r7, #20]
    8464:	e015      	b.n	8492 <see_aa+0x46>
		if (le_promisc.active_aa[i].aa == aa) {
    8466:	4a22      	ldr	r2, [pc, #136]	; (84f0 <see_aa+0xa4>)
    8468:	697b      	ldr	r3, [r7, #20]
    846a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    846e:	687b      	ldr	r3, [r7, #4]
    8470:	429a      	cmp	r2, r3
    8472:	d10b      	bne.n	848c <see_aa+0x40>
			++le_promisc.active_aa[i].count;
    8474:	4a1e      	ldr	r2, [pc, #120]	; (84f0 <see_aa+0xa4>)
    8476:	697b      	ldr	r3, [r7, #20]
    8478:	00db      	lsls	r3, r3, #3
    847a:	4413      	add	r3, r2
    847c:	685b      	ldr	r3, [r3, #4]
    847e:	1c5a      	adds	r2, r3, #1
    8480:	491b      	ldr	r1, [pc, #108]	; (84f0 <see_aa+0xa4>)
    8482:	697b      	ldr	r3, [r7, #20]
    8484:	00db      	lsls	r3, r3, #3
    8486:	440b      	add	r3, r1
    8488:	605a      	str	r2, [r3, #4]
			return;
    848a:	e02c      	b.n	84e6 <see_aa+0x9a>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    848c:	697b      	ldr	r3, [r7, #20]
    848e:	3301      	adds	r3, #1
    8490:	617b      	str	r3, [r7, #20]
    8492:	697b      	ldr	r3, [r7, #20]
    8494:	2b1f      	cmp	r3, #31
    8496:	dde6      	ble.n	8466 <see_aa+0x1a>
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    8498:	2300      	movs	r3, #0
    849a:	617b      	str	r3, [r7, #20]
    849c:	e015      	b.n	84ca <see_aa+0x7e>
		if (le_promisc.active_aa[i].count < max || max < 0) {
    849e:	4a14      	ldr	r2, [pc, #80]	; (84f0 <see_aa+0xa4>)
    84a0:	697b      	ldr	r3, [r7, #20]
    84a2:	00db      	lsls	r3, r3, #3
    84a4:	4413      	add	r3, r2
    84a6:	685a      	ldr	r2, [r3, #4]
    84a8:	693b      	ldr	r3, [r7, #16]
    84aa:	429a      	cmp	r2, r3
    84ac:	db02      	blt.n	84b4 <see_aa+0x68>
    84ae:	693b      	ldr	r3, [r7, #16]
    84b0:	2b00      	cmp	r3, #0
    84b2:	da07      	bge.n	84c4 <see_aa+0x78>
			killme = i;
    84b4:	697b      	ldr	r3, [r7, #20]
    84b6:	60fb      	str	r3, [r7, #12]
			max = le_promisc.active_aa[i].count;
    84b8:	4a0d      	ldr	r2, [pc, #52]	; (84f0 <see_aa+0xa4>)
    84ba:	697b      	ldr	r3, [r7, #20]
    84bc:	00db      	lsls	r3, r3, #3
    84be:	4413      	add	r3, r2
    84c0:	685b      	ldr	r3, [r3, #4]
    84c2:	613b      	str	r3, [r7, #16]
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    84c4:	697b      	ldr	r3, [r7, #20]
    84c6:	3301      	adds	r3, #1
    84c8:	617b      	str	r3, [r7, #20]
    84ca:	697b      	ldr	r3, [r7, #20]
    84cc:	2b1f      	cmp	r3, #31
    84ce:	dde6      	ble.n	849e <see_aa+0x52>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    84d0:	4907      	ldr	r1, [pc, #28]	; (84f0 <see_aa+0xa4>)
    84d2:	68fb      	ldr	r3, [r7, #12]
    84d4:	687a      	ldr	r2, [r7, #4]
    84d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    84da:	4a05      	ldr	r2, [pc, #20]	; (84f0 <see_aa+0xa4>)
    84dc:	68fb      	ldr	r3, [r7, #12]
    84de:	00db      	lsls	r3, r3, #3
    84e0:	4413      	add	r3, r2
    84e2:	2201      	movs	r2, #1
    84e4:	605a      	str	r2, [r3, #4]
}
    84e6:	371c      	adds	r7, #28
    84e8:	46bd      	mov	sp, r7
    84ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    84ee:	4770      	bx	lr
    84f0:	10000bf8 	.word	0x10000bf8

000084f4 <cb_le_promisc>:

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    84f4:	b590      	push	{r4, r7, lr}
    84f6:	b0a1      	sub	sp, #132	; 0x84
    84f8:	af00      	add	r7, sp, #0
    84fa:	6078      	str	r0, [r7, #4]
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    84fc:	f107 031c 	add.w	r3, r7, #28
    8500:	2240      	movs	r2, #64	; 0x40
    8502:	4618      	mov	r0, r3
    8504:	2100      	movs	r1, #0
    8506:	f7fb fe37 	bl	4178 <memset>
    850a:	2301      	movs	r3, #1
    850c:	773b      	strb	r3, [r7, #28]
    850e:	2301      	movs	r3, #1
    8510:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    8514:	2301      	movs	r3, #1
    8516:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    851a:	2301      	movs	r3, #1
    851c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    8520:	2301      	movs	r3, #1
    8522:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    8526:	2301      	movs	r3, #1
    8528:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
    852c:	2301      	movs	r3, #1
    852e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    8532:	2301      	movs	r3, #1
    8534:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    8538:	2300      	movs	r3, #0
    853a:	67fb      	str	r3, [r7, #124]	; 0x7c
    853c:	e041      	b.n	85c2 <cb_le_promisc+0xce>
		idx = whitening_index[btle_channel_index(channel-2402)];
    853e:	4ba5      	ldr	r3, [pc, #660]	; (87d4 <cb_le_promisc+0x2e0>)
    8540:	881b      	ldrh	r3, [r3, #0]
    8542:	b29b      	uxth	r3, r3
    8544:	b2db      	uxtb	r3, r3
    8546:	3b62      	subs	r3, #98	; 0x62
    8548:	b2db      	uxtb	r3, r3
    854a:	4618      	mov	r0, r3
    854c:	f000 fe20 	bl	9190 <btle_channel_index>
    8550:	4603      	mov	r3, r0
    8552:	461a      	mov	r2, r3
    8554:	4ba0      	ldr	r3, [pc, #640]	; (87d8 <cb_le_promisc+0x2e4>)
    8556:	5c9b      	ldrb	r3, [r3, r2]
    8558:	673b      	str	r3, [r7, #112]	; 0x70

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    855a:	2300      	movs	r3, #0
    855c:	67bb      	str	r3, [r7, #120]	; 0x78
    855e:	e02a      	b.n	85b6 <cb_le_promisc+0xc2>
			desired[i][j] ^= whitening[idx];
    8560:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8562:	011b      	lsls	r3, r3, #4
    8564:	f107 0280 	add.w	r2, r7, #128	; 0x80
    8568:	441a      	add	r2, r3
    856a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    856c:	4413      	add	r3, r2
    856e:	3b64      	subs	r3, #100	; 0x64
    8570:	781a      	ldrb	r2, [r3, #0]
    8572:	499a      	ldr	r1, [pc, #616]	; (87dc <cb_le_promisc+0x2e8>)
    8574:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8576:	440b      	add	r3, r1
    8578:	781b      	ldrb	r3, [r3, #0]
    857a:	4053      	eors	r3, r2
    857c:	b2d9      	uxtb	r1, r3
    857e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8580:	011b      	lsls	r3, r3, #4
    8582:	f107 0280 	add.w	r2, r7, #128	; 0x80
    8586:	441a      	add	r2, r3
    8588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    858a:	4413      	add	r3, r2
    858c:	3b64      	subs	r3, #100	; 0x64
    858e:	460a      	mov	r2, r1
    8590:	701a      	strb	r2, [r3, #0]
			idx = (idx + 1) % sizeof(whitening);
    8592:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8594:	3301      	adds	r3, #1
    8596:	4619      	mov	r1, r3
    8598:	4b91      	ldr	r3, [pc, #580]	; (87e0 <cb_le_promisc+0x2ec>)
    859a:	fba1 2303 	umull	r2, r3, r1, r3
    859e:	1ac8      	subs	r0, r1, r3
    85a0:	0840      	lsrs	r0, r0, #1
    85a2:	4403      	add	r3, r0
    85a4:	099a      	lsrs	r2, r3, #6
    85a6:	4613      	mov	r3, r2
    85a8:	01db      	lsls	r3, r3, #7
    85aa:	1a9b      	subs	r3, r3, r2
    85ac:	1aca      	subs	r2, r1, r3
    85ae:	673a      	str	r2, [r7, #112]	; 0x70

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    85b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    85b2:	3301      	adds	r3, #1
    85b4:	67bb      	str	r3, [r7, #120]	; 0x78
    85b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    85b8:	2b0f      	cmp	r3, #15
    85ba:	ddd1      	ble.n	8560 <cb_le_promisc+0x6c>
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    85bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    85be:	3301      	adds	r3, #1
    85c0:	67fb      	str	r3, [r7, #124]	; 0x7c
    85c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    85c4:	2b03      	cmp	r3, #3
    85c6:	ddba      	ble.n	853e <cb_le_promisc+0x4a>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    85c8:	2320      	movs	r3, #32
    85ca:	67fb      	str	r3, [r7, #124]	; 0x7c
    85cc:	e0d0      	b.n	8770 <cb_le_promisc+0x27c>
		int ok[4] = { 1, 1, 1, 1 };
    85ce:	4b85      	ldr	r3, [pc, #532]	; (87e4 <cb_le_promisc+0x2f0>)
    85d0:	f107 040c 	add.w	r4, r7, #12
    85d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    85d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		int matching = -1;
    85da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    85de:	66fb      	str	r3, [r7, #108]	; 0x6c

		for (j = 0; j < 4; ++j) {
    85e0:	2300      	movs	r3, #0
    85e2:	67bb      	str	r3, [r7, #120]	; 0x78
    85e4:	e026      	b.n	8634 <cb_le_promisc+0x140>
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    85e6:	2300      	movs	r3, #0
    85e8:	677b      	str	r3, [r7, #116]	; 0x74
    85ea:	e01d      	b.n	8628 <cb_le_promisc+0x134>
				if (unpacked[i+k] != desired[j][k]) {
    85ec:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    85ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    85f0:	4413      	add	r3, r2
    85f2:	461a      	mov	r2, r3
    85f4:	687b      	ldr	r3, [r7, #4]
    85f6:	4413      	add	r3, r2
    85f8:	781a      	ldrb	r2, [r3, #0]
    85fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    85fc:	011b      	lsls	r3, r3, #4
    85fe:	f107 0180 	add.w	r1, r7, #128	; 0x80
    8602:	4419      	add	r1, r3
    8604:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8606:	440b      	add	r3, r1
    8608:	3b64      	subs	r3, #100	; 0x64
    860a:	781b      	ldrb	r3, [r3, #0]
    860c:	429a      	cmp	r2, r3
    860e:	d008      	beq.n	8622 <cb_le_promisc+0x12e>
					ok[j] = 0;
    8610:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8612:	009b      	lsls	r3, r3, #2
    8614:	f107 0280 	add.w	r2, r7, #128	; 0x80
    8618:	4413      	add	r3, r2
    861a:	2200      	movs	r2, #0
    861c:	f843 2c74 	str.w	r2, [r3, #-116]
					break;
    8620:	e005      	b.n	862e <cb_le_promisc+0x13a>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    8622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8624:	3301      	adds	r3, #1
    8626:	677b      	str	r3, [r7, #116]	; 0x74
    8628:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    862a:	2b0f      	cmp	r3, #15
    862c:	ddde      	ble.n	85ec <cb_le_promisc+0xf8>
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    862e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8630:	3301      	adds	r3, #1
    8632:	67bb      	str	r3, [r7, #120]	; 0x78
    8634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8636:	2b03      	cmp	r3, #3
    8638:	ddd5      	ble.n	85e6 <cb_le_promisc+0xf2>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    863a:	2300      	movs	r3, #0
    863c:	67bb      	str	r3, [r7, #120]	; 0x78
    863e:	e00e      	b.n	865e <cb_le_promisc+0x16a>
			if (ok[j]) {
    8640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8642:	009b      	lsls	r3, r3, #2
    8644:	f107 0280 	add.w	r2, r7, #128	; 0x80
    8648:	4413      	add	r3, r2
    864a:	f853 3c74 	ldr.w	r3, [r3, #-116]
    864e:	2b00      	cmp	r3, #0
    8650:	d002      	beq.n	8658 <cb_le_promisc+0x164>
				matching = j;
    8652:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8654:	66fb      	str	r3, [r7, #108]	; 0x6c
				break;
    8656:	e005      	b.n	8664 <cb_le_promisc+0x170>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    8658:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    865a:	3301      	adds	r3, #1
    865c:	67bb      	str	r3, [r7, #120]	; 0x78
    865e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8660:	2b03      	cmp	r3, #3
    8662:	dded      	ble.n	8640 <cb_le_promisc+0x14c>
				break;
			}
		}

		// skip if no match
		if (matching < 0)
    8664:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8666:	2b00      	cmp	r3, #0
    8668:	db7f      	blt.n	876a <cb_le_promisc+0x276>
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    866a:	4b5a      	ldr	r3, [pc, #360]	; (87d4 <cb_le_promisc+0x2e0>)
    866c:	881b      	ldrh	r3, [r3, #0]
    866e:	b29b      	uxth	r3, r3
    8670:	b2db      	uxtb	r3, r3
    8672:	3b62      	subs	r3, #98	; 0x62
    8674:	b2db      	uxtb	r3, r3
    8676:	4618      	mov	r0, r3
    8678:	f000 fd8a 	bl	9190 <btle_channel_index>
    867c:	4603      	mov	r3, r0
    867e:	461a      	mov	r2, r3
    8680:	4b55      	ldr	r3, [pc, #340]	; (87d8 <cb_le_promisc+0x2e4>)
    8682:	5c9b      	ldrb	r3, [r3, r2]
    8684:	673b      	str	r3, [r7, #112]	; 0x70
		for (j = 0; j < 4+3+3; ++j) {
    8686:	2300      	movs	r3, #0
    8688:	67bb      	str	r3, [r7, #120]	; 0x78
    868a:	e04c      	b.n	8726 <cb_le_promisc+0x232>
			u8 byte = 0;
    868c:	2300      	movs	r3, #0
    868e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			for (k = 0; k < 8; k++) {
    8692:	2300      	movs	r3, #0
    8694:	677b      	str	r3, [r7, #116]	; 0x74
    8696:	e039      	b.n	870c <cb_le_promisc+0x218>
				int offset = k + (j * 8) + i - 32;
    8698:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    869a:	00da      	lsls	r2, r3, #3
    869c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    869e:	441a      	add	r2, r3
    86a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    86a2:	4413      	add	r3, r2
    86a4:	3b20      	subs	r3, #32
    86a6:	663b      	str	r3, [r7, #96]	; 0x60
				if (offset >= DMA_SIZE*8*2) break;
    86a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    86aa:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    86ae:	db00      	blt.n	86b2 <cb_le_promisc+0x1be>
    86b0:	e02f      	b.n	8712 <cb_le_promisc+0x21e>
				int bit = unpacked[offset];
    86b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    86b4:	687a      	ldr	r2, [r7, #4]
    86b6:	4413      	add	r3, r2
    86b8:	781b      	ldrb	r3, [r3, #0]
    86ba:	667b      	str	r3, [r7, #100]	; 0x64
				if (j >= 4) { // unwhiten data bytes
    86bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    86be:	2b03      	cmp	r3, #3
    86c0:	dd16      	ble.n	86f0 <cb_le_promisc+0x1fc>
					bit ^= whitening[idx];
    86c2:	4a46      	ldr	r2, [pc, #280]	; (87dc <cb_le_promisc+0x2e8>)
    86c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    86c6:	4413      	add	r3, r2
    86c8:	781b      	ldrb	r3, [r3, #0]
    86ca:	461a      	mov	r2, r3
    86cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    86ce:	4053      	eors	r3, r2
    86d0:	667b      	str	r3, [r7, #100]	; 0x64
					idx = (idx + 1) % sizeof(whitening);
    86d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    86d4:	3301      	adds	r3, #1
    86d6:	4619      	mov	r1, r3
    86d8:	4b41      	ldr	r3, [pc, #260]	; (87e0 <cb_le_promisc+0x2ec>)
    86da:	fba1 2303 	umull	r2, r3, r1, r3
    86de:	1ac8      	subs	r0, r1, r3
    86e0:	0840      	lsrs	r0, r0, #1
    86e2:	4403      	add	r3, r0
    86e4:	099a      	lsrs	r2, r3, #6
    86e6:	4613      	mov	r3, r2
    86e8:	01db      	lsls	r3, r3, #7
    86ea:	1a9b      	subs	r3, r3, r2
    86ec:	1aca      	subs	r2, r1, r3
    86ee:	673a      	str	r2, [r7, #112]	; 0x70
				}
				byte |= bit << k;
    86f0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    86f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    86f4:	fa02 f303 	lsl.w	r3, r2, r3
    86f8:	b2da      	uxtb	r2, r3
    86fa:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
    86fe:	4313      	orrs	r3, r2
    8700:	b2db      	uxtb	r3, r3
    8702:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    8706:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8708:	3301      	adds	r3, #1
    870a:	677b      	str	r3, [r7, #116]	; 0x74
    870c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    870e:	2b07      	cmp	r3, #7
    8710:	ddc2      	ble.n	8698 <cb_le_promisc+0x1a4>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    8712:	4b35      	ldr	r3, [pc, #212]	; (87e8 <cb_le_promisc+0x2f4>)
    8714:	681a      	ldr	r2, [r3, #0]
    8716:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8718:	4413      	add	r3, r2
    871a:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
    871e:	701a      	strb	r2, [r3, #0]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    8720:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8722:	3301      	adds	r3, #1
    8724:	67bb      	str	r3, [r7, #120]	; 0x78
    8726:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8728:	2b09      	cmp	r3, #9
    872a:	ddaf      	ble.n	868c <cb_le_promisc+0x198>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    872c:	4b2e      	ldr	r3, [pc, #184]	; (87e8 <cb_le_promisc+0x2f4>)
    872e:	681b      	ldr	r3, [r3, #0]
    8730:	3303      	adds	r3, #3
    8732:	781b      	ldrb	r3, [r3, #0]
    8734:	061a      	lsls	r2, r3, #24
				 (idle_rxbuf[2] << 16) |
    8736:	4b2c      	ldr	r3, [pc, #176]	; (87e8 <cb_le_promisc+0x2f4>)
    8738:	681b      	ldr	r3, [r3, #0]
    873a:	3302      	adds	r3, #2
    873c:	781b      	ldrb	r3, [r3, #0]
    873e:	041b      	lsls	r3, r3, #16
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    8740:	431a      	orrs	r2, r3
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    8742:	4b29      	ldr	r3, [pc, #164]	; (87e8 <cb_le_promisc+0x2f4>)
    8744:	681b      	ldr	r3, [r3, #0]
    8746:	3301      	adds	r3, #1
    8748:	781b      	ldrb	r3, [r3, #0]
    874a:	021b      	lsls	r3, r3, #8
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    874c:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    874e:	4a26      	ldr	r2, [pc, #152]	; (87e8 <cb_le_promisc+0x2f4>)
    8750:	6812      	ldr	r2, [r2, #0]
    8752:	7812      	ldrb	r2, [r2, #0]
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    8754:	4313      	orrs	r3, r2
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    8756:	65fb      	str	r3, [r7, #92]	; 0x5c
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    8758:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    875a:	f7ff fe77 	bl	844c <see_aa>

		enqueue(LE_PACKET, idle_rxbuf);
    875e:	4b22      	ldr	r3, [pc, #136]	; (87e8 <cb_le_promisc+0x2f4>)
    8760:	681b      	ldr	r3, [r3, #0]
    8762:	2001      	movs	r0, #1
    8764:	4619      	mov	r1, r3
    8766:	f7fb feaf 	bl	44c8 <enqueue>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    876a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    876c:	3301      	adds	r3, #1
    876e:	67fb      	str	r3, [r7, #124]	; 0x7c
    8770:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8772:	f5b3 7f3c 	cmp.w	r3, #752	; 0x2f0
    8776:	f6ff af2a 	blt.w	85ce <cb_le_promisc+0xda>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    877a:	2300      	movs	r3, #0
    877c:	67fb      	str	r3, [r7, #124]	; 0x7c
    877e:	e020      	b.n	87c2 <cb_le_promisc+0x2ce>
		if (le_promisc.active_aa[i].count > 3) {
    8780:	4a1a      	ldr	r2, [pc, #104]	; (87ec <cb_le_promisc+0x2f8>)
    8782:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8784:	00db      	lsls	r3, r3, #3
    8786:	4413      	add	r3, r2
    8788:	685b      	ldr	r3, [r3, #4]
    878a:	2b03      	cmp	r3, #3
    878c:	dd16      	ble.n	87bc <cb_le_promisc+0x2c8>
			le_set_access_address(le_promisc.active_aa[i].aa);
    878e:	4a17      	ldr	r2, [pc, #92]	; (87ec <cb_le_promisc+0x2f8>)
    8790:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8792:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    8796:	4618      	mov	r0, r3
    8798:	f7fe fd80 	bl	729c <le_set_access_address>
			data_cb = cb_follow_le;
    879c:	4b14      	ldr	r3, [pc, #80]	; (87f0 <cb_le_promisc+0x2fc>)
    879e:	4a15      	ldr	r2, [pc, #84]	; (87f4 <cb_le_promisc+0x300>)
    87a0:	601a      	str	r2, [r3, #0]
			packet_cb = promisc_follow_cb;
    87a2:	4b15      	ldr	r3, [pc, #84]	; (87f8 <cb_le_promisc+0x304>)
    87a4:	4a15      	ldr	r2, [pc, #84]	; (87fc <cb_le_promisc+0x308>)
    87a6:	601a      	str	r2, [r3, #0]
			le.crc_verify = 0;
    87a8:	4b15      	ldr	r3, [pc, #84]	; (8800 <cb_le_promisc+0x30c>)
    87aa:	2200      	movs	r2, #0
    87ac:	611a      	str	r2, [r3, #16]
			le_promisc_state(0, &le.access_address, 4);
    87ae:	2000      	movs	r0, #0
    87b0:	4913      	ldr	r1, [pc, #76]	; (8800 <cb_le_promisc+0x30c>)
    87b2:	2204      	movs	r2, #4
    87b4:	f7ff fc50 	bl	8058 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    87b8:	2300      	movs	r3, #0
    87ba:	e006      	b.n	87ca <cb_le_promisc+0x2d6>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    87bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    87be:	3301      	adds	r3, #1
    87c0:	67fb      	str	r3, [r7, #124]	; 0x7c
    87c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    87c4:	2b1f      	cmp	r3, #31
    87c6:	dddb      	ble.n	8780 <cb_le_promisc+0x28c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    87c8:	2301      	movs	r3, #1
}
    87ca:	4618      	mov	r0, r3
    87cc:	3784      	adds	r7, #132	; 0x84
    87ce:	46bd      	mov	sp, r7
    87d0:	bd90      	pop	{r4, r7, pc}
    87d2:	bf00      	nop
    87d4:	1000049c 	.word	0x1000049c
    87d8:	0000c738 	.word	0x0000c738
    87dc:	0000c6b8 	.word	0x0000c6b8
    87e0:	02040811 	.word	0x02040811
    87e4:	0000cf58 	.word	0x0000cf58
    87e8:	10000454 	.word	0x10000454
    87ec:	10000bf8 	.word	0x10000bf8
    87f0:	10000998 	.word	0x10000998
    87f4:	00007bdd 	.word	0x00007bdd
    87f8:	1000099c 	.word	0x1000099c
    87fc:	00008391 	.word	0x00008391
    8800:	10000458 	.word	0x10000458

00008804 <bt_promisc_le>:

void bt_promisc_le() {
    8804:	b580      	push	{r7, lr}
    8806:	af00      	add	r7, sp, #0
	while (requested_mode == MODE_BT_PROMISC_LE) {
    8808:	e02c      	b.n	8864 <bt_promisc_le+0x60>
		reset_le_promisc();
    880a:	f7fe fdad 	bl	7368 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    880e:	4b18      	ldr	r3, [pc, #96]	; (8870 <bt_promisc_le+0x6c>)
    8810:	881b      	ldrh	r3, [r3, #0]
    8812:	b29b      	uxth	r3, r3
    8814:	f003 0301 	and.w	r3, r3, #1
    8818:	2b00      	cmp	r3, #0
    881a:	d003      	beq.n	8824 <bt_promisc_le+0x20>
			channel = 2440;
    881c:	4b14      	ldr	r3, [pc, #80]	; (8870 <bt_promisc_le+0x6c>)
    881e:	f640 1288 	movw	r2, #2440	; 0x988
    8822:	801a      	strh	r2, [r3, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    8824:	4b13      	ldr	r3, [pc, #76]	; (8874 <bt_promisc_le+0x70>)
    8826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    8828:	2b00      	cmp	r3, #0
    882a:	d107      	bne.n	883c <bt_promisc_le+0x38>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set();
    882c:	f7fc f910 	bl	4a50 <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    8830:	4b11      	ldr	r3, [pc, #68]	; (8878 <bt_promisc_le+0x74>)
    8832:	4a12      	ldr	r2, [pc, #72]	; (887c <bt_promisc_le+0x78>)
    8834:	601a      	str	r2, [r3, #0]
			bt_generic_le(MODE_BT_PROMISC_LE);
    8836:	200a      	movs	r0, #10
    8838:	f7fe fda6 	bl	7388 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    883c:	4b10      	ldr	r3, [pc, #64]	; (8880 <bt_promisc_le+0x7c>)
    883e:	781b      	ldrb	r3, [r3, #0]
    8840:	b2db      	uxtb	r3, r3
    8842:	2b0a      	cmp	r3, #10
    8844:	d000      	beq.n	8848 <bt_promisc_le+0x44>
			break;
    8846:	e012      	b.n	886e <bt_promisc_le+0x6a>

		le_promisc_state(0, &le.access_address, 4);
    8848:	2000      	movs	r0, #0
    884a:	490a      	ldr	r1, [pc, #40]	; (8874 <bt_promisc_le+0x70>)
    884c:	2204      	movs	r2, #4
    884e:	f7ff fc03 	bl	8058 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    8852:	4b0c      	ldr	r3, [pc, #48]	; (8884 <bt_promisc_le+0x80>)
    8854:	4a0c      	ldr	r2, [pc, #48]	; (8888 <bt_promisc_le+0x84>)
    8856:	601a      	str	r2, [r3, #0]
		le.crc_verify = 0;
    8858:	4b06      	ldr	r3, [pc, #24]	; (8874 <bt_promisc_le+0x70>)
    885a:	2200      	movs	r2, #0
    885c:	611a      	str	r2, [r3, #16]
		bt_le_sync(MODE_BT_PROMISC_LE);
    885e:	200a      	movs	r0, #10
    8860:	f7fe ff0e 	bl	7680 <bt_le_sync>

	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
    8864:	4b06      	ldr	r3, [pc, #24]	; (8880 <bt_promisc_le+0x7c>)
    8866:	781b      	ldrb	r3, [r3, #0]
    8868:	b2db      	uxtb	r3, r3
    886a:	2b0a      	cmp	r3, #10
    886c:	d0cd      	beq.n	880a <bt_promisc_le+0x6>
		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
	}
}
    886e:	bd80      	pop	{r7, pc}
    8870:	1000049c 	.word	0x1000049c
    8874:	10000458 	.word	0x10000458
    8878:	10000998 	.word	0x10000998
    887c:	000084f5 	.word	0x000084f5
    8880:	10000a3f 	.word	0x10000a3f
    8884:	1000099c 	.word	0x1000099c
    8888:	00008391 	.word	0x00008391

0000888c <bt_slave_le>:

void bt_slave_le() {
    888c:	b590      	push	{r4, r7, lr}
    888e:	b089      	sub	sp, #36	; 0x24
    8890:	af00      	add	r7, sp, #0
	u32 calc_crc;
	int i;

	u8 adv_ind[] = {
    8892:	4a35      	ldr	r2, [pc, #212]	; (8968 <bt_slave_le+0xdc>)
    8894:	1d3b      	adds	r3, r7, #4
    8896:	4614      	mov	r4, r2
    8898:	6820      	ldr	r0, [r4, #0]
    889a:	6861      	ldr	r1, [r4, #4]
    889c:	68a2      	ldr	r2, [r4, #8]
    889e:	c307      	stmia	r3!, {r0, r1, r2}
    88a0:	89a2      	ldrh	r2, [r4, #12]
    88a2:	801a      	strh	r2, [r3, #0]

		// CRC (calc)
		0xff, 0xff, 0xff,
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;
    88a4:	230b      	movs	r3, #11
    88a6:	76fb      	strb	r3, [r7, #27]

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    88a8:	2300      	movs	r3, #0
    88aa:	61fb      	str	r3, [r7, #28]
    88ac:	e00e      	b.n	88cc <bt_slave_le+0x40>
		adv_ind[i+2] = slave_mac_address[5-i];
    88ae:	69fb      	ldr	r3, [r7, #28]
    88b0:	3302      	adds	r3, #2
    88b2:	69fa      	ldr	r2, [r7, #28]
    88b4:	f1c2 0205 	rsb	r2, r2, #5
    88b8:	492c      	ldr	r1, [pc, #176]	; (896c <bt_slave_le+0xe0>)
    88ba:	5c8a      	ldrb	r2, [r1, r2]
    88bc:	f107 0120 	add.w	r1, r7, #32
    88c0:	440b      	add	r3, r1
    88c2:	f803 2c1c 	strb.w	r2, [r3, #-28]
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    88c6:	69fb      	ldr	r3, [r7, #28]
    88c8:	3301      	adds	r3, #1
    88ca:	61fb      	str	r3, [r7, #28]
    88cc:	69fb      	ldr	r3, [r7, #28]
    88ce:	2b05      	cmp	r3, #5
    88d0:	dded      	ble.n	88ae <bt_slave_le+0x22>
		adv_ind[i+2] = slave_mac_address[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    88d2:	4b27      	ldr	r3, [pc, #156]	; (8970 <bt_slave_le+0xe4>)
    88d4:	68d9      	ldr	r1, [r3, #12]
    88d6:	7efb      	ldrb	r3, [r7, #27]
    88d8:	1d3a      	adds	r2, r7, #4
    88da:	4608      	mov	r0, r1
    88dc:	4611      	mov	r1, r2
    88de:	461a      	mov	r2, r3
    88e0:	f000 fcb4 	bl	924c <btle_calc_crc>
    88e4:	6178      	str	r0, [r7, #20]
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
    88e6:	7efb      	ldrb	r3, [r7, #27]
    88e8:	697a      	ldr	r2, [r7, #20]
    88ea:	b2d2      	uxtb	r2, r2
    88ec:	f107 0120 	add.w	r1, r7, #32
    88f0:	440b      	add	r3, r1
    88f2:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
    88f6:	7efb      	ldrb	r3, [r7, #27]
    88f8:	3301      	adds	r3, #1
    88fa:	697a      	ldr	r2, [r7, #20]
    88fc:	0a12      	lsrs	r2, r2, #8
    88fe:	b2d2      	uxtb	r2, r2
    8900:	f107 0120 	add.w	r1, r7, #32
    8904:	440b      	add	r3, r1
    8906:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    890a:	7efb      	ldrb	r3, [r7, #27]
    890c:	3302      	adds	r3, #2
    890e:	697a      	ldr	r2, [r7, #20]
    8910:	0c12      	lsrs	r2, r2, #16
    8912:	b2d2      	uxtb	r2, r2
    8914:	f107 0120 	add.w	r1, r7, #32
    8918:	440b      	add	r3, r1
    891a:	f803 2c1c 	strb.w	r2, [r3, #-28]

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    891e:	e01b      	b.n	8958 <bt_slave_le+0xcc>
		ICER0 = ICER0_ICE_USB;
    8920:	4b14      	ldr	r3, [pc, #80]	; (8974 <bt_slave_le+0xe8>)
    8922:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8926:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    8928:	4b12      	ldr	r3, [pc, #72]	; (8974 <bt_slave_le+0xe8>)
    892a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    892e:	601a      	str	r2, [r3, #0]
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
    8930:	7efb      	ldrb	r3, [r7, #27]
    8932:	3303      	adds	r3, #3
    8934:	b2da      	uxtb	r2, r3
    8936:	1d3b      	adds	r3, r7, #4
    8938:	480f      	ldr	r0, [pc, #60]	; (8978 <bt_slave_le+0xec>)
    893a:	4611      	mov	r1, r2
    893c:	461a      	mov	r2, r3
    893e:	f7fd fb5b 	bl	5ff8 <le_transmit>
		ISER0 = ISER0_ISE_USB;
    8942:	4b0e      	ldr	r3, [pc, #56]	; (897c <bt_slave_le+0xf0>)
    8944:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8948:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    894a:	4b0c      	ldr	r3, [pc, #48]	; (897c <bt_slave_le+0xf0>)
    894c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    8950:	601a      	str	r2, [r3, #0]
		msleep(100);
    8952:	2064      	movs	r0, #100	; 0x64
    8954:	f7fc ff54 	bl	5800 <msleep>
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    8958:	4b09      	ldr	r3, [pc, #36]	; (8980 <bt_slave_le+0xf4>)
    895a:	781b      	ldrb	r3, [r3, #0]
    895c:	b2db      	uxtb	r3, r3
    895e:	2b0c      	cmp	r3, #12
    8960:	d0de      	beq.n	8920 <bt_slave_le+0x94>
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
		msleep(100);
	}
}
    8962:	3724      	adds	r7, #36	; 0x24
    8964:	46bd      	mov	sp, r7
    8966:	bd90      	pop	{r4, r7, pc}
    8968:	0000cf68 	.word	0x0000cf68
    896c:	1000098c 	.word	0x1000098c
    8970:	10000458 	.word	0x10000458
    8974:	e000e180 	.word	0xe000e180
    8978:	8e89bed6 	.word	0x8e89bed6
    897c:	e000e100 	.word	0xe000e100
    8980:	10000a3f 	.word	0x10000a3f

00008984 <specan>:

/* spectrum analysis */
void specan()
{
    8984:	b590      	push	{r4, r7, lr}
    8986:	b091      	sub	sp, #68	; 0x44
    8988:	af00      	add	r7, sp, #0
	u8 epstat;
	u16 f;
	u8 i = 0;
    898a:	2300      	movs	r3, #0
    898c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	u8 buf[DMA_SIZE];

	RXLED_SET;
    8990:	4b5a      	ldr	r3, [pc, #360]	; (8afc <specan+0x178>)
    8992:	2210      	movs	r2, #16
    8994:	601a      	str	r2, [r3, #0]

	queue_init();
    8996:	f000 fd7b 	bl	9490 <queue_init>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    899a:	4b59      	ldr	r3, [pc, #356]	; (8b00 <specan+0x17c>)
    899c:	2280      	movs	r2, #128	; 0x80
    899e:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    89a0:	2012      	movs	r0, #18
    89a2:	f642 3122 	movw	r1, #11042	; 0x2b22
    89a6:	f001 ffeb 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    89aa:	2014      	movs	r0, #20
    89ac:	f241 314b 	movw	r1, #4939	; 0x134b
    89b0:	f001 ffe6 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    89b4:	2020      	movs	r0, #32
    89b6:	f240 1101 	movw	r1, #257	; 0x101
    89ba:	f001 ffe1 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    89be:	2003      	movs	r0, #3
    89c0:	2129      	movs	r1, #41	; 0x29
    89c2:	f001 ffdd 	bl	a980 <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    89c6:	bf00      	nop
    89c8:	f002 f892 	bl	aaf0 <cc2400_status>
    89cc:	4603      	mov	r3, r0
    89ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
    89d2:	2b00      	cmp	r3, #0
    89d4:	d0f8      	beq.n	89c8 <specan+0x44>
	while ((cc2400_status() & FS_LOCK));
    89d6:	bf00      	nop
    89d8:	f002 f88a 	bl	aaf0 <cc2400_status>
    89dc:	4603      	mov	r3, r0
    89de:	f003 0304 	and.w	r3, r3, #4
    89e2:	2b00      	cmp	r3, #0
    89e4:	d1f8      	bne.n	89d8 <specan+0x54>

	while (requested_mode == MODE_SPECAN) {
    89e6:	e07a      	b.n	8ade <specan+0x15a>
		for (f = low_freq; f < high_freq + 1; f++) {
    89e8:	4b46      	ldr	r3, [pc, #280]	; (8b04 <specan+0x180>)
    89ea:	881b      	ldrh	r3, [r3, #0]
    89ec:	87fb      	strh	r3, [r7, #62]	; 0x3e
    89ee:	e06f      	b.n	8ad0 <specan+0x14c>
			cc2400_set(FSDIV, f - 1);
    89f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    89f2:	3b01      	subs	r3, #1
    89f4:	b29b      	uxth	r3, r3
    89f6:	2002      	movs	r0, #2
    89f8:	4619      	mov	r1, r3
    89fa:	f001 ffc1 	bl	a980 <cc2400_set>
			cc2400_strobe(SFSON);
    89fe:	2061      	movs	r0, #97	; 0x61
    8a00:	f002 f880 	bl	ab04 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    8a04:	bf00      	nop
    8a06:	f002 f873 	bl	aaf0 <cc2400_status>
    8a0a:	4603      	mov	r3, r0
    8a0c:	f003 0304 	and.w	r3, r3, #4
    8a10:	2b00      	cmp	r3, #0
    8a12:	d0f8      	beq.n	8a06 <specan+0x82>
			cc2400_strobe(SRX);
    8a14:	2062      	movs	r0, #98	; 0x62
    8a16:	f002 f875 	bl	ab04 <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    8a1a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    8a1e:	607b      	str	r3, [r7, #4]
    8a20:	bf00      	nop
    8a22:	687b      	ldr	r3, [r7, #4]
    8a24:	3b01      	subs	r3, #1
    8a26:	607b      	str	r3, [r7, #4]
    8a28:	2b00      	cmp	r3, #0
    8a2a:	d1fa      	bne.n	8a22 <specan+0x9e>
			buf[3 * i] = (f >> 8) & 0xFF;
    8a2c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    8a30:	4613      	mov	r3, r2
    8a32:	005b      	lsls	r3, r3, #1
    8a34:	4413      	add	r3, r2
    8a36:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    8a38:	0a12      	lsrs	r2, r2, #8
    8a3a:	b292      	uxth	r2, r2
    8a3c:	b2d2      	uxtb	r2, r2
    8a3e:	f107 0140 	add.w	r1, r7, #64	; 0x40
    8a42:	440b      	add	r3, r1
    8a44:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 1] = f  & 0xFF;
    8a48:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    8a4c:	4613      	mov	r3, r2
    8a4e:	005b      	lsls	r3, r3, #1
    8a50:	4413      	add	r3, r2
    8a52:	3301      	adds	r3, #1
    8a54:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    8a56:	b2d2      	uxtb	r2, r2
    8a58:	f107 0140 	add.w	r1, r7, #64	; 0x40
    8a5c:	440b      	add	r3, r1
    8a5e:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    8a62:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    8a66:	4613      	mov	r3, r2
    8a68:	005b      	lsls	r3, r3, #1
    8a6a:	4413      	add	r3, r2
    8a6c:	1c9c      	adds	r4, r3, #2
    8a6e:	2006      	movs	r0, #6
    8a70:	f001 ff70 	bl	a954 <cc2400_get>
    8a74:	4603      	mov	r3, r0
    8a76:	0a1b      	lsrs	r3, r3, #8
    8a78:	b29b      	uxth	r3, r3
    8a7a:	b2da      	uxtb	r2, r3
    8a7c:	f107 0340 	add.w	r3, r7, #64	; 0x40
    8a80:	4423      	add	r3, r4
    8a82:	f803 2c38 	strb.w	r2, [r3, #-56]
			i++;
    8a86:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    8a8a:	3301      	adds	r3, #1
    8a8c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			if (i == 16) {
    8a90:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    8a94:	2b10      	cmp	r3, #16
    8a96:	d10d      	bne.n	8ab4 <specan+0x130>
				enqueue(SPECAN, buf);
    8a98:	f107 0308 	add.w	r3, r7, #8
    8a9c:	2004      	movs	r0, #4
    8a9e:	4619      	mov	r1, r3
    8aa0:	f7fb fd12 	bl	44c8 <enqueue>
				i = 0;
    8aa4:	2300      	movs	r3, #0
    8aa6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

				handle_usb(clkn);
    8aaa:	4b17      	ldr	r3, [pc, #92]	; (8b08 <specan+0x184>)
    8aac:	681b      	ldr	r3, [r3, #0]
    8aae:	4618      	mov	r0, r3
    8ab0:	f000 fd8e 	bl	95d0 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    8ab4:	2064      	movs	r0, #100	; 0x64
    8ab6:	f002 f825 	bl	ab04 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    8aba:	bf00      	nop
    8abc:	f002 f818 	bl	aaf0 <cc2400_status>
    8ac0:	4603      	mov	r3, r0
    8ac2:	f003 0304 	and.w	r3, r3, #4
    8ac6:	2b00      	cmp	r3, #0
    8ac8:	d1f8      	bne.n	8abc <specan+0x138>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    8aca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    8acc:	3301      	adds	r3, #1
    8ace:	87fb      	strh	r3, [r7, #62]	; 0x3e
    8ad0:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    8ad2:	4b0e      	ldr	r3, [pc, #56]	; (8b0c <specan+0x188>)
    8ad4:	881b      	ldrh	r3, [r3, #0]
    8ad6:	b29b      	uxth	r3, r3
    8ad8:	3301      	adds	r3, #1
    8ada:	429a      	cmp	r2, r3
    8adc:	db88      	blt.n	89f0 <specan+0x6c>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
    8ade:	4b0c      	ldr	r3, [pc, #48]	; (8b10 <specan+0x18c>)
    8ae0:	781b      	ldrb	r3, [r3, #0]
    8ae2:	b2db      	uxtb	r3, r3
    8ae4:	2b04      	cmp	r3, #4
    8ae6:	f43f af7f 	beq.w	89e8 <specan+0x64>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	mode = MODE_IDLE;
    8aea:	4b0a      	ldr	r3, [pc, #40]	; (8b14 <specan+0x190>)
    8aec:	2200      	movs	r2, #0
    8aee:	701a      	strb	r2, [r3, #0]
	RXLED_CLR;
    8af0:	4b09      	ldr	r3, [pc, #36]	; (8b18 <specan+0x194>)
    8af2:	2210      	movs	r2, #16
    8af4:	601a      	str	r2, [r3, #0]
}
    8af6:	3744      	adds	r7, #68	; 0x44
    8af8:	46bd      	mov	sp, r7
    8afa:	bd90      	pop	{r4, r7, pc}
    8afc:	2009c038 	.word	0x2009c038
    8b00:	2009c058 	.word	0x2009c058
    8b04:	1000049e 	.word	0x1000049e
    8b08:	10000bec 	.word	0x10000bec
    8b0c:	100004a0 	.word	0x100004a0
    8b10:	10000a3f 	.word	0x10000a3f
    8b14:	10000a3e 	.word	0x10000a3e
    8b18:	2009c03c 	.word	0x2009c03c

00008b1c <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    8b1c:	b580      	push	{r7, lr}
    8b1e:	b084      	sub	sp, #16
    8b20:	af00      	add	r7, sp, #0
	int8_t lvl;
	u8 i = 0;
    8b22:	2300      	movs	r3, #0
    8b24:	73fb      	strb	r3, [r7, #15]
	u16 channels[3] = {2412, 2437, 2462};
    8b26:	4a5b      	ldr	r2, [pc, #364]	; (8c94 <led_specan+0x178>)
    8b28:	f107 0308 	add.w	r3, r7, #8
    8b2c:	6810      	ldr	r0, [r2, #0]
    8b2e:	6018      	str	r0, [r3, #0]
    8b30:	8892      	ldrh	r2, [r2, #4]
    8b32:	809a      	strh	r2, [r3, #4]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8b34:	4b58      	ldr	r3, [pc, #352]	; (8c98 <led_specan+0x17c>)
    8b36:	2280      	movs	r2, #128	; 0x80
    8b38:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    8b3a:	2012      	movs	r0, #18
    8b3c:	f642 3122 	movw	r1, #11042	; 0x2b22
    8b40:	f001 ff1e 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    8b44:	2014      	movs	r0, #20
    8b46:	f241 314b 	movw	r1, #4939	; 0x134b
    8b4a:	f001 ff19 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    8b4e:	2020      	movs	r0, #32
    8b50:	f240 1101 	movw	r1, #257	; 0x101
    8b54:	f001 ff14 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    8b58:	2003      	movs	r0, #3
    8b5a:	2129      	movs	r1, #41	; 0x29
    8b5c:	f001 ff10 	bl	a980 <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    8b60:	2006      	movs	r0, #6
    8b62:	21f1      	movs	r1, #241	; 0xf1
    8b64:	f001 ff0c 	bl	a980 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    8b68:	bf00      	nop
    8b6a:	f001 ffc1 	bl	aaf0 <cc2400_status>
    8b6e:	4603      	mov	r3, r0
    8b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8b74:	2b00      	cmp	r3, #0
    8b76:	d0f8      	beq.n	8b6a <led_specan+0x4e>
	while ((cc2400_status() & FS_LOCK));
    8b78:	bf00      	nop
    8b7a:	f001 ffb9 	bl	aaf0 <cc2400_status>
    8b7e:	4603      	mov	r3, r0
    8b80:	f003 0304 	and.w	r3, r3, #4
    8b84:	2b00      	cmp	r3, #0
    8b86:	d1f8      	bne.n	8b7a <led_specan+0x5e>

	while (requested_mode == MODE_LED_SPECAN) {
    8b88:	e079      	b.n	8c7e <led_specan+0x162>
		cc2400_set(FSDIV, channels[i] - 1);
    8b8a:	7bfb      	ldrb	r3, [r7, #15]
    8b8c:	005b      	lsls	r3, r3, #1
    8b8e:	f107 0210 	add.w	r2, r7, #16
    8b92:	4413      	add	r3, r2
    8b94:	f833 3c08 	ldrh.w	r3, [r3, #-8]
    8b98:	3b01      	subs	r3, #1
    8b9a:	b29b      	uxth	r3, r3
    8b9c:	2002      	movs	r0, #2
    8b9e:	4619      	mov	r1, r3
    8ba0:	f001 feee 	bl	a980 <cc2400_set>
		cc2400_strobe(SFSON);
    8ba4:	2061      	movs	r0, #97	; 0x61
    8ba6:	f001 ffad 	bl	ab04 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8baa:	bf00      	nop
    8bac:	f001 ffa0 	bl	aaf0 <cc2400_status>
    8bb0:	4603      	mov	r3, r0
    8bb2:	f003 0304 	and.w	r3, r3, #4
    8bb6:	2b00      	cmp	r3, #0
    8bb8:	d0f8      	beq.n	8bac <led_specan+0x90>
		cc2400_strobe(SRX);
    8bba:	2062      	movs	r0, #98	; 0x62
    8bbc:	f001 ffa2 	bl	ab04 <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    8bc0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    8bc4:	607b      	str	r3, [r7, #4]
    8bc6:	bf00      	nop
    8bc8:	687b      	ldr	r3, [r7, #4]
    8bca:	3b01      	subs	r3, #1
    8bcc:	607b      	str	r3, [r7, #4]
    8bce:	2b00      	cmp	r3, #0
    8bd0:	d1fa      	bne.n	8bc8 <led_specan+0xac>
		lvl = cc2400_get(RSSI) >> 8;
    8bd2:	2006      	movs	r0, #6
    8bd4:	f001 febe 	bl	a954 <cc2400_get>
    8bd8:	4603      	mov	r3, r0
    8bda:	0a1b      	lsrs	r3, r3, #8
    8bdc:	b29b      	uxth	r3, r3
    8bde:	73bb      	strb	r3, [r7, #14]
        if (lvl > rssi_threshold) {
    8be0:	4b2e      	ldr	r3, [pc, #184]	; (8c9c <led_specan+0x180>)
    8be2:	781b      	ldrb	r3, [r3, #0]
    8be4:	b2db      	uxtb	r3, r3
    8be6:	f997 200e 	ldrsb.w	r2, [r7, #14]
    8bea:	b25b      	sxtb	r3, r3
    8bec:	429a      	cmp	r2, r3
    8bee:	dd15      	ble.n	8c1c <led_specan+0x100>
            switch (i) {
    8bf0:	7bfb      	ldrb	r3, [r7, #15]
    8bf2:	2b01      	cmp	r3, #1
    8bf4:	d009      	beq.n	8c0a <led_specan+0xee>
    8bf6:	2b02      	cmp	r3, #2
    8bf8:	d00b      	beq.n	8c12 <led_specan+0xf6>
    8bfa:	2b00      	cmp	r3, #0
    8bfc:	d000      	beq.n	8c00 <led_specan+0xe4>
    8bfe:	e021      	b.n	8c44 <led_specan+0x128>
                case 0:
                    TXLED_SET;
    8c00:	4b27      	ldr	r3, [pc, #156]	; (8ca0 <led_specan+0x184>)
    8c02:	f44f 7280 	mov.w	r2, #256	; 0x100
    8c06:	601a      	str	r2, [r3, #0]
                    break;
    8c08:	e007      	b.n	8c1a <led_specan+0xfe>
                case 1:
                    RXLED_SET;
    8c0a:	4b25      	ldr	r3, [pc, #148]	; (8ca0 <led_specan+0x184>)
    8c0c:	2210      	movs	r2, #16
    8c0e:	601a      	str	r2, [r3, #0]
                    break;
    8c10:	e003      	b.n	8c1a <led_specan+0xfe>
                case 2:
                    USRLED_SET;
    8c12:	4b23      	ldr	r3, [pc, #140]	; (8ca0 <led_specan+0x184>)
    8c14:	2202      	movs	r2, #2
    8c16:	601a      	str	r2, [r3, #0]
                    break;
    8c18:	bf00      	nop
    8c1a:	e013      	b.n	8c44 <led_specan+0x128>
            }
        }
        else {
            switch (i) {
    8c1c:	7bfb      	ldrb	r3, [r7, #15]
    8c1e:	2b01      	cmp	r3, #1
    8c20:	d008      	beq.n	8c34 <led_specan+0x118>
    8c22:	2b02      	cmp	r3, #2
    8c24:	d00a      	beq.n	8c3c <led_specan+0x120>
    8c26:	2b00      	cmp	r3, #0
    8c28:	d10c      	bne.n	8c44 <led_specan+0x128>
                case 0:
                    TXLED_CLR;
    8c2a:	4b1e      	ldr	r3, [pc, #120]	; (8ca4 <led_specan+0x188>)
    8c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
    8c30:	601a      	str	r2, [r3, #0]
                    break;
    8c32:	e007      	b.n	8c44 <led_specan+0x128>
                case 1:
                    RXLED_CLR;
    8c34:	4b1b      	ldr	r3, [pc, #108]	; (8ca4 <led_specan+0x188>)
    8c36:	2210      	movs	r2, #16
    8c38:	601a      	str	r2, [r3, #0]
                    break;
    8c3a:	e003      	b.n	8c44 <led_specan+0x128>
                case 2:
                    USRLED_CLR;
    8c3c:	4b19      	ldr	r3, [pc, #100]	; (8ca4 <led_specan+0x188>)
    8c3e:	2202      	movs	r2, #2
    8c40:	601a      	str	r2, [r3, #0]
                    break;
    8c42:	bf00      	nop
            }
        }

		i = (i+1) % 3;
    8c44:	7bfb      	ldrb	r3, [r7, #15]
    8c46:	1c5a      	adds	r2, r3, #1
    8c48:	4b17      	ldr	r3, [pc, #92]	; (8ca8 <led_specan+0x18c>)
    8c4a:	fb83 3102 	smull	r3, r1, r3, r2
    8c4e:	17d3      	asrs	r3, r2, #31
    8c50:	1ac9      	subs	r1, r1, r3
    8c52:	460b      	mov	r3, r1
    8c54:	005b      	lsls	r3, r3, #1
    8c56:	440b      	add	r3, r1
    8c58:	1ad1      	subs	r1, r2, r3
    8c5a:	460b      	mov	r3, r1
    8c5c:	73fb      	strb	r3, [r7, #15]

		handle_usb(clkn);
    8c5e:	4b13      	ldr	r3, [pc, #76]	; (8cac <led_specan+0x190>)
    8c60:	681b      	ldr	r3, [r3, #0]
    8c62:	4618      	mov	r0, r3
    8c64:	f000 fcb4 	bl	95d0 <handle_usb>
        //wait(1);
		cc2400_strobe(SRFOFF);
    8c68:	2064      	movs	r0, #100	; 0x64
    8c6a:	f001 ff4b 	bl	ab04 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8c6e:	bf00      	nop
    8c70:	f001 ff3e 	bl	aaf0 <cc2400_status>
    8c74:	4603      	mov	r3, r0
    8c76:	f003 0304 	and.w	r3, r3, #4
    8c7a:	2b00      	cmp	r3, #0
    8c7c:	d1f8      	bne.n	8c70 <led_specan+0x154>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols

	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_LED_SPECAN) {
    8c7e:	4b0c      	ldr	r3, [pc, #48]	; (8cb0 <led_specan+0x194>)
    8c80:	781b      	ldrb	r3, [r3, #0]
    8c82:	b2db      	uxtb	r3, r3
    8c84:	2b07      	cmp	r3, #7
    8c86:	d080      	beq.n	8b8a <led_specan+0x6e>
		handle_usb(clkn);
        //wait(1);
		cc2400_strobe(SRFOFF);
		while ((cc2400_status() & FS_LOCK));
	}
	mode = MODE_IDLE;
    8c88:	4b0a      	ldr	r3, [pc, #40]	; (8cb4 <led_specan+0x198>)
    8c8a:	2200      	movs	r2, #0
    8c8c:	701a      	strb	r2, [r3, #0]
}
    8c8e:	3710      	adds	r7, #16
    8c90:	46bd      	mov	sp, r7
    8c92:	bd80      	pop	{r7, pc}
    8c94:	0000cf78 	.word	0x0000cf78
    8c98:	2009c058 	.word	0x2009c058
    8c9c:	100004a2 	.word	0x100004a2
    8ca0:	2009c038 	.word	0x2009c038
    8ca4:	2009c03c 	.word	0x2009c03c
    8ca8:	55555556 	.word	0x55555556
    8cac:	10000bec 	.word	0x10000bec
    8cb0:	10000a3f 	.word	0x10000a3f
    8cb4:	10000a3e 	.word	0x10000a3e

00008cb8 <main>:

int main()
{
    8cb8:	b580      	push	{r7, lr}
    8cba:	af00      	add	r7, sp, #0
	ubertooth_init();
    8cbc:	f001 fd84 	bl	a7c8 <ubertooth_init>
	clkn_init();
    8cc0:	f7fc fcc4 	bl	564c <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    8cc4:	484b      	ldr	r0, [pc, #300]	; (8df4 <main+0x13c>)
    8cc6:	f000 fbbb 	bl	9440 <ubertooth_usb_init>

	while (1) {
		handle_usb(clkn);
    8cca:	4b4b      	ldr	r3, [pc, #300]	; (8df8 <main+0x140>)
    8ccc:	681b      	ldr	r3, [r3, #0]
    8cce:	4618      	mov	r0, r3
    8cd0:	f000 fc7e 	bl	95d0 <handle_usb>
		if(requested_mode != mode)
    8cd4:	4b49      	ldr	r3, [pc, #292]	; (8dfc <main+0x144>)
    8cd6:	781b      	ldrb	r3, [r3, #0]
    8cd8:	b2da      	uxtb	r2, r3
    8cda:	4b49      	ldr	r3, [pc, #292]	; (8e00 <main+0x148>)
    8cdc:	781b      	ldrb	r3, [r3, #0]
    8cde:	b2db      	uxtb	r3, r3
    8ce0:	429a      	cmp	r2, r3
    8ce2:	f000 8086 	beq.w	8df2 <main+0x13a>
			switch (requested_mode) {
    8ce6:	4b45      	ldr	r3, [pc, #276]	; (8dfc <main+0x144>)
    8ce8:	781b      	ldrb	r3, [r3, #0]
    8cea:	b2db      	uxtb	r3, r3
    8cec:	2b0f      	cmp	r3, #15
    8cee:	d87f      	bhi.n	8df0 <main+0x138>
    8cf0:	a201      	add	r2, pc, #4	; (adr r2, 8cf8 <main+0x40>)
    8cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8cf6:	bf00      	nop
    8cf8:	00008deb 	.word	0x00008deb
    8cfc:	00008d45 	.word	0x00008d45
    8d00:	00008df1 	.word	0x00008df1
    8d04:	00008d87 	.word	0x00008d87
    8d08:	00008dcb 	.word	0x00008dcb
    8d0c:	00008d97 	.word	0x00008d97
    8d10:	00008dbd 	.word	0x00008dbd
    8d14:	00008dd1 	.word	0x00008dd1
    8d18:	00008d69 	.word	0x00008d69
    8d1c:	00008d75 	.word	0x00008d75
    8d20:	00008d7b 	.word	0x00008d7b
    8d24:	00008d39 	.word	0x00008d39
    8d28:	00008d81 	.word	0x00008d81
    8d2c:	00008dd7 	.word	0x00008dd7
    8d30:	00008d51 	.word	0x00008d51
    8d34:	00008d5d 	.word	0x00008d5d
				 case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    8d38:	2001      	movs	r0, #1
    8d3a:	f001 fc3d 	bl	a5b8 <wait>
					reset();
    8d3e:	f001 ffeb 	bl	ad18 <reset>
					break;
    8d42:	e056      	b.n	8df2 <main+0x13a>
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    8d44:	4b2e      	ldr	r3, [pc, #184]	; (8e00 <main+0x148>)
    8d46:	2201      	movs	r2, #1
    8d48:	701a      	strb	r2, [r3, #0]
					bt_stream_legacy();
    8d4a:	f7fd fef5 	bl	6b38 <bt_stream_legacy>
					break;
    8d4e:	e050      	b.n	8df2 <main+0x13a>
				case MODE_RX_FREQ:
					mode = MODE_RX_FREQ;
    8d50:	4b2b      	ldr	r3, [pc, #172]	; (8e00 <main+0x148>)
    8d52:	220e      	movs	r2, #14
    8d54:	701a      	strb	r2, [r3, #0]
					bt_stream_freq();
    8d56:	f7fd fd21 	bl	679c <bt_stream_freq>
					break;
    8d5a:	e04a      	b.n	8df2 <main+0x13a>
				case MODE_RX_PROPOSED:
					mode = MODE_RX_PROPOSED;
    8d5c:	4b28      	ldr	r3, [pc, #160]	; (8e00 <main+0x148>)
    8d5e:	220f      	movs	r2, #15
    8d60:	701a      	strb	r2, [r3, #0]
					bt_stream_proposed();
    8d62:	f7fd fc1b 	bl	659c <bt_stream_proposed>
					break;
    8d66:	e044      	b.n	8df2 <main+0x13a>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    8d68:	4b25      	ldr	r3, [pc, #148]	; (8e00 <main+0x148>)
    8d6a:	2208      	movs	r2, #8
    8d6c:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    8d6e:	f7fe f8c3 	bl	6ef8 <bt_stream_rx>
					break;
    8d72:	e03e      	b.n	8df2 <main+0x13a>
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    8d74:	f7ff f95c 	bl	8030 <bt_follow_le>
					break;
    8d78:	e03b      	b.n	8df2 <main+0x13a>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    8d7a:	f7ff fd43 	bl	8804 <bt_promisc_le>
					break;
    8d7e:	e038      	b.n	8df2 <main+0x13a>
				case MODE_BT_SLAVE_LE:
					bt_slave_le();
    8d80:	f7ff fd84 	bl	888c <bt_slave_le>
					break;
    8d84:	e035      	b.n	8df2 <main+0x13a>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    8d86:	4b1e      	ldr	r3, [pc, #120]	; (8e00 <main+0x148>)
    8d88:	2203      	movs	r2, #3
    8d8a:	701a      	strb	r2, [r3, #0]
					cc2400_txtest(&modulation, &channel);
    8d8c:	481d      	ldr	r0, [pc, #116]	; (8e04 <main+0x14c>)
    8d8e:	491e      	ldr	r1, [pc, #120]	; (8e08 <main+0x150>)
    8d90:	f000 ff92 	bl	9cb8 <cc2400_txtest>
					break;
    8d94:	e02d      	b.n	8df2 <main+0x13a>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    8d96:	4b1a      	ldr	r3, [pc, #104]	; (8e00 <main+0x148>)
    8d98:	2205      	movs	r2, #5
    8d9a:	701a      	strb	r2, [r3, #0]
					cc2400_rangetest(&channel);
    8d9c:	481a      	ldr	r0, [pc, #104]	; (8e08 <main+0x150>)
    8d9e:	f000 fc35 	bl	960c <cc2400_rangetest>
					mode = MODE_IDLE;
    8da2:	4b17      	ldr	r3, [pc, #92]	; (8e00 <main+0x148>)
    8da4:	2200      	movs	r2, #0
    8da6:	701a      	strb	r2, [r3, #0]
					if (requested_mode == MODE_RANGE_TEST)
    8da8:	4b14      	ldr	r3, [pc, #80]	; (8dfc <main+0x144>)
    8daa:	781b      	ldrb	r3, [r3, #0]
    8dac:	b2db      	uxtb	r3, r3
    8dae:	2b05      	cmp	r3, #5
    8db0:	d103      	bne.n	8dba <main+0x102>
						requested_mode = MODE_IDLE;
    8db2:	4b12      	ldr	r3, [pc, #72]	; (8dfc <main+0x144>)
    8db4:	2200      	movs	r2, #0
    8db6:	701a      	strb	r2, [r3, #0]
					break;
    8db8:	e01b      	b.n	8df2 <main+0x13a>
    8dba:	e01a      	b.n	8df2 <main+0x13a>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    8dbc:	4b10      	ldr	r3, [pc, #64]	; (8e00 <main+0x148>)
    8dbe:	2206      	movs	r2, #6
    8dc0:	701a      	strb	r2, [r3, #0]
					cc2400_repeater(&channel);
    8dc2:	4811      	ldr	r0, [pc, #68]	; (8e08 <main+0x150>)
    8dc4:	f000 fe40 	bl	9a48 <cc2400_repeater>
					break;
    8dc8:	e013      	b.n	8df2 <main+0x13a>
				case MODE_SPECAN:
					specan();
    8dca:	f7ff fddb 	bl	8984 <specan>
					break;
    8dce:	e010      	b.n	8df2 <main+0x13a>
				case MODE_LED_SPECAN:
					led_specan();
    8dd0:	f7ff fea4 	bl	8b1c <led_specan>
					break;
    8dd4:	e00d      	b.n	8df2 <main+0x13a>
				case MODE_EGO:
					mode = MODE_EGO;
    8dd6:	4b0a      	ldr	r3, [pc, #40]	; (8e00 <main+0x148>)
    8dd8:	220d      	movs	r2, #13
    8dda:	701a      	strb	r2, [r3, #0]
					ego_main(ego_mode);
    8ddc:	4b0b      	ldr	r3, [pc, #44]	; (8e0c <main+0x154>)
    8dde:	781b      	ldrb	r3, [r3, #0]
    8de0:	b2db      	uxtb	r3, r3
    8de2:	4618      	mov	r0, r3
    8de4:	f001 fb36 	bl	a454 <ego_main>
					break;
    8de8:	e003      	b.n	8df2 <main+0x13a>
				case MODE_IDLE:
					cc2400_idle();
    8dea:	f7fd f80d 	bl	5e08 <cc2400_idle>
					break;
    8dee:	e000      	b.n	8df2 <main+0x13a>
				default:
					/* This is really an error state, but what can you do? */
					break;
    8df0:	bf00      	nop
			}
	}
    8df2:	e76a      	b.n	8cca <main+0x12>
    8df4:	00004b3d 	.word	0x00004b3d
    8df8:	10000bec 	.word	0x10000bec
    8dfc:	10000a3f 	.word	0x10000a3f
    8e00:	10000a3e 	.word	0x10000a3e
    8e04:	10000a42 	.word	0x10000a42
    8e08:	1000049c 	.word	0x1000049c
    8e0c:	10000a41 	.word	0x10000a41

00008e10 <perm5>:
	}
}

/* 5 bit permutation */
u8 perm5(u8 z, u8 p_high, u16 p_low)
{
    8e10:	b490      	push	{r4, r7}
    8e12:	b092      	sub	sp, #72	; 0x48
    8e14:	af00      	add	r7, sp, #0
    8e16:	4603      	mov	r3, r0
    8e18:	71fb      	strb	r3, [r7, #7]
    8e1a:	460b      	mov	r3, r1
    8e1c:	71bb      	strb	r3, [r7, #6]
    8e1e:	4613      	mov	r3, r2
    8e20:	80bb      	strh	r3, [r7, #4]
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    8e22:	79fb      	ldrb	r3, [r7, #7]
    8e24:	f003 031f 	and.w	r3, r3, #31
    8e28:	71fb      	strb	r3, [r7, #7]
	p_high &= 0x1f;
    8e2a:	79bb      	ldrb	r3, [r7, #6]
    8e2c:	f003 031f 	and.w	r3, r3, #31
    8e30:	71bb      	strb	r3, [r7, #6]
	p_low &= 0x1ff;
    8e32:	88bb      	ldrh	r3, [r7, #4]
    8e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8e38:	80bb      	strh	r3, [r7, #4]

	int i;
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
    8e3a:	4a5c      	ldr	r2, [pc, #368]	; (8fac <perm5+0x19c>)
    8e3c:	f107 031c 	add.w	r3, r7, #28
    8e40:	4614      	mov	r4, r2
    8e42:	6820      	ldr	r0, [r4, #0]
    8e44:	6861      	ldr	r1, [r4, #4]
    8e46:	68a2      	ldr	r2, [r4, #8]
    8e48:	c307      	stmia	r3!, {r0, r1, r2}
    8e4a:	89a2      	ldrh	r2, [r4, #12]
    8e4c:	801a      	strh	r2, [r3, #0]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};
    8e4e:	4a58      	ldr	r2, [pc, #352]	; (8fb0 <perm5+0x1a0>)
    8e50:	f107 030c 	add.w	r3, r7, #12
    8e54:	4614      	mov	r4, r2
    8e56:	6820      	ldr	r0, [r4, #0]
    8e58:	6861      	ldr	r1, [r4, #4]
    8e5a:	68a2      	ldr	r2, [r4, #8]
    8e5c:	c307      	stmia	r3!, {r0, r1, r2}
    8e5e:	89a2      	ldrh	r2, [r4, #12]
    8e60:	801a      	strh	r2, [r3, #0]

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    8e62:	2300      	movs	r3, #0
    8e64:	647b      	str	r3, [r7, #68]	; 0x44
    8e66:	e010      	b.n	8e8a <perm5+0x7a>
		p[i] = (p_low >> i) & 0x01;
    8e68:	88ba      	ldrh	r2, [r7, #4]
    8e6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8e6c:	fa42 f303 	asr.w	r3, r2, r3
    8e70:	b2db      	uxtb	r3, r3
    8e72:	f003 0301 	and.w	r3, r3, #1
    8e76:	b2d9      	uxtb	r1, r3
    8e78:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8e7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8e7e:	4413      	add	r3, r2
    8e80:	460a      	mov	r2, r1
    8e82:	701a      	strb	r2, [r3, #0]
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    8e84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8e86:	3301      	adds	r3, #1
    8e88:	647b      	str	r3, [r7, #68]	; 0x44
    8e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8e8c:	2b08      	cmp	r3, #8
    8e8e:	ddeb      	ble.n	8e68 <perm5+0x58>
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    8e90:	2300      	movs	r3, #0
    8e92:	647b      	str	r3, [r7, #68]	; 0x44
    8e94:	e011      	b.n	8eba <perm5+0xaa>
		p[i+9] = (p_high >> i) & 0x01;
    8e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8e98:	3309      	adds	r3, #9
    8e9a:	79b9      	ldrb	r1, [r7, #6]
    8e9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    8e9e:	fa41 f202 	asr.w	r2, r1, r2
    8ea2:	b2d2      	uxtb	r2, r2
    8ea4:	f002 0201 	and.w	r2, r2, #1
    8ea8:	b2d2      	uxtb	r2, r2
    8eaa:	f107 0148 	add.w	r1, r7, #72	; 0x48
    8eae:	440b      	add	r3, r1
    8eb0:	f803 2c1c 	strb.w	r2, [r3, #-28]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    8eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8eb6:	3301      	adds	r3, #1
    8eb8:	647b      	str	r3, [r7, #68]	; 0x44
    8eba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8ebc:	2b04      	cmp	r3, #4
    8ebe:	ddea      	ble.n	8e96 <perm5+0x86>
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    8ec0:	2300      	movs	r3, #0
    8ec2:	647b      	str	r3, [r7, #68]	; 0x44
    8ec4:	e010      	b.n	8ee8 <perm5+0xd8>
		z_bit[i] = (z >> i) & 0x01;
    8ec6:	79fa      	ldrb	r2, [r7, #7]
    8ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8eca:	fa42 f303 	asr.w	r3, r2, r3
    8ece:	b2db      	uxtb	r3, r3
    8ed0:	f003 0301 	and.w	r3, r3, #1
    8ed4:	b2d9      	uxtb	r1, r3
    8ed6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8edc:	4413      	add	r3, r2
    8ede:	460a      	mov	r2, r1
    8ee0:	701a      	strb	r2, [r3, #0]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    8ee2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8ee4:	3301      	adds	r3, #1
    8ee6:	647b      	str	r3, [r7, #68]	; 0x44
    8ee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8eea:	2b04      	cmp	r3, #4
    8eec:	ddeb      	ble.n	8ec6 <perm5+0xb6>
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    8eee:	230d      	movs	r3, #13
    8ef0:	647b      	str	r3, [r7, #68]	; 0x44
    8ef2:	e036      	b.n	8f62 <perm5+0x152>
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    8ef4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8efa:	4413      	add	r3, r2
    8efc:	781b      	ldrb	r3, [r3, #0]
    8efe:	2b00      	cmp	r3, #0
    8f00:	d02c      	beq.n	8f5c <perm5+0x14c>
			tmp = z_bit[index1[i]];
    8f02:	f107 021c 	add.w	r2, r7, #28
    8f06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f08:	4413      	add	r3, r2
    8f0a:	781b      	ldrb	r3, [r3, #0]
    8f0c:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8f10:	4413      	add	r3, r2
    8f12:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    8f16:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			z_bit[index1[i]] = z_bit[index2[i]];
    8f1a:	f107 021c 	add.w	r2, r7, #28
    8f1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f20:	4413      	add	r3, r2
    8f22:	781b      	ldrb	r3, [r3, #0]
    8f24:	4619      	mov	r1, r3
    8f26:	f107 020c 	add.w	r2, r7, #12
    8f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f2c:	4413      	add	r3, r2
    8f2e:	781b      	ldrb	r3, [r3, #0]
    8f30:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8f34:	4413      	add	r3, r2
    8f36:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
    8f3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
    8f3e:	440b      	add	r3, r1
    8f40:	f803 2c0c 	strb.w	r2, [r3, #-12]
			z_bit[index2[i]] = tmp;
    8f44:	f107 020c 	add.w	r2, r7, #12
    8f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f4a:	4413      	add	r3, r2
    8f4c:	781b      	ldrb	r3, [r3, #0]
    8f4e:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8f52:	4413      	add	r3, r2
    8f54:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
    8f58:	f803 2c0c 	strb.w	r2, [r3, #-12]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    8f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f5e:	3b01      	subs	r3, #1
    8f60:	647b      	str	r3, [r7, #68]	; 0x44
    8f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f64:	2b00      	cmp	r3, #0
    8f66:	dac5      	bge.n	8ef4 <perm5+0xe4>
			z_bit[index2[i]] = tmp;
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
    8f68:	2300      	movs	r3, #0
    8f6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	for (i = 0; i < 5; i++)
    8f6e:	2300      	movs	r3, #0
    8f70:	647b      	str	r3, [r7, #68]	; 0x44
    8f72:	e011      	b.n	8f98 <perm5+0x188>
		output += z_bit[i] << i;
    8f74:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f7a:	4413      	add	r3, r2
    8f7c:	781b      	ldrb	r3, [r3, #0]
    8f7e:	461a      	mov	r2, r3
    8f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f82:	fa02 f303 	lsl.w	r3, r2, r3
    8f86:	b2da      	uxtb	r2, r3
    8f88:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    8f8c:	4413      	add	r3, r2
    8f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    8f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f94:	3301      	adds	r3, #1
    8f96:	647b      	str	r3, [r7, #68]	; 0x44
    8f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8f9a:	2b04      	cmp	r3, #4
    8f9c:	ddea      	ble.n	8f74 <perm5+0x164>
		output += z_bit[i] << i;

	return output;
    8f9e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
    8fa2:	4618      	mov	r0, r3
    8fa4:	3748      	adds	r7, #72	; 0x48
    8fa6:	46bd      	mov	sp, r7
    8fa8:	bc90      	pop	{r4, r7}
    8faa:	4770      	bx	lr
    8fac:	0000cf80 	.word	0x0000cf80
    8fb0:	0000cf90 	.word	0x0000cf90

00008fb4 <next_hop>:

u16 next_hop(u32 clock)
{
    8fb4:	b580      	push	{r7, lr}
    8fb6:	b08a      	sub	sp, #40	; 0x28
    8fb8:	af00      	add	r7, sp, #0
    8fba:	6078      	str	r0, [r7, #4]
	u16 d, y2;
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
    8fbc:	687b      	ldr	r3, [r7, #4]
    8fbe:	089b      	lsrs	r3, r3, #2
    8fc0:	b2db      	uxtb	r3, r3
    8fc2:	f003 031f 	and.w	r3, r3, #31
    8fc6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	y1 = (clock >> 1) & 0x01;
    8fca:	687b      	ldr	r3, [r7, #4]
    8fcc:	085b      	lsrs	r3, r3, #1
    8fce:	b2db      	uxtb	r3, r3
    8fd0:	f003 0301 	and.w	r3, r3, #1
    8fd4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	y2 = y1 << 5;
    8fd8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    8fdc:	b29b      	uxth	r3, r3
    8fde:	015b      	lsls	r3, r3, #5
    8fe0:	847b      	strh	r3, [r7, #34]	; 0x22
	a = (a1 ^ (clock >> 21)) & 0x1f;
    8fe2:	687b      	ldr	r3, [r7, #4]
    8fe4:	0d5b      	lsrs	r3, r3, #21
    8fe6:	b2da      	uxtb	r2, r3
    8fe8:	4b4b      	ldr	r3, [pc, #300]	; (9118 <next_hop+0x164>)
    8fea:	781b      	ldrb	r3, [r3, #0]
    8fec:	4053      	eors	r3, r2
    8fee:	b2db      	uxtb	r3, r3
    8ff0:	f003 031f 	and.w	r3, r3, #31
    8ff4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    8ff8:	687b      	ldr	r3, [r7, #4]
    8ffa:	0c1b      	lsrs	r3, r3, #16
    8ffc:	b2da      	uxtb	r2, r3
    8ffe:	4b47      	ldr	r3, [pc, #284]	; (911c <next_hop+0x168>)
    9000:	781b      	ldrb	r3, [r3, #0]
    9002:	4053      	eors	r3, r2
    9004:	b2db      	uxtb	r3, r3
    9006:	f003 031f 	and.w	r3, r3, #31
    900a:	f887 3020 	strb.w	r3, [r7, #32]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    900e:	687b      	ldr	r3, [r7, #4]
    9010:	09db      	lsrs	r3, r3, #7
    9012:	b29a      	uxth	r2, r3
    9014:	4b42      	ldr	r3, [pc, #264]	; (9120 <next_hop+0x16c>)
    9016:	881b      	ldrh	r3, [r3, #0]
    9018:	4053      	eors	r3, r2
    901a:	b29b      	uxth	r3, r3
    901c:	f3c3 0308 	ubfx	r3, r3, #0, #9
    9020:	83fb      	strh	r3, [r7, #30]
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    9022:	687b      	ldr	r3, [r7, #4]
    9024:	08db      	lsrs	r3, r3, #3
    9026:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    902a:	f023 030f 	bic.w	r3, r3, #15
    902e:	61bb      	str	r3, [r7, #24]
	f = base_f % 79;
    9030:	69b9      	ldr	r1, [r7, #24]
    9032:	4b3c      	ldr	r3, [pc, #240]	; (9124 <next_hop+0x170>)
    9034:	fba3 2301 	umull	r2, r3, r3, r1
    9038:	099a      	lsrs	r2, r3, #6
    903a:	4613      	mov	r3, r2
    903c:	009b      	lsls	r3, r3, #2
    903e:	4413      	add	r3, r2
    9040:	011b      	lsls	r3, r3, #4
    9042:	1a9b      	subs	r3, r3, r2
    9044:	1acb      	subs	r3, r1, r3
    9046:	617b      	str	r3, [r7, #20]

	perm = perm5(
    9048:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    904c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
    9050:	4413      	add	r3, r2
    9052:	b2db      	uxtb	r3, r3
    9054:	b2db      	uxtb	r3, r3
    9056:	f003 031f 	and.w	r3, r3, #31
    905a:	b2da      	uxtb	r2, r3
    905c:	4b32      	ldr	r3, [pc, #200]	; (9128 <next_hop+0x174>)
    905e:	781b      	ldrb	r3, [r3, #0]
    9060:	b2db      	uxtb	r3, r3
    9062:	4053      	eors	r3, r2
    9064:	b2db      	uxtb	r3, r3
    9066:	b2d9      	uxtb	r1, r3
    9068:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    906c:	461a      	mov	r2, r3
    906e:	0152      	lsls	r2, r2, #5
    9070:	1ad3      	subs	r3, r2, r3
    9072:	b2db      	uxtb	r3, r3
    9074:	b2da      	uxtb	r2, r3
    9076:	f897 3020 	ldrb.w	r3, [r7, #32]
    907a:	4053      	eors	r3, r2
    907c:	b2db      	uxtb	r3, r3
    907e:	b2da      	uxtb	r2, r3
    9080:	8bfb      	ldrh	r3, [r7, #30]
    9082:	4608      	mov	r0, r1
    9084:	4611      	mov	r1, r2
    9086:	461a      	mov	r2, r3
    9088:	f7ff fec2 	bl	8e10 <perm5>
    908c:	4603      	mov	r3, r0
    908e:	74fb      	strb	r3, [r7, #19]
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % CHANNELS];
    9090:	7cfb      	ldrb	r3, [r7, #19]
    9092:	4a26      	ldr	r2, [pc, #152]	; (912c <next_hop+0x178>)
    9094:	7812      	ldrb	r2, [r2, #0]
    9096:	4413      	add	r3, r2
    9098:	461a      	mov	r2, r3
    909a:	697b      	ldr	r3, [r7, #20]
    909c:	441a      	add	r2, r3
    909e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    90a0:	18d1      	adds	r1, r2, r3
    90a2:	4b20      	ldr	r3, [pc, #128]	; (9124 <next_hop+0x170>)
    90a4:	fba3 2301 	umull	r2, r3, r3, r1
    90a8:	099a      	lsrs	r2, r3, #6
    90aa:	4613      	mov	r3, r2
    90ac:	009b      	lsls	r3, r3, #2
    90ae:	4413      	add	r3, r2
    90b0:	011b      	lsls	r3, r3, #4
    90b2:	1a9b      	subs	r3, r3, r2
    90b4:	1aca      	subs	r2, r1, r3
    90b6:	4b1e      	ldr	r3, [pc, #120]	; (9130 <next_hop+0x17c>)
    90b8:	5c9b      	ldrb	r3, [r3, r2]
    90ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(afh_enabled) {
    90be:	4b1d      	ldr	r3, [pc, #116]	; (9134 <next_hop+0x180>)
    90c0:	781b      	ldrb	r3, [r3, #0]
    90c2:	2b00      	cmp	r3, #0
    90c4:	d01d      	beq.n	9102 <next_hop+0x14e>
		f_dash = base_f % used_channels;
    90c6:	4b1c      	ldr	r3, [pc, #112]	; (9138 <next_hop+0x184>)
    90c8:	781b      	ldrb	r3, [r3, #0]
    90ca:	461a      	mov	r2, r3
    90cc:	69bb      	ldr	r3, [r7, #24]
    90ce:	fbb3 f1f2 	udiv	r1, r3, r2
    90d2:	fb02 f201 	mul.w	r2, r2, r1
    90d6:	1a9b      	subs	r3, r3, r2
    90d8:	60fb      	str	r3, [r7, #12]
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    90da:	7cfb      	ldrb	r3, [r7, #19]
    90dc:	4a13      	ldr	r2, [pc, #76]	; (912c <next_hop+0x178>)
    90de:	7812      	ldrb	r2, [r2, #0]
    90e0:	4413      	add	r3, r2
    90e2:	461a      	mov	r2, r3
    90e4:	68fb      	ldr	r3, [r7, #12]
    90e6:	441a      	add	r2, r3
    90e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    90ea:	4413      	add	r3, r2
    90ec:	4a12      	ldr	r2, [pc, #72]	; (9138 <next_hop+0x184>)
    90ee:	7812      	ldrb	r2, [r2, #0]
    90f0:	fbb3 f1f2 	udiv	r1, r3, r2
    90f4:	fb02 f201 	mul.w	r2, r2, r1
    90f8:	1a9b      	subs	r3, r3, r2
    90fa:	4a10      	ldr	r2, [pc, #64]	; (913c <next_hop+0x188>)
    90fc:	5cd3      	ldrb	r3, [r2, r3]
    90fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return (2402 + next_channel);
    9102:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    9106:	b29b      	uxth	r3, r3
    9108:	f603 1362 	addw	r3, r3, #2402	; 0x962
    910c:	b29b      	uxth	r3, r3

}
    910e:	4618      	mov	r0, r3
    9110:	3728      	adds	r7, #40	; 0x28
    9112:	46bd      	mov	sp, r7
    9114:	bd80      	pop	{r7, pc}
    9116:	bf00      	nop
    9118:	10001133 	.word	0x10001133
    911c:	10001134 	.word	0x10001134
    9120:	100010e2 	.word	0x100010e2
    9124:	cf6474a9 	.word	0xcf6474a9
    9128:	100010e0 	.word	0x100010e0
    912c:	10001187 	.word	0x10001187
    9130:	10001138 	.word	0x10001138
    9134:	10001038 	.word	0x10001038
    9138:	100010e1 	.word	0x100010e1
    913c:	100010e4 	.word	0x100010e4

00009140 <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    9140:	b580      	push	{r7, lr}
    9142:	b084      	sub	sp, #16
    9144:	af00      	add	r7, sp, #0
    9146:	6078      	str	r0, [r7, #4]
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    9148:	687b      	ldr	r3, [r7, #4]
    914a:	7d5b      	ldrb	r3, [r3, #21]
    914c:	4618      	mov	r0, r3
    914e:	f000 f84b 	bl	91e8 <btle_channel_index_to_phys>
    9152:	4603      	mov	r3, r0
    9154:	81fb      	strh	r3, [r7, #14]
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    9156:	687b      	ldr	r3, [r7, #4]
    9158:	7d5b      	ldrb	r3, [r3, #21]
    915a:	461a      	mov	r2, r3
    915c:	687b      	ldr	r3, [r7, #4]
    915e:	7d9b      	ldrb	r3, [r3, #22]
    9160:	441a      	add	r2, r3
    9162:	4b0a      	ldr	r3, [pc, #40]	; (918c <btle_next_hop+0x4c>)
    9164:	fb82 0103 	smull	r0, r1, r2, r3
    9168:	1853      	adds	r3, r2, r1
    916a:	1159      	asrs	r1, r3, #5
    916c:	17d3      	asrs	r3, r2, #31
    916e:	1ac9      	subs	r1, r1, r3
    9170:	460b      	mov	r3, r1
    9172:	00db      	lsls	r3, r3, #3
    9174:	440b      	add	r3, r1
    9176:	009b      	lsls	r3, r3, #2
    9178:	440b      	add	r3, r1
    917a:	1ad1      	subs	r1, r2, r3
    917c:	b2ca      	uxtb	r2, r1
    917e:	687b      	ldr	r3, [r7, #4]
    9180:	755a      	strb	r2, [r3, #21]
	return phys;
    9182:	89fb      	ldrh	r3, [r7, #14]
}
    9184:	4618      	mov	r0, r3
    9186:	3710      	adds	r7, #16
    9188:	46bd      	mov	sp, r7
    918a:	bd80      	pop	{r7, pc}
    918c:	dd67c8a7 	.word	0xdd67c8a7

00009190 <btle_channel_index>:

u32 received_data = 0;

u8 btle_channel_index(u8 channel) {
    9190:	b480      	push	{r7}
    9192:	b085      	sub	sp, #20
    9194:	af00      	add	r7, sp, #0
    9196:	4603      	mov	r3, r0
    9198:	71fb      	strb	r3, [r7, #7]
	u8 idx;
	channel /= 2;
    919a:	79fb      	ldrb	r3, [r7, #7]
    919c:	085b      	lsrs	r3, r3, #1
    919e:	71fb      	strb	r3, [r7, #7]
	if (channel == 0)
    91a0:	79fb      	ldrb	r3, [r7, #7]
    91a2:	2b00      	cmp	r3, #0
    91a4:	d102      	bne.n	91ac <btle_channel_index+0x1c>
		idx = 37;
    91a6:	2325      	movs	r3, #37	; 0x25
    91a8:	73fb      	strb	r3, [r7, #15]
    91aa:	e015      	b.n	91d8 <btle_channel_index+0x48>
	else if (channel < 12)
    91ac:	79fb      	ldrb	r3, [r7, #7]
    91ae:	2b0b      	cmp	r3, #11
    91b0:	d803      	bhi.n	91ba <btle_channel_index+0x2a>
		idx = channel - 1;
    91b2:	79fb      	ldrb	r3, [r7, #7]
    91b4:	3b01      	subs	r3, #1
    91b6:	73fb      	strb	r3, [r7, #15]
    91b8:	e00e      	b.n	91d8 <btle_channel_index+0x48>
	else if (channel == 12)
    91ba:	79fb      	ldrb	r3, [r7, #7]
    91bc:	2b0c      	cmp	r3, #12
    91be:	d102      	bne.n	91c6 <btle_channel_index+0x36>
		idx = 38;
    91c0:	2326      	movs	r3, #38	; 0x26
    91c2:	73fb      	strb	r3, [r7, #15]
    91c4:	e008      	b.n	91d8 <btle_channel_index+0x48>
	else if (channel < 39)
    91c6:	79fb      	ldrb	r3, [r7, #7]
    91c8:	2b26      	cmp	r3, #38	; 0x26
    91ca:	d803      	bhi.n	91d4 <btle_channel_index+0x44>
		idx = channel - 2;
    91cc:	79fb      	ldrb	r3, [r7, #7]
    91ce:	3b02      	subs	r3, #2
    91d0:	73fb      	strb	r3, [r7, #15]
    91d2:	e001      	b.n	91d8 <btle_channel_index+0x48>
	else
		idx = 39;
    91d4:	2327      	movs	r3, #39	; 0x27
    91d6:	73fb      	strb	r3, [r7, #15]
	return idx;
    91d8:	7bfb      	ldrb	r3, [r7, #15]
}
    91da:	4618      	mov	r0, r3
    91dc:	3714      	adds	r7, #20
    91de:	46bd      	mov	sp, r7
    91e0:	f85d 7b04 	ldr.w	r7, [sp], #4
    91e4:	4770      	bx	lr
    91e6:	bf00      	nop

000091e8 <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
    91e8:	b480      	push	{r7}
    91ea:	b085      	sub	sp, #20
    91ec:	af00      	add	r7, sp, #0
    91ee:	4603      	mov	r3, r0
    91f0:	71fb      	strb	r3, [r7, #7]
	u16 phys;
	if (idx < 11)
    91f2:	79fb      	ldrb	r3, [r7, #7]
    91f4:	2b0a      	cmp	r3, #10
    91f6:	d806      	bhi.n	9206 <btle_channel_index_to_phys+0x1e>
		phys = 2404 + 2 * idx;
    91f8:	79fb      	ldrb	r3, [r7, #7]
    91fa:	f203 43b2 	addw	r3, r3, #1202	; 0x4b2
    91fe:	b29b      	uxth	r3, r3
    9200:	005b      	lsls	r3, r3, #1
    9202:	81fb      	strh	r3, [r7, #14]
    9204:	e01a      	b.n	923c <btle_channel_index_to_phys+0x54>
	else if (idx < 37)
    9206:	79fb      	ldrb	r3, [r7, #7]
    9208:	2b24      	cmp	r3, #36	; 0x24
    920a:	d806      	bhi.n	921a <btle_channel_index_to_phys+0x32>
		phys = 2428 + 2 * (idx - 11);
    920c:	79fb      	ldrb	r3, [r7, #7]
    920e:	f203 43b3 	addw	r3, r3, #1203	; 0x4b3
    9212:	b29b      	uxth	r3, r3
    9214:	005b      	lsls	r3, r3, #1
    9216:	81fb      	strh	r3, [r7, #14]
    9218:	e010      	b.n	923c <btle_channel_index_to_phys+0x54>
	else if (idx == 37)
    921a:	79fb      	ldrb	r3, [r7, #7]
    921c:	2b25      	cmp	r3, #37	; 0x25
    921e:	d103      	bne.n	9228 <btle_channel_index_to_phys+0x40>
		phys = 2402;
    9220:	f640 1362 	movw	r3, #2402	; 0x962
    9224:	81fb      	strh	r3, [r7, #14]
    9226:	e009      	b.n	923c <btle_channel_index_to_phys+0x54>
	else if (idx == 38)
    9228:	79fb      	ldrb	r3, [r7, #7]
    922a:	2b26      	cmp	r3, #38	; 0x26
    922c:	d103      	bne.n	9236 <btle_channel_index_to_phys+0x4e>
		phys = 2426;
    922e:	f640 137a 	movw	r3, #2426	; 0x97a
    9232:	81fb      	strh	r3, [r7, #14]
    9234:	e002      	b.n	923c <btle_channel_index_to_phys+0x54>
	else
		phys = 2480;
    9236:	f44f 631b 	mov.w	r3, #2480	; 0x9b0
    923a:	81fb      	strh	r3, [r7, #14]
	return phys;
    923c:	89fb      	ldrh	r3, [r7, #14]
}
    923e:	4618      	mov	r0, r3
    9240:	3714      	adds	r7, #20
    9242:	46bd      	mov	sp, r7
    9244:	f85d 7b04 	ldr.w	r7, [sp], #4
    9248:	4770      	bx	lr
    924a:	bf00      	nop

0000924c <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    924c:	b480      	push	{r7}
    924e:	b08b      	sub	sp, #44	; 0x2c
    9250:	af00      	add	r7, sp, #0
    9252:	60f8      	str	r0, [r7, #12]
    9254:	60b9      	str	r1, [r7, #8]
    9256:	607a      	str	r2, [r7, #4]
	u32 state = crc_init & 0xffffff;
    9258:	68fb      	ldr	r3, [r7, #12]
    925a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    925e:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
    9260:	4b1b      	ldr	r3, [pc, #108]	; (92d0 <btle_calc_crc+0x84>)
    9262:	617b      	str	r3, [r7, #20]
	int i, j;

	for (i = 0; i < len; ++i) {
    9264:	2300      	movs	r3, #0
    9266:	623b      	str	r3, [r7, #32]
    9268:	e027      	b.n	92ba <btle_calc_crc+0x6e>
		u8 cur = data[i];
    926a:	6a3b      	ldr	r3, [r7, #32]
    926c:	68ba      	ldr	r2, [r7, #8]
    926e:	4413      	add	r3, r2
    9270:	781b      	ldrb	r3, [r3, #0]
    9272:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    9274:	2300      	movs	r3, #0
    9276:	61fb      	str	r3, [r7, #28]
    9278:	e019      	b.n	92ae <btle_calc_crc+0x62>
			int next_bit = (state ^ cur) & 1;
    927a:	7efa      	ldrb	r2, [r7, #27]
    927c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    927e:	4053      	eors	r3, r2
    9280:	f003 0301 	and.w	r3, r3, #1
    9284:	613b      	str	r3, [r7, #16]
			cur >>= 1;
    9286:	7efb      	ldrb	r3, [r7, #27]
    9288:	085b      	lsrs	r3, r3, #1
    928a:	76fb      	strb	r3, [r7, #27]
			state >>= 1;
    928c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    928e:	085b      	lsrs	r3, r3, #1
    9290:	627b      	str	r3, [r7, #36]	; 0x24
			if (next_bit) {
    9292:	693b      	ldr	r3, [r7, #16]
    9294:	2b00      	cmp	r3, #0
    9296:	d007      	beq.n	92a8 <btle_calc_crc+0x5c>
				state |= 1 << 23;
    9298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    929a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    929e:	627b      	str	r3, [r7, #36]	; 0x24
				state ^= lfsr_mask;
    92a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    92a2:	697b      	ldr	r3, [r7, #20]
    92a4:	4053      	eors	r3, r2
    92a6:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    92a8:	69fb      	ldr	r3, [r7, #28]
    92aa:	3301      	adds	r3, #1
    92ac:	61fb      	str	r3, [r7, #28]
    92ae:	69fb      	ldr	r3, [r7, #28]
    92b0:	2b07      	cmp	r3, #7
    92b2:	dde2      	ble.n	927a <btle_calc_crc+0x2e>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    92b4:	6a3b      	ldr	r3, [r7, #32]
    92b6:	3301      	adds	r3, #1
    92b8:	623b      	str	r3, [r7, #32]
    92ba:	6a3a      	ldr	r2, [r7, #32]
    92bc:	687b      	ldr	r3, [r7, #4]
    92be:	429a      	cmp	r2, r3
    92c0:	dbd3      	blt.n	926a <btle_calc_crc+0x1e>
				state ^= lfsr_mask;
			}
		}
	}

	return state;
    92c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    92c4:	4618      	mov	r0, r3
    92c6:	372c      	adds	r7, #44	; 0x2c
    92c8:	46bd      	mov	sp, r7
    92ca:	f85d 7b04 	ldr.w	r7, [sp], #4
    92ce:	4770      	bx	lr
    92d0:	005a6000 	.word	0x005a6000

000092d4 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    92d4:	b480      	push	{r7}
    92d6:	b08d      	sub	sp, #52	; 0x34
    92d8:	af00      	add	r7, sp, #0
    92da:	60f8      	str	r0, [r7, #12]
    92dc:	60b9      	str	r1, [r7, #8]
    92de:	607a      	str	r2, [r7, #4]
	u32 state = crc;
    92e0:	68fb      	ldr	r3, [r7, #12]
    92e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
    92e4:	4b2b      	ldr	r3, [pc, #172]	; (9394 <btle_reverse_crc+0xc0>)
    92e6:	61fb      	str	r3, [r7, #28]
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    92e8:	687b      	ldr	r3, [r7, #4]
    92ea:	3b01      	subs	r3, #1
    92ec:	627b      	str	r3, [r7, #36]	; 0x24
    92ee:	e02d      	b.n	934c <btle_reverse_crc+0x78>
		u8 cur = data[i];
    92f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    92f2:	68ba      	ldr	r2, [r7, #8]
    92f4:	4413      	add	r3, r2
    92f6:	781b      	ldrb	r3, [r3, #0]
    92f8:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    92fa:	2300      	movs	r3, #0
    92fc:	623b      	str	r3, [r7, #32]
    92fe:	e01f      	b.n	9340 <btle_reverse_crc+0x6c>
			int top_bit = state >> 23;
    9300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9302:	0ddb      	lsrs	r3, r3, #23
    9304:	617b      	str	r3, [r7, #20]
			state = (state << 1) & 0xffffff;
    9306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9308:	005b      	lsls	r3, r3, #1
    930a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    930e:	62fb      	str	r3, [r7, #44]	; 0x2c
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    9310:	7efa      	ldrb	r2, [r7, #27]
    9312:	6a3b      	ldr	r3, [r7, #32]
    9314:	f1c3 0307 	rsb	r3, r3, #7
    9318:	fa42 f303 	asr.w	r3, r2, r3
    931c:	f003 0201 	and.w	r2, r3, #1
    9320:	697b      	ldr	r3, [r7, #20]
    9322:	4053      	eors	r3, r2
    9324:	461a      	mov	r2, r3
    9326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9328:	4313      	orrs	r3, r2
    932a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (top_bit)
    932c:	697b      	ldr	r3, [r7, #20]
    932e:	2b00      	cmp	r3, #0
    9330:	d003      	beq.n	933a <btle_reverse_crc+0x66>
				state ^= lfsr_mask;
    9332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    9334:	69fb      	ldr	r3, [r7, #28]
    9336:	4053      	eors	r3, r2
    9338:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    933a:	6a3b      	ldr	r3, [r7, #32]
    933c:	3301      	adds	r3, #1
    933e:	623b      	str	r3, [r7, #32]
    9340:	6a3b      	ldr	r3, [r7, #32]
    9342:	2b07      	cmp	r3, #7
    9344:	dddc      	ble.n	9300 <btle_reverse_crc+0x2c>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    9346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9348:	3b01      	subs	r3, #1
    934a:	627b      	str	r3, [r7, #36]	; 0x24
    934c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    934e:	2b00      	cmp	r3, #0
    9350:	dace      	bge.n	92f0 <btle_reverse_crc+0x1c>
			if (top_bit)
				state ^= lfsr_mask;
		}
	}

	ret = 0;
    9352:	2300      	movs	r3, #0
    9354:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i < 24; ++i)
    9356:	2300      	movs	r3, #0
    9358:	627b      	str	r3, [r7, #36]	; 0x24
    935a:	e010      	b.n	937e <btle_reverse_crc+0xaa>
		ret |= ((state >> i) & 1) << (23 - i);
    935c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9360:	fa22 f303 	lsr.w	r3, r2, r3
    9364:	f003 0201 	and.w	r2, r3, #1
    9368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    936a:	f1c3 0317 	rsb	r3, r3, #23
    936e:	fa02 f303 	lsl.w	r3, r2, r3
    9372:	6aba      	ldr	r2, [r7, #40]	; 0x28
    9374:	4313      	orrs	r3, r2
    9376:	62bb      	str	r3, [r7, #40]	; 0x28
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    9378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    937a:	3301      	adds	r3, #1
    937c:	627b      	str	r3, [r7, #36]	; 0x24
    937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9380:	2b17      	cmp	r3, #23
    9382:	ddeb      	ble.n	935c <btle_reverse_crc+0x88>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
    9384:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
    9386:	4618      	mov	r0, r3
    9388:	3734      	adds	r7, #52	; 0x34
    938a:	46bd      	mov	sp, r7
    938c:	f85d 7b04 	ldr.w	r7, [sp], #4
    9390:	4770      	bx	lr
    9392:	bf00      	nop
    9394:	00b4c000 	.word	0x00b4c000

00009398 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    9398:	b480      	push	{r7}
    939a:	b089      	sub	sp, #36	; 0x24
    939c:	af00      	add	r7, sp, #0
    939e:	60f8      	str	r0, [r7, #12]
    93a0:	60b9      	str	r1, [r7, #8]
    93a2:	607a      	str	r2, [r7, #4]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    93a4:	68fb      	ldr	r3, [r7, #12]
    93a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    93aa:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < len; ++i) {
    93ac:	2300      	movs	r3, #0
    93ae:	61bb      	str	r3, [r7, #24]
    93b0:	e012      	b.n	93d8 <btle_crcgen_lut+0x40>
		key = data[i] ^ (state & 0xff);
    93b2:	69bb      	ldr	r3, [r7, #24]
    93b4:	68ba      	ldr	r2, [r7, #8]
    93b6:	4413      	add	r3, r2
    93b8:	781a      	ldrb	r2, [r3, #0]
    93ba:	69fb      	ldr	r3, [r7, #28]
    93bc:	b2db      	uxtb	r3, r3
    93be:	4053      	eors	r3, r2
    93c0:	75fb      	strb	r3, [r7, #23]
		state = (state >> 8) ^ btle_crc_lut[key];
    93c2:	69fb      	ldr	r3, [r7, #28]
    93c4:	0a1a      	lsrs	r2, r3, #8
    93c6:	7dfb      	ldrb	r3, [r7, #23]
    93c8:	4909      	ldr	r1, [pc, #36]	; (93f0 <btle_crcgen_lut+0x58>)
    93ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    93ce:	4053      	eors	r3, r2
    93d0:	61fb      	str	r3, [r7, #28]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    93d2:	69bb      	ldr	r3, [r7, #24]
    93d4:	3301      	adds	r3, #1
    93d6:	61bb      	str	r3, [r7, #24]
    93d8:	69ba      	ldr	r2, [r7, #24]
    93da:	687b      	ldr	r3, [r7, #4]
    93dc:	429a      	cmp	r2, r3
    93de:	dbe8      	blt.n	93b2 <btle_crcgen_lut+0x1a>
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
	}
	return state;
    93e0:	69fb      	ldr	r3, [r7, #28]
}
    93e2:	4618      	mov	r0, r3
    93e4:	3724      	adds	r7, #36	; 0x24
    93e6:	46bd      	mov	sp, r7
    93e8:	f85d 7b04 	ldr.w	r7, [sp], #4
    93ec:	4770      	bx	lr
    93ee:	bf00      	nop
    93f0:	100004a8 	.word	0x100004a8

000093f4 <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    93f4:	b590      	push	{r4, r7, lr}
    93f6:	b087      	sub	sp, #28
    93f8:	af00      	add	r7, sp, #0
    93fa:	60f8      	str	r0, [r7, #12]
    93fc:	60b9      	str	r1, [r7, #8]
    93fe:	607a      	str	r2, [r7, #4]
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    9400:	68fb      	ldr	r3, [r7, #12]
    9402:	885b      	ldrh	r3, [r3, #2]
    9404:	823b      	strh	r3, [r7, #16]
    9406:	68fb      	ldr	r3, [r7, #12]
    9408:	889b      	ldrh	r3, [r3, #4]
    940a:	827b      	strh	r3, [r7, #18]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    940c:	4b0b      	ldr	r3, [pc, #44]	; (943c <usb_vendor_request_handler+0x48>)
    940e:	681c      	ldr	r4, [r3, #0]
    9410:	68fb      	ldr	r3, [r7, #12]
    9412:	7859      	ldrb	r1, [r3, #1]
    9414:	687b      	ldr	r3, [r7, #4]
    9416:	681b      	ldr	r3, [r3, #0]
    9418:	f107 0210 	add.w	r2, r7, #16
    941c:	4608      	mov	r0, r1
    941e:	4611      	mov	r1, r2
    9420:	461a      	mov	r2, r3
    9422:	68bb      	ldr	r3, [r7, #8]
    9424:	47a0      	blx	r4
    9426:	6178      	str	r0, [r7, #20]
	return (BOOL) (rv==1);
    9428:	697b      	ldr	r3, [r7, #20]
    942a:	2b01      	cmp	r3, #1
    942c:	bf0c      	ite	eq
    942e:	2301      	moveq	r3, #1
    9430:	2300      	movne	r3, #0
    9432:	b2db      	uxtb	r3, r3
}
    9434:	4618      	mov	r0, r3
    9436:	371c      	adds	r7, #28
    9438:	46bd      	mov	sp, r7
    943a:	bd90      	pop	{r4, r7, pc}
    943c:	1000328c 	.word	0x1000328c

00009440 <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    9440:	b580      	push	{r7, lr}
    9442:	b082      	sub	sp, #8
    9444:	af00      	add	r7, sp, #0
    9446:	6078      	str	r0, [r7, #4]
	// initialise stack
	USBInit();
    9448:	f001 fdcc 	bl	afe4 <USBInit>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    944c:	480b      	ldr	r0, [pc, #44]	; (947c <ubertooth_usb_init+0x3c>)
    944e:	f002 fa2b 	bl	b8a8 <USBRegisterDescriptors>

	// Request handler 
	v_req_handler = vendor_req_handler;
    9452:	4a0b      	ldr	r2, [pc, #44]	; (9480 <ubertooth_usb_init+0x40>)
    9454:	687b      	ldr	r3, [r7, #4]
    9456:	6013      	str	r3, [r2, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    9458:	2002      	movs	r0, #2
    945a:	490a      	ldr	r1, [pc, #40]	; (9484 <ubertooth_usb_init+0x44>)
    945c:	4a0a      	ldr	r2, [pc, #40]	; (9488 <ubertooth_usb_init+0x48>)
    945e:	f001 fd9d 	bl	af9c <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    9462:	20ff      	movs	r0, #255	; 0xff
    9464:	4909      	ldr	r1, [pc, #36]	; (948c <ubertooth_usb_init+0x4c>)
    9466:	f002 f9c9 	bl	b7fc <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    946a:	2001      	movs	r0, #1
    946c:	f001 fefc 	bl	b268 <USBHwConnect>

	return 0;
    9470:	2300      	movs	r3, #0
}
    9472:	4618      	mov	r0, r3
    9474:	3708      	adds	r7, #8
    9476:	46bd      	mov	sp, r7
    9478:	bd80      	pop	{r7, pc}
    947a:	bf00      	nop
    947c:	0000cfa0 	.word	0x0000cfa0
    9480:	1000328c 	.word	0x1000328c
    9484:	000093f5 	.word	0x000093f5
    9488:	10003188 	.word	0x10003188
    948c:	0000d064 	.word	0x0000d064

00009490 <queue_init>:

volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init()
{
    9490:	b480      	push	{r7}
    9492:	af00      	add	r7, sp, #0
	head = 0;
    9494:	4b04      	ldr	r3, [pc, #16]	; (94a8 <queue_init+0x18>)
    9496:	2200      	movs	r2, #0
    9498:	601a      	str	r2, [r3, #0]
	tail = 0;
    949a:	4b04      	ldr	r3, [pc, #16]	; (94ac <queue_init+0x1c>)
    949c:	2200      	movs	r2, #0
    949e:	601a      	str	r2, [r3, #0]
}
    94a0:	46bd      	mov	sp, r7
    94a2:	f85d 7b04 	ldr.w	r7, [sp], #4
    94a6:	4770      	bx	lr
    94a8:	10000a5c 	.word	0x10000a5c
    94ac:	10000a60 	.word	0x10000a60

000094b0 <usb_enqueue>:

usb_pkt_rx *usb_enqueue()
{
    94b0:	b480      	push	{r7}
    94b2:	b083      	sub	sp, #12
    94b4:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    94b6:	4b13      	ldr	r3, [pc, #76]	; (9504 <usb_enqueue+0x54>)
    94b8:	681b      	ldr	r3, [r3, #0]
    94ba:	b2db      	uxtb	r3, r3
    94bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    94c0:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    94c2:	4b11      	ldr	r3, [pc, #68]	; (9508 <usb_enqueue+0x58>)
    94c4:	681b      	ldr	r3, [r3, #0]
    94c6:	b2db      	uxtb	r3, r3
    94c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    94cc:	71bb      	strb	r3, [r7, #6]
	u8 n = (t + 1) & 0x7F;
    94ce:	79bb      	ldrb	r3, [r7, #6]
    94d0:	3301      	adds	r3, #1
    94d2:	b2db      	uxtb	r3, r3
    94d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    94d8:	717b      	strb	r3, [r7, #5]

	/* fail if queue is full */
	if (h == n) {
    94da:	79fa      	ldrb	r2, [r7, #7]
    94dc:	797b      	ldrb	r3, [r7, #5]
    94de:	429a      	cmp	r2, r3
    94e0:	d101      	bne.n	94e6 <usb_enqueue+0x36>
		return NULL;
    94e2:	2300      	movs	r3, #0
    94e4:	e008      	b.n	94f8 <usb_enqueue+0x48>
	}

	++tail;
    94e6:	4b08      	ldr	r3, [pc, #32]	; (9508 <usb_enqueue+0x58>)
    94e8:	681b      	ldr	r3, [r3, #0]
    94ea:	3301      	adds	r3, #1
    94ec:	4a06      	ldr	r2, [pc, #24]	; (9508 <usb_enqueue+0x58>)
    94ee:	6013      	str	r3, [r2, #0]
	return &fifo[t];
    94f0:	79bb      	ldrb	r3, [r7, #6]
    94f2:	019b      	lsls	r3, r3, #6
    94f4:	4a05      	ldr	r2, [pc, #20]	; (950c <usb_enqueue+0x5c>)
    94f6:	4413      	add	r3, r2
	
}
    94f8:	4618      	mov	r0, r3
    94fa:	370c      	adds	r7, #12
    94fc:	46bd      	mov	sp, r7
    94fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    9502:	4770      	bx	lr
    9504:	10000a5c 	.word	0x10000a5c
    9508:	10000a60 	.word	0x10000a60
    950c:	10001188 	.word	0x10001188

00009510 <dequeue>:

usb_pkt_rx *dequeue()
{
    9510:	b480      	push	{r7}
    9512:	b083      	sub	sp, #12
    9514:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    9516:	4b10      	ldr	r3, [pc, #64]	; (9558 <dequeue+0x48>)
    9518:	681b      	ldr	r3, [r3, #0]
    951a:	b2db      	uxtb	r3, r3
    951c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9520:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    9522:	4b0e      	ldr	r3, [pc, #56]	; (955c <dequeue+0x4c>)
    9524:	681b      	ldr	r3, [r3, #0]
    9526:	b2db      	uxtb	r3, r3
    9528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    952c:	71bb      	strb	r3, [r7, #6]

	/* fail if queue is empty */
	if (h == t) {
    952e:	79fa      	ldrb	r2, [r7, #7]
    9530:	79bb      	ldrb	r3, [r7, #6]
    9532:	429a      	cmp	r2, r3
    9534:	d101      	bne.n	953a <dequeue+0x2a>
		return NULL;
    9536:	2300      	movs	r3, #0
    9538:	e008      	b.n	954c <dequeue+0x3c>
	}

	++head;
    953a:	4b07      	ldr	r3, [pc, #28]	; (9558 <dequeue+0x48>)
    953c:	681b      	ldr	r3, [r3, #0]
    953e:	3301      	adds	r3, #1
    9540:	4a05      	ldr	r2, [pc, #20]	; (9558 <dequeue+0x48>)
    9542:	6013      	str	r3, [r2, #0]
	return &fifo[h];
    9544:	79fb      	ldrb	r3, [r7, #7]
    9546:	019b      	lsls	r3, r3, #6
    9548:	4a05      	ldr	r2, [pc, #20]	; (9560 <dequeue+0x50>)
    954a:	4413      	add	r3, r2
}
    954c:	4618      	mov	r0, r3
    954e:	370c      	adds	r7, #12
    9550:	46bd      	mov	sp, r7
    9552:	f85d 7b04 	ldr.w	r7, [sp], #4
    9556:	4770      	bx	lr
    9558:	10000a5c 	.word	0x10000a5c
    955c:	10000a60 	.word	0x10000a60
    9560:	10001188 	.word	0x10001188

00009564 <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    9564:	b580      	push	{r7, lr}
    9566:	b084      	sub	sp, #16
    9568:	af00      	add	r7, sp, #0
    956a:	6078      	str	r0, [r7, #4]
	usb_pkt_rx *pkt = dequeue(&pkt);
    956c:	f107 030c 	add.w	r3, r7, #12
    9570:	4618      	mov	r0, r3
    9572:	f7ff ffcd 	bl	9510 <dequeue>
    9576:	4603      	mov	r3, r0
    9578:	60fb      	str	r3, [r7, #12]
	if (pkt != NULL) {
    957a:	68fb      	ldr	r3, [r7, #12]
    957c:	2b00      	cmp	r3, #0
    957e:	d00a      	beq.n	9596 <dequeue_send+0x32>
		last_usb_pkt = clkn;
    9580:	4a11      	ldr	r2, [pc, #68]	; (95c8 <dequeue_send+0x64>)
    9582:	687b      	ldr	r3, [r7, #4]
    9584:	6013      	str	r3, [r2, #0]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    9586:	68fb      	ldr	r3, [r7, #12]
    9588:	2082      	movs	r0, #130	; 0x82
    958a:	4619      	mov	r1, r3
    958c:	2240      	movs	r2, #64	; 0x40
    958e:	f001 fec7 	bl	b320 <USBHwEPWrite>
		return 1;
    9592:	2301      	movs	r3, #1
    9594:	e013      	b.n	95be <dequeue_send+0x5a>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    9596:	4b0c      	ldr	r3, [pc, #48]	; (95c8 <dequeue_send+0x64>)
    9598:	681b      	ldr	r3, [r3, #0]
    959a:	687a      	ldr	r2, [r7, #4]
    959c:	1ad3      	subs	r3, r2, r3
    959e:	4a0b      	ldr	r2, [pc, #44]	; (95cc <dequeue_send+0x68>)
    95a0:	4293      	cmp	r3, r2
    95a2:	d90b      	bls.n	95bc <dequeue_send+0x58>
			u8 pkt_type = KEEP_ALIVE;
    95a4:	2303      	movs	r3, #3
    95a6:	72fb      	strb	r3, [r7, #11]
			last_usb_pkt = clkn;
    95a8:	4a07      	ldr	r2, [pc, #28]	; (95c8 <dequeue_send+0x64>)
    95aa:	687b      	ldr	r3, [r7, #4]
    95ac:	6013      	str	r3, [r2, #0]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    95ae:	f107 030b 	add.w	r3, r7, #11
    95b2:	2082      	movs	r0, #130	; 0x82
    95b4:	4619      	mov	r1, r3
    95b6:	2201      	movs	r2, #1
    95b8:	f001 feb2 	bl	b320 <USBHwEPWrite>
		}
		return 0;
    95bc:	2300      	movs	r3, #0
	}
}
    95be:	4618      	mov	r0, r3
    95c0:	3710      	adds	r7, #16
    95c2:	46bd      	mov	sp, r7
    95c4:	bd80      	pop	{r7, pc}
    95c6:	bf00      	nop
    95c8:	10000a64 	.word	0x10000a64
    95cc:	00061a80 	.word	0x00061a80

000095d0 <handle_usb>:

void handle_usb(u32 clkn)
{
    95d0:	b580      	push	{r7, lr}
    95d2:	b084      	sub	sp, #16
    95d4:	af00      	add	r7, sp, #0
    95d6:	6078      	str	r0, [r7, #4]
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    95d8:	2082      	movs	r0, #130	; 0x82
    95da:	f001 fe65 	bl	b2a8 <USBHwEPGetStatus>
    95de:	4603      	mov	r3, r0
    95e0:	73fb      	strb	r3, [r7, #15]
	if (!(epstat & EPSTAT_B1FULL)) {
    95e2:	7bfb      	ldrb	r3, [r7, #15]
    95e4:	f003 0320 	and.w	r3, r3, #32
    95e8:	2b00      	cmp	r3, #0
    95ea:	d102      	bne.n	95f2 <handle_usb+0x22>
		dequeue_send(clkn);
    95ec:	6878      	ldr	r0, [r7, #4]
    95ee:	f7ff ffb9 	bl	9564 <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    95f2:	7bfb      	ldrb	r3, [r7, #15]
    95f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    95f8:	2b00      	cmp	r3, #0
    95fa:	d102      	bne.n	9602 <handle_usb+0x32>
		dequeue_send(clkn);
    95fc:	6878      	ldr	r0, [r7, #4]
    95fe:	f7ff ffb1 	bl	9564 <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
    9602:	f001 ff53 	bl	b4ac <USBHwISR>
}
    9606:	3710      	adds	r7, #16
    9608:	46bd      	mov	sp, r7
    960a:	bd80      	pop	{r7, pc}

0000960c <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    960c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9610:	b095      	sub	sp, #84	; 0x54
    9612:	af00      	add	r7, sp, #0
    9614:	6078      	str	r0, [r7, #4]
    9616:	4669      	mov	r1, sp
    9618:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u32 command[5];
	u32 result[5];
	int i;
	int j;
	u8 len = 22;
    961a:	2116      	movs	r1, #22
    961c:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	u8 pa = 0;
    9620:	2100      	movs	r1, #0
    9622:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	u8 txbuf[len];
    9626:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    962a:	4631      	mov	r1, r6
    962c:	3901      	subs	r1, #1
    962e:	6439      	str	r1, [r7, #64]	; 0x40
    9630:	b2f0      	uxtb	r0, r6
    9632:	f04f 0100 	mov.w	r1, #0
    9636:	ea4f 0bc1 	mov.w	fp, r1, lsl #3
    963a:	ea4b 7b50 	orr.w	fp, fp, r0, lsr #29
    963e:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
    9642:	b2f0      	uxtb	r0, r6
    9644:	f04f 0100 	mov.w	r1, #0
    9648:	ea4f 09c1 	mov.w	r9, r1, lsl #3
    964c:	ea49 7950 	orr.w	r9, r9, r0, lsr #29
    9650:	ea4f 08c0 	mov.w	r8, r0, lsl #3
    9654:	4631      	mov	r1, r6
    9656:	3107      	adds	r1, #7
    9658:	08c9      	lsrs	r1, r1, #3
    965a:	00c9      	lsls	r1, r1, #3
    965c:	ebad 0d01 	sub.w	sp, sp, r1
    9660:	4669      	mov	r1, sp
    9662:	3100      	adds	r1, #0
    9664:	63f9      	str	r1, [r7, #60]	; 0x3c
	u8 rxbuf[len];
    9666:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    966a:	4631      	mov	r1, r6
    966c:	3901      	subs	r1, #1
    966e:	63b9      	str	r1, [r7, #56]	; 0x38
    9670:	b2f0      	uxtb	r0, r6
    9672:	f04f 0100 	mov.w	r1, #0
    9676:	00cd      	lsls	r5, r1, #3
    9678:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    967c:	00c4      	lsls	r4, r0, #3
    967e:	b2f0      	uxtb	r0, r6
    9680:	f04f 0100 	mov.w	r1, #0
    9684:	00cb      	lsls	r3, r1, #3
    9686:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    968a:	00c2      	lsls	r2, r0, #3
    968c:	4633      	mov	r3, r6
    968e:	3307      	adds	r3, #7
    9690:	08db      	lsrs	r3, r3, #3
    9692:	00db      	lsls	r3, r3, #3
    9694:	ebad 0d03 	sub.w	sp, sp, r3
    9698:	466b      	mov	r3, sp
    969a:	3300      	adds	r3, #0
    969c:	637b      	str	r3, [r7, #52]	; 0x34

	txbuf[0] = len - 1; // length of data (rest of payload)
    969e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    96a2:	3b01      	subs	r3, #1
    96a4:	b2da      	uxtb	r2, r3
    96a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96a8:	701a      	strb	r2, [r3, #0]
	txbuf[1] = 0; // request
    96aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96ac:	2200      	movs	r2, #0
    96ae:	705a      	strb	r2, [r3, #1]

	// read device serial number
	command[0] = 58;
    96b0:	233a      	movs	r3, #58	; 0x3a
    96b2:	623b      	str	r3, [r7, #32]
	iap_entry(command, result);
    96b4:	4bb3      	ldr	r3, [pc, #716]	; (9984 <cc2400_rangetest+0x378>)
    96b6:	681b      	ldr	r3, [r3, #0]
    96b8:	f107 0120 	add.w	r1, r7, #32
    96bc:	f107 020c 	add.w	r2, r7, #12
    96c0:	4608      	mov	r0, r1
    96c2:	4611      	mov	r1, r2
    96c4:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    96c6:	68fb      	ldr	r3, [r7, #12]
    96c8:	b2db      	uxtb	r3, r3
    96ca:	2b00      	cmp	r3, #0
    96cc:	d001      	beq.n	96d2 <cc2400_rangetest+0xc6>
    96ce:	2300      	movs	r3, #0
		return;
    96d0:	e1ac      	b.n	9a2c <cc2400_rangetest+0x420>
	txbuf[2] = (result[1] >> 24) & 0xFF;
    96d2:	693b      	ldr	r3, [r7, #16]
    96d4:	0e1b      	lsrs	r3, r3, #24
    96d6:	b2da      	uxtb	r2, r3
    96d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96da:	709a      	strb	r2, [r3, #2]
	txbuf[3] = (result[1] >> 16) & 0xFF;
    96dc:	693b      	ldr	r3, [r7, #16]
    96de:	0c1b      	lsrs	r3, r3, #16
    96e0:	b2da      	uxtb	r2, r3
    96e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96e4:	70da      	strb	r2, [r3, #3]
	txbuf[4] = (result[1] >> 8) & 0xFF;
    96e6:	693b      	ldr	r3, [r7, #16]
    96e8:	0a1b      	lsrs	r3, r3, #8
    96ea:	b2da      	uxtb	r2, r3
    96ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96ee:	711a      	strb	r2, [r3, #4]
	txbuf[5] = result[1] & 0xFF;
    96f0:	693b      	ldr	r3, [r7, #16]
    96f2:	b2da      	uxtb	r2, r3
    96f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    96f6:	715a      	strb	r2, [r3, #5]
	txbuf[6] = (result[2] >> 24) & 0xFF;
    96f8:	697b      	ldr	r3, [r7, #20]
    96fa:	0e1b      	lsrs	r3, r3, #24
    96fc:	b2da      	uxtb	r2, r3
    96fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9700:	719a      	strb	r2, [r3, #6]
	txbuf[7] = (result[2] >> 16) & 0xFF;
    9702:	697b      	ldr	r3, [r7, #20]
    9704:	0c1b      	lsrs	r3, r3, #16
    9706:	b2da      	uxtb	r2, r3
    9708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    970a:	71da      	strb	r2, [r3, #7]
	txbuf[8] = (result[2] >> 8) & 0xFF;
    970c:	697b      	ldr	r3, [r7, #20]
    970e:	0a1b      	lsrs	r3, r3, #8
    9710:	b2da      	uxtb	r2, r3
    9712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9714:	721a      	strb	r2, [r3, #8]
	txbuf[9] = result[2] & 0xFF;
    9716:	697b      	ldr	r3, [r7, #20]
    9718:	b2da      	uxtb	r2, r3
    971a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    971c:	725a      	strb	r2, [r3, #9]
	txbuf[10] = (result[3] >> 24) & 0xFF;
    971e:	69bb      	ldr	r3, [r7, #24]
    9720:	0e1b      	lsrs	r3, r3, #24
    9722:	b2da      	uxtb	r2, r3
    9724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9726:	729a      	strb	r2, [r3, #10]
	txbuf[11] = (result[3] >> 16) & 0xFF;
    9728:	69bb      	ldr	r3, [r7, #24]
    972a:	0c1b      	lsrs	r3, r3, #16
    972c:	b2da      	uxtb	r2, r3
    972e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9730:	72da      	strb	r2, [r3, #11]
	txbuf[12] = (result[3] >> 8) & 0xFF;
    9732:	69bb      	ldr	r3, [r7, #24]
    9734:	0a1b      	lsrs	r3, r3, #8
    9736:	b2da      	uxtb	r2, r3
    9738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    973a:	731a      	strb	r2, [r3, #12]
	txbuf[13] = result[3] & 0xFF;
    973c:	69bb      	ldr	r3, [r7, #24]
    973e:	b2da      	uxtb	r2, r3
    9740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9742:	735a      	strb	r2, [r3, #13]
	txbuf[14] = (result[4] >> 24) & 0xFF;
    9744:	69fb      	ldr	r3, [r7, #28]
    9746:	0e1b      	lsrs	r3, r3, #24
    9748:	b2da      	uxtb	r2, r3
    974a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    974c:	739a      	strb	r2, [r3, #14]
	txbuf[15] = (result[4] >> 16) & 0xFF;
    974e:	69fb      	ldr	r3, [r7, #28]
    9750:	0c1b      	lsrs	r3, r3, #16
    9752:	b2da      	uxtb	r2, r3
    9754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9756:	73da      	strb	r2, [r3, #15]
	txbuf[16] = (result[4] >> 8) & 0xFF;
    9758:	69fb      	ldr	r3, [r7, #28]
    975a:	0a1b      	lsrs	r3, r3, #8
    975c:	b2da      	uxtb	r2, r3
    975e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9760:	741a      	strb	r2, [r3, #16]
	txbuf[17] = result[4] & 0xFF;
    9762:	69fb      	ldr	r3, [r7, #28]
    9764:	b2da      	uxtb	r2, r3
    9766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9768:	745a      	strb	r2, [r3, #17]

	txbuf[18] = pa; // request pa
    976a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    976c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    9770:	749a      	strb	r2, [r3, #18]
	txbuf[19] = 0; // request number
    9772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9774:	2200      	movs	r2, #0
    9776:	74da      	strb	r2, [r3, #19]
	txbuf[20] = 0xff; // reply pa
    9778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    977a:	22ff      	movs	r2, #255	; 0xff
    977c:	751a      	strb	r2, [r3, #20]
	txbuf[21] = 0xff; // reply number
    977e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9780:	22ff      	movs	r2, #255	; 0xff
    9782:	755a      	strb	r2, [r3, #21]

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    9784:	2012      	movs	r0, #18
    9786:	f642 3122 	movw	r1, #11042	; 0x2b22
    978a:	f001 f8f9 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    978e:	2014      	movs	r0, #20
    9790:	f241 314b 	movw	r1, #4939	; 0x134b
    9794:	f001 f8f4 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    9798:	2020      	movs	r0, #32
    979a:	f640 51f1 	movw	r1, #3569	; 0xdf1
    979e:	f001 f8ef 	bl	a980 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    97a2:	687b      	ldr	r3, [r7, #4]
    97a4:	881b      	ldrh	r3, [r3, #0]
    97a6:	b29b      	uxth	r3, r3
    97a8:	2002      	movs	r0, #2
    97aa:	4619      	mov	r1, r3
    97ac:	f001 f8e8 	bl	a980 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    97b0:	202d      	movs	r0, #45	; 0x2d
    97b2:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    97b6:	f001 f8e3 	bl	a980 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    97ba:	202c      	movs	r0, #44	; 0x2c
    97bc:	f241 5184 	movw	r1, #5508	; 0x1584
    97c0:	f001 f8de 	bl	a980 <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    97c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    97c8:	f043 0308 	orr.w	r3, r3, #8
    97cc:	b2db      	uxtb	r3, r3
    97ce:	b29b      	uxth	r3, r3
    97d0:	2005      	movs	r0, #5
    97d2:	4619      	mov	r1, r3
    97d4:	f001 f8d4 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    97d8:	2003      	movs	r0, #3
    97da:	2129      	movs	r1, #41	; 0x29
    97dc:	f001 f8d0 	bl	a980 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    97e0:	bf00      	nop
    97e2:	f001 f985 	bl	aaf0 <cc2400_status>
    97e6:	4603      	mov	r3, r0
    97e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    97ec:	2b00      	cmp	r3, #0
    97ee:	d0f8      	beq.n	97e2 <cc2400_rangetest+0x1d6>
	cc2400_strobe(SFSON);
    97f0:	2061      	movs	r0, #97	; 0x61
    97f2:	f001 f987 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    97f6:	bf00      	nop
    97f8:	f001 f97a 	bl	aaf0 <cc2400_status>
    97fc:	4603      	mov	r3, r0
    97fe:	f003 0304 	and.w	r3, r3, #4
    9802:	2b00      	cmp	r3, #0
    9804:	d0f8      	beq.n	97f8 <cc2400_rangetest+0x1ec>
	TXLED_SET;
    9806:	4b60      	ldr	r3, [pc, #384]	; (9988 <cc2400_rangetest+0x37c>)
    9808:	f44f 7280 	mov.w	r2, #256	; 0x100
    980c:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    980e:	4b5f      	ldr	r3, [pc, #380]	; (998c <cc2400_rangetest+0x380>)
    9810:	2280      	movs	r2, #128	; 0x80
    9812:	601a      	str	r2, [r3, #0]
#endif
	for (pa = 0; pa < 8; pa++) {
    9814:	2300      	movs	r3, #0
    9816:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    981a:	e03e      	b.n	989a <cc2400_rangetest+0x28e>
		cc2400_set(FREND, 8 | pa);
    981c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    9820:	f043 0308 	orr.w	r3, r3, #8
    9824:	b2db      	uxtb	r3, r3
    9826:	b29b      	uxth	r3, r3
    9828:	2005      	movs	r0, #5
    982a:	4619      	mov	r1, r3
    982c:	f001 f8a8 	bl	a980 <cc2400_set>
		txbuf[18] = pa;
    9830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9832:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    9836:	749a      	strb	r2, [r3, #18]
		for (i = 0; i < 16; i++) {
    9838:	2300      	movs	r3, #0
    983a:	64fb      	str	r3, [r7, #76]	; 0x4c
    983c:	e025      	b.n	988a <cc2400_rangetest+0x27e>
			txbuf[19] = i;
    983e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9840:	b2da      	uxtb	r2, r3
    9842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9844:	74da      	strb	r2, [r3, #19]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9846:	bf00      	nop
    9848:	200e      	movs	r0, #14
    984a:	f001 f883 	bl	a954 <cc2400_get>
    984e:	4603      	mov	r3, r0
    9850:	f003 031f 	and.w	r3, r3, #31
    9854:	2b0f      	cmp	r3, #15
    9856:	d1f7      	bne.n	9848 <cc2400_rangetest+0x23c>
			// transmit a packet
			for (j = 0; j < len; j++)
    9858:	2300      	movs	r3, #0
    985a:	64bb      	str	r3, [r7, #72]	; 0x48
    985c:	e00a      	b.n	9874 <cc2400_rangetest+0x268>
				cc2400_set8(FIFOREG, txbuf[j]);
    985e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    9860:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9862:	4413      	add	r3, r2
    9864:	781b      	ldrb	r3, [r3, #0]
    9866:	2070      	movs	r0, #112	; 0x70
    9868:	4619      	mov	r1, r3
    986a:	f001 f8b7 	bl	a9dc <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    986e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9870:	3301      	adds	r3, #1
    9872:	64bb      	str	r3, [r7, #72]	; 0x48
    9874:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    9878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    987a:	429a      	cmp	r2, r3
    987c:	dcef      	bgt.n	985e <cc2400_rangetest+0x252>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    987e:	2063      	movs	r0, #99	; 0x63
    9880:	f001 f940 	bl	ab04 <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    9884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9886:	3301      	adds	r3, #1
    9888:	64fb      	str	r3, [r7, #76]	; 0x4c
    988a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    988c:	2b0f      	cmp	r3, #15
    988e:	ddd6      	ble.n	983e <cc2400_rangetest+0x232>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    9890:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    9894:	3301      	adds	r3, #1
    9896:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    989a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    989e:	2b07      	cmp	r3, #7
    98a0:	d9bc      	bls.n	981c <cc2400_rangetest+0x210>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    98a2:	bf00      	nop
    98a4:	200e      	movs	r0, #14
    98a6:	f001 f855 	bl	a954 <cc2400_get>
    98aa:	4603      	mov	r3, r0
    98ac:	f003 031f 	and.w	r3, r3, #31
    98b0:	2b0f      	cmp	r3, #15
    98b2:	d1f7      	bne.n	98a4 <cc2400_rangetest+0x298>
	TXLED_CLR;
    98b4:	4b36      	ldr	r3, [pc, #216]	; (9990 <cc2400_rangetest+0x384>)
    98b6:	f44f 7280 	mov.w	r2, #256	; 0x100
    98ba:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    98bc:	2064      	movs	r0, #100	; 0x64
    98be:	f001 f921 	bl	ab04 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    98c2:	bf00      	nop
    98c4:	f001 f914 	bl	aaf0 <cc2400_status>
    98c8:	4603      	mov	r3, r0
    98ca:	f003 0304 	and.w	r3, r3, #4
    98ce:	2b00      	cmp	r3, #0
    98d0:	d1f8      	bne.n	98c4 <cc2400_rangetest+0x2b8>
	cc2400_set(FSDIV, *chan_ptr - 1);
    98d2:	687b      	ldr	r3, [r7, #4]
    98d4:	881b      	ldrh	r3, [r3, #0]
    98d6:	b29b      	uxth	r3, r3
    98d8:	3b01      	subs	r3, #1
    98da:	b29b      	uxth	r3, r3
    98dc:	2002      	movs	r0, #2
    98de:	4619      	mov	r1, r3
    98e0:	f001 f84e 	bl	a980 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    98e4:	bf00      	nop
    98e6:	f001 f903 	bl	aaf0 <cc2400_status>
    98ea:	4603      	mov	r3, r0
    98ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    98f0:	2b00      	cmp	r3, #0
    98f2:	d0f8      	beq.n	98e6 <cc2400_rangetest+0x2da>
	cc2400_strobe(SFSON);
    98f4:	2061      	movs	r0, #97	; 0x61
    98f6:	f001 f905 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    98fa:	bf00      	nop
    98fc:	f001 f8f8 	bl	aaf0 <cc2400_status>
    9900:	4603      	mov	r3, r0
    9902:	f003 0304 	and.w	r3, r3, #4
    9906:	2b00      	cmp	r3, #0
    9908:	d0f8      	beq.n	98fc <cc2400_rangetest+0x2f0>
	RXLED_SET;
    990a:	4b1f      	ldr	r3, [pc, #124]	; (9988 <cc2400_rangetest+0x37c>)
    990c:	2210      	movs	r2, #16
    990e:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9910:	bf00      	nop
    9912:	200e      	movs	r0, #14
    9914:	f001 f81e 	bl	a954 <cc2400_get>
    9918:	4603      	mov	r3, r0
    991a:	f003 031f 	and.w	r3, r3, #31
    991e:	2b0f      	cmp	r3, #15
    9920:	d1f7      	bne.n	9912 <cc2400_rangetest+0x306>
		cc2400_strobe(SRX);
    9922:	2062      	movs	r0, #98	; 0x62
    9924:	f001 f8ee 	bl	ab04 <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    9928:	bf00      	nop
    992a:	f001 f8e1 	bl	aaf0 <cc2400_status>
    992e:	4603      	mov	r3, r0
    9930:	f003 0310 	and.w	r3, r3, #16
    9934:	2b00      	cmp	r3, #0
    9936:	d0f8      	beq.n	992a <cc2400_rangetest+0x31e>
		USRLED_SET;
    9938:	4b13      	ldr	r3, [pc, #76]	; (9988 <cc2400_rangetest+0x37c>)
    993a:	2202      	movs	r2, #2
    993c:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    993e:	2300      	movs	r3, #0
    9940:	64bb      	str	r3, [r7, #72]	; 0x48
    9942:	e00c      	b.n	995e <cc2400_rangetest+0x352>
			rxbuf[j] = cc2400_get8(FIFOREG);
    9944:	2070      	movs	r0, #112	; 0x70
    9946:	f001 f82f 	bl	a9a8 <cc2400_get8>
    994a:	4603      	mov	r3, r0
    994c:	4619      	mov	r1, r3
    994e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    9950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9952:	4413      	add	r3, r2
    9954:	460a      	mov	r2, r1
    9956:	701a      	strb	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    9958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    995a:	3301      	adds	r3, #1
    995c:	64bb      	str	r3, [r7, #72]	; 0x48
    995e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    9962:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9964:	429a      	cmp	r2, r3
    9966:	dced      	bgt.n	9944 <cc2400_rangetest+0x338>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    9968:	f001 f8c2 	bl	aaf0 <cc2400_status>
    996c:	4603      	mov	r3, r0
    996e:	f003 0308 	and.w	r3, r3, #8
    9972:	2b00      	cmp	r3, #0
    9974:	d001      	beq.n	997a <cc2400_rangetest+0x36e>
			break;
    9976:	bf00      	nop
		USRLED_CLR;
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9978:	e00c      	b.n	9994 <cc2400_rangetest+0x388>
		USRLED_SET;
		for (j = 0; j < len; j++)
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
			break;
		USRLED_CLR;
    997a:	4b05      	ldr	r3, [pc, #20]	; (9990 <cc2400_rangetest+0x384>)
    997c:	2202      	movs	r2, #2
    997e:	601a      	str	r2, [r3, #0]
	}
    9980:	e7c6      	b.n	9910 <cc2400_rangetest+0x304>
    9982:	bf00      	nop
    9984:	100008a8 	.word	0x100008a8
    9988:	2009c038 	.word	0x2009c038
    998c:	2009c058 	.word	0x2009c058
    9990:	2009c03c 	.word	0x2009c03c

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9994:	200e      	movs	r0, #14
    9996:	f000 ffdd 	bl	a954 <cc2400_get>
    999a:	4603      	mov	r3, r0
    999c:	f003 031f 	and.w	r3, r3, #31
    99a0:	2b0f      	cmp	r3, #15
    99a2:	d1f7      	bne.n	9994 <cc2400_rangetest+0x388>
	cc2400_strobe(SRFOFF);
    99a4:	2064      	movs	r0, #100	; 0x64
    99a6:	f001 f8ad 	bl	ab04 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    99aa:	bf00      	nop
    99ac:	f001 f8a0 	bl	aaf0 <cc2400_status>
    99b0:	4603      	mov	r3, r0
    99b2:	f003 0304 	and.w	r3, r3, #4
    99b6:	2b00      	cmp	r3, #0
    99b8:	d1f8      	bne.n	99ac <cc2400_rangetest+0x3a0>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    99ba:	4b20      	ldr	r3, [pc, #128]	; (9a3c <cc2400_rangetest+0x430>)
    99bc:	2280      	movs	r2, #128	; 0x80
    99be:	601a      	str	r2, [r3, #0]
#endif
	RXLED_CLR;
    99c0:	4b1f      	ldr	r3, [pc, #124]	; (9a40 <cc2400_rangetest+0x434>)
    99c2:	2210      	movs	r2, #16
    99c4:	601a      	str	r2, [r3, #0]

	// get test result
	rr.valid       = 1;
    99c6:	4b1f      	ldr	r3, [pc, #124]	; (9a44 <cc2400_rangetest+0x438>)
    99c8:	2201      	movs	r2, #1
    99ca:	701a      	strb	r2, [r3, #0]
	rr.request_pa  = rxbuf[18];
    99cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    99ce:	7c9a      	ldrb	r2, [r3, #18]
    99d0:	4b1c      	ldr	r3, [pc, #112]	; (9a44 <cc2400_rangetest+0x438>)
    99d2:	705a      	strb	r2, [r3, #1]
	rr.request_num = rxbuf[19];
    99d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    99d6:	7cda      	ldrb	r2, [r3, #19]
    99d8:	4b1a      	ldr	r3, [pc, #104]	; (9a44 <cc2400_rangetest+0x438>)
    99da:	709a      	strb	r2, [r3, #2]
	rr.reply_pa    = rxbuf[20];
    99dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    99de:	7d1a      	ldrb	r2, [r3, #20]
    99e0:	4b18      	ldr	r3, [pc, #96]	; (9a44 <cc2400_rangetest+0x438>)
    99e2:	70da      	strb	r2, [r3, #3]
	rr.reply_num   = rxbuf[21];
    99e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    99e6:	7d5a      	ldrb	r2, [r3, #21]
    99e8:	4b16      	ldr	r3, [pc, #88]	; (9a44 <cc2400_rangetest+0x438>)
    99ea:	711a      	strb	r2, [r3, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    99ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    99ee:	2201      	movs	r2, #1
    99f0:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 18; i++)
    99f2:	2300      	movs	r3, #0
    99f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    99f6:	e012      	b.n	9a1e <cc2400_rangetest+0x412>
		if (rxbuf[i] != txbuf[i])
    99f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    99fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    99fc:	4413      	add	r3, r2
    99fe:	781a      	ldrb	r2, [r3, #0]
    9a00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    9a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9a04:	440b      	add	r3, r1
    9a06:	781b      	ldrb	r3, [r3, #0]
    9a08:	429a      	cmp	r2, r3
    9a0a:	d005      	beq.n	9a18 <cc2400_rangetest+0x40c>
			rr.valid = 2 + i;
    9a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9a0e:	b2db      	uxtb	r3, r3
    9a10:	3302      	adds	r3, #2
    9a12:	b2da      	uxtb	r2, r3
    9a14:	4b0b      	ldr	r3, [pc, #44]	; (9a44 <cc2400_rangetest+0x438>)
    9a16:	701a      	strb	r2, [r3, #0]
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    9a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9a1a:	3301      	adds	r3, #1
    9a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
    9a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9a20:	2b11      	cmp	r3, #17
    9a22:	dde9      	ble.n	99f8 <cc2400_rangetest+0x3ec>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    9a24:	4b06      	ldr	r3, [pc, #24]	; (9a40 <cc2400_rangetest+0x434>)
    9a26:	2202      	movs	r2, #2
    9a28:	601a      	str	r2, [r3, #0]
    9a2a:	2301      	movs	r3, #1
    9a2c:	f8d7 d000 	ldr.w	sp, [r7]
    9a30:	2b01      	cmp	r3, #1
#endif
}
    9a32:	3754      	adds	r7, #84	; 0x54
    9a34:	46bd      	mov	sp, r7
    9a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9a3a:	bf00      	nop
    9a3c:	2009c05c 	.word	0x2009c05c
    9a40:	2009c03c 	.word	0x2009c03c
    9a44:	1000108c 	.word	0x1000108c

00009a48 <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    9a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a4a:	b089      	sub	sp, #36	; 0x24
    9a4c:	af00      	add	r7, sp, #0
    9a4e:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	int i;
	int j;
	u8 len = 22;
    9a50:	2116      	movs	r1, #22
    9a52:	75b9      	strb	r1, [r7, #22]
	u8 pa = 0;
    9a54:	2100      	movs	r1, #0
    9a56:	75f9      	strb	r1, [r7, #23]
	u8 buf[len];
    9a58:	7dbe      	ldrb	r6, [r7, #22]
    9a5a:	4631      	mov	r1, r6
    9a5c:	3901      	subs	r1, #1
    9a5e:	6139      	str	r1, [r7, #16]
    9a60:	b2f0      	uxtb	r0, r6
    9a62:	f04f 0100 	mov.w	r1, #0
    9a66:	00cd      	lsls	r5, r1, #3
    9a68:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    9a6c:	00c4      	lsls	r4, r0, #3
    9a6e:	b2f0      	uxtb	r0, r6
    9a70:	f04f 0100 	mov.w	r1, #0
    9a74:	00cb      	lsls	r3, r1, #3
    9a76:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    9a7a:	00c2      	lsls	r2, r0, #3
    9a7c:	4633      	mov	r3, r6
    9a7e:	3307      	adds	r3, #7
    9a80:	08db      	lsrs	r3, r3, #3
    9a82:	00db      	lsls	r3, r3, #3
    9a84:	ebad 0d03 	sub.w	sp, sp, r3
    9a88:	466b      	mov	r3, sp
    9a8a:	3300      	adds	r3, #0
    9a8c:	60fb      	str	r3, [r7, #12]

	//FIXME allow to be turned off
	while (1) {
		cc2400_set(LMTST,   0x2b22);
    9a8e:	2012      	movs	r0, #18
    9a90:	f642 3122 	movw	r1, #11042	; 0x2b22
    9a94:	f000 ff74 	bl	a980 <cc2400_set>
		cc2400_set(MDMTST0, 0x134b);
    9a98:	2014      	movs	r0, #20
    9a9a:	f241 314b 	movw	r1, #4939	; 0x134b
    9a9e:	f000 ff6f 	bl	a980 <cc2400_set>
		cc2400_set(FSDIV,   *chan_ptr - 1);
    9aa2:	687b      	ldr	r3, [r7, #4]
    9aa4:	881b      	ldrh	r3, [r3, #0]
    9aa6:	b29b      	uxth	r3, r3
    9aa8:	3b01      	subs	r3, #1
    9aaa:	b29b      	uxth	r3, r3
    9aac:	2002      	movs	r0, #2
    9aae:	4619      	mov	r1, r3
    9ab0:	f000 ff66 	bl	a980 <cc2400_set>
		cc2400_set(SYNCH,   0xf9ae);
    9ab4:	202d      	movs	r0, #45	; 0x2d
    9ab6:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    9aba:	f000 ff61 	bl	a980 <cc2400_set>
		cc2400_set(SYNCL,   0x1584);
    9abe:	202c      	movs	r0, #44	; 0x2c
    9ac0:	f241 5184 	movw	r1, #5508	; 0x1584
    9ac4:	f000 ff5c 	bl	a980 <cc2400_set>
		cc2400_set(FREND,   0x0008); // minimum tx power
    9ac8:	2005      	movs	r0, #5
    9aca:	2108      	movs	r1, #8
    9acc:	f000 ff58 	bl	a980 <cc2400_set>
		cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    9ad0:	2003      	movs	r0, #3
    9ad2:	2129      	movs	r1, #41	; 0x29
    9ad4:	f000 ff54 	bl	a980 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    9ad8:	bf00      	nop
    9ada:	f001 f809 	bl	aaf0 <cc2400_status>
    9ade:	4603      	mov	r3, r0
    9ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9ae4:	2b00      	cmp	r3, #0
    9ae6:	d0f8      	beq.n	9ada <cc2400_repeater+0x92>
		cc2400_strobe(SFSON);
    9ae8:	2061      	movs	r0, #97	; 0x61
    9aea:	f001 f80b 	bl	ab04 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    9aee:	bf00      	nop
    9af0:	f000 fffe 	bl	aaf0 <cc2400_status>
    9af4:	4603      	mov	r3, r0
    9af6:	f003 0304 	and.w	r3, r3, #4
    9afa:	2b00      	cmp	r3, #0
    9afc:	d0f8      	beq.n	9af0 <cc2400_repeater+0xa8>
		RXLED_SET;
    9afe:	4b6a      	ldr	r3, [pc, #424]	; (9ca8 <cc2400_repeater+0x260>)
    9b00:	2210      	movs	r2, #16
    9b02:	601a      	str	r2, [r3, #0]
		TXLED_CLR;
    9b04:	4b69      	ldr	r3, [pc, #420]	; (9cac <cc2400_repeater+0x264>)
    9b06:	f44f 7280 	mov.w	r2, #256	; 0x100
    9b0a:	601a      	str	r2, [r3, #0]
		USRLED_CLR;
    9b0c:	4b67      	ldr	r3, [pc, #412]	; (9cac <cc2400_repeater+0x264>)
    9b0e:	2202      	movs	r2, #2
    9b10:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    9b12:	4b67      	ldr	r3, [pc, #412]	; (9cb0 <cc2400_repeater+0x268>)
    9b14:	2280      	movs	r2, #128	; 0x80
    9b16:	601a      	str	r2, [r3, #0]
#endif
		while (1) {
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9b18:	bf00      	nop
    9b1a:	200e      	movs	r0, #14
    9b1c:	f000 ff1a 	bl	a954 <cc2400_get>
    9b20:	4603      	mov	r3, r0
    9b22:	f003 031f 	and.w	r3, r3, #31
    9b26:	2b0f      	cmp	r3, #15
    9b28:	d1f7      	bne.n	9b1a <cc2400_repeater+0xd2>
			USRLED_CLR;
    9b2a:	4b60      	ldr	r3, [pc, #384]	; (9cac <cc2400_repeater+0x264>)
    9b2c:	2202      	movs	r2, #2
    9b2e:	601a      	str	r2, [r3, #0]
			cc2400_strobe(SRX);
    9b30:	2062      	movs	r0, #98	; 0x62
    9b32:	f000 ffe7 	bl	ab04 <cc2400_strobe>
			while (!(cc2400_status() & SYNC_RECEIVED));
    9b36:	bf00      	nop
    9b38:	f000 ffda 	bl	aaf0 <cc2400_status>
    9b3c:	4603      	mov	r3, r0
    9b3e:	f003 0310 	and.w	r3, r3, #16
    9b42:	2b00      	cmp	r3, #0
    9b44:	d0f8      	beq.n	9b38 <cc2400_repeater+0xf0>
			USRLED_SET;
    9b46:	4b58      	ldr	r3, [pc, #352]	; (9ca8 <cc2400_repeater+0x260>)
    9b48:	2202      	movs	r2, #2
    9b4a:	601a      	str	r2, [r3, #0]
			for (i = 0; i < len; i++)
    9b4c:	2300      	movs	r3, #0
    9b4e:	61fb      	str	r3, [r7, #28]
    9b50:	e00c      	b.n	9b6c <cc2400_repeater+0x124>
				buf[i] = cc2400_get8(FIFOREG);
    9b52:	2070      	movs	r0, #112	; 0x70
    9b54:	f000 ff28 	bl	a9a8 <cc2400_get8>
    9b58:	4603      	mov	r3, r0
    9b5a:	4619      	mov	r1, r3
    9b5c:	68fa      	ldr	r2, [r7, #12]
    9b5e:	69fb      	ldr	r3, [r7, #28]
    9b60:	4413      	add	r3, r2
    9b62:	460a      	mov	r2, r1
    9b64:	701a      	strb	r2, [r3, #0]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			USRLED_CLR;
			cc2400_strobe(SRX);
			while (!(cc2400_status() & SYNC_RECEIVED));
			USRLED_SET;
			for (i = 0; i < len; i++)
    9b66:	69fb      	ldr	r3, [r7, #28]
    9b68:	3301      	adds	r3, #1
    9b6a:	61fb      	str	r3, [r7, #28]
    9b6c:	7dba      	ldrb	r2, [r7, #22]
    9b6e:	69fb      	ldr	r3, [r7, #28]
    9b70:	429a      	cmp	r2, r3
    9b72:	dcee      	bgt.n	9b52 <cc2400_repeater+0x10a>
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
    9b74:	f000 ffbc 	bl	aaf0 <cc2400_status>
    9b78:	4603      	mov	r3, r0
    9b7a:	f003 0308 	and.w	r3, r3, #8
    9b7e:	2b00      	cmp	r3, #0
    9b80:	d003      	beq.n	9b8a <cc2400_repeater+0x142>
				break;
    9b82:	bf00      	nop
		}
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
    9b84:	4b4b      	ldr	r3, [pc, #300]	; (9cb4 <cc2400_repeater+0x26c>)
    9b86:	61fb      	str	r3, [r7, #28]
    9b88:	e000      	b.n	9b8c <cc2400_repeater+0x144>
			USRLED_SET;
			for (i = 0; i < len; i++)
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
				break;
		}
    9b8a:	e7c5      	b.n	9b18 <cc2400_repeater+0xd0>
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
    9b8c:	69fb      	ldr	r3, [r7, #28]
    9b8e:	3b01      	subs	r3, #1
    9b90:	61fb      	str	r3, [r7, #28]
    9b92:	69fb      	ldr	r3, [r7, #28]
    9b94:	2b00      	cmp	r3, #0
    9b96:	d1f9      	bne.n	9b8c <cc2400_repeater+0x144>
		USRLED_CLR;
    9b98:	4b44      	ldr	r3, [pc, #272]	; (9cac <cc2400_repeater+0x264>)
    9b9a:	2202      	movs	r2, #2
    9b9c:	601a      	str	r2, [r3, #0]
		RXLED_CLR;
    9b9e:	4b43      	ldr	r3, [pc, #268]	; (9cac <cc2400_repeater+0x264>)
    9ba0:	2210      	movs	r2, #16
    9ba2:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    9ba4:	2064      	movs	r0, #100	; 0x64
    9ba6:	f000 ffad 	bl	ab04 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    9baa:	bf00      	nop
    9bac:	f000 ffa0 	bl	aaf0 <cc2400_status>
    9bb0:	4603      	mov	r3, r0
    9bb2:	f003 0304 	and.w	r3, r3, #4
    9bb6:	2b00      	cmp	r3, #0
    9bb8:	d1f8      	bne.n	9bac <cc2400_repeater+0x164>
		while (!(cc2400_status() & XOSC16M_STABLE));
    9bba:	bf00      	nop
    9bbc:	f000 ff98 	bl	aaf0 <cc2400_status>
    9bc0:	4603      	mov	r3, r0
    9bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9bc6:	2b00      	cmp	r3, #0
    9bc8:	d0f8      	beq.n	9bbc <cc2400_repeater+0x174>
		cc2400_set(FSDIV, *chan_ptr);
    9bca:	687b      	ldr	r3, [r7, #4]
    9bcc:	881b      	ldrh	r3, [r3, #0]
    9bce:	b29b      	uxth	r3, r3
    9bd0:	2002      	movs	r0, #2
    9bd2:	4619      	mov	r1, r3
    9bd4:	f000 fed4 	bl	a980 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    9bd8:	bf00      	nop
    9bda:	f000 ff89 	bl	aaf0 <cc2400_status>
    9bde:	4603      	mov	r3, r0
    9be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9be4:	2b00      	cmp	r3, #0
    9be6:	d0f8      	beq.n	9bda <cc2400_repeater+0x192>
		cc2400_strobe(SFSON);
    9be8:	2061      	movs	r0, #97	; 0x61
    9bea:	f000 ff8b 	bl	ab04 <cc2400_strobe>
		TXLED_SET;
    9bee:	4b2e      	ldr	r3, [pc, #184]	; (9ca8 <cc2400_repeater+0x260>)
    9bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
    9bf4:	601a      	str	r2, [r3, #0]
		buf[0] = len - 1; // length of data (rest of payload)
    9bf6:	7dbb      	ldrb	r3, [r7, #22]
    9bf8:	3b01      	subs	r3, #1
    9bfa:	b2da      	uxtb	r2, r3
    9bfc:	68fb      	ldr	r3, [r7, #12]
    9bfe:	701a      	strb	r2, [r3, #0]
		buf[1] = 1; // reply
    9c00:	68fb      	ldr	r3, [r7, #12]
    9c02:	2201      	movs	r2, #1
    9c04:	705a      	strb	r2, [r3, #1]
		for (pa = 0; pa < 8; pa++) {
    9c06:	2300      	movs	r3, #0
    9c08:	75fb      	strb	r3, [r7, #23]
    9c0a:	e039      	b.n	9c80 <cc2400_repeater+0x238>
			cc2400_set(FREND, 8 | pa);
    9c0c:	7dfb      	ldrb	r3, [r7, #23]
    9c0e:	f043 0308 	orr.w	r3, r3, #8
    9c12:	b2db      	uxtb	r3, r3
    9c14:	b29b      	uxth	r3, r3
    9c16:	2005      	movs	r0, #5
    9c18:	4619      	mov	r1, r3
    9c1a:	f000 feb1 	bl	a980 <cc2400_set>
			buf[20] = pa;
    9c1e:	68fb      	ldr	r3, [r7, #12]
    9c20:	7dfa      	ldrb	r2, [r7, #23]
    9c22:	751a      	strb	r2, [r3, #20]
			for (i = 0; i < 16; i++) {
    9c24:	2300      	movs	r3, #0
    9c26:	61fb      	str	r3, [r7, #28]
    9c28:	e024      	b.n	9c74 <cc2400_repeater+0x22c>
				buf[21] = i;
    9c2a:	69fb      	ldr	r3, [r7, #28]
    9c2c:	b2da      	uxtb	r2, r3
    9c2e:	68fb      	ldr	r3, [r7, #12]
    9c30:	755a      	strb	r2, [r3, #21]
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9c32:	bf00      	nop
    9c34:	200e      	movs	r0, #14
    9c36:	f000 fe8d 	bl	a954 <cc2400_get>
    9c3a:	4603      	mov	r3, r0
    9c3c:	f003 031f 	and.w	r3, r3, #31
    9c40:	2b0f      	cmp	r3, #15
    9c42:	d1f7      	bne.n	9c34 <cc2400_repeater+0x1ec>
					for (j = 0; j < len; j++)
    9c44:	2300      	movs	r3, #0
    9c46:	61bb      	str	r3, [r7, #24]
    9c48:	e00a      	b.n	9c60 <cc2400_repeater+0x218>
						cc2400_set8(FIFOREG, buf[j]);
    9c4a:	68fa      	ldr	r2, [r7, #12]
    9c4c:	69bb      	ldr	r3, [r7, #24]
    9c4e:	4413      	add	r3, r2
    9c50:	781b      	ldrb	r3, [r3, #0]
    9c52:	2070      	movs	r0, #112	; 0x70
    9c54:	4619      	mov	r1, r3
    9c56:	f000 fec1 	bl	a9dc <cc2400_set8>
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
					for (j = 0; j < len; j++)
    9c5a:	69bb      	ldr	r3, [r7, #24]
    9c5c:	3301      	adds	r3, #1
    9c5e:	61bb      	str	r3, [r7, #24]
    9c60:	7dba      	ldrb	r2, [r7, #22]
    9c62:	69bb      	ldr	r3, [r7, #24]
    9c64:	429a      	cmp	r2, r3
    9c66:	dcf0      	bgt.n	9c4a <cc2400_repeater+0x202>
						cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    9c68:	2063      	movs	r0, #99	; 0x63
    9c6a:	f000 ff4b 	bl	ab04 <cc2400_strobe>
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    9c6e:	69fb      	ldr	r3, [r7, #28]
    9c70:	3301      	adds	r3, #1
    9c72:	61fb      	str	r3, [r7, #28]
    9c74:	69fb      	ldr	r3, [r7, #28]
    9c76:	2b0f      	cmp	r3, #15
    9c78:	ddd7      	ble.n	9c2a <cc2400_repeater+0x1e2>
		while (!(cc2400_status() & XOSC16M_STABLE));
		cc2400_strobe(SFSON);
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
    9c7a:	7dfb      	ldrb	r3, [r7, #23]
    9c7c:	3301      	adds	r3, #1
    9c7e:	75fb      	strb	r3, [r7, #23]
    9c80:	7dfb      	ldrb	r3, [r7, #23]
    9c82:	2b07      	cmp	r3, #7
    9c84:	d9c2      	bls.n	9c0c <cc2400_repeater+0x1c4>
					for (j = 0; j < len; j++)
						cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
			}
		}
		TXLED_CLR;
    9c86:	4b09      	ldr	r3, [pc, #36]	; (9cac <cc2400_repeater+0x264>)
    9c88:	f44f 7280 	mov.w	r2, #256	; 0x100
    9c8c:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    9c8e:	2064      	movs	r0, #100	; 0x64
    9c90:	f000 ff38 	bl	ab04 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    9c94:	bf00      	nop
    9c96:	f000 ff2b 	bl	aaf0 <cc2400_status>
    9c9a:	4603      	mov	r3, r0
    9c9c:	f003 0304 	and.w	r3, r3, #4
    9ca0:	2b00      	cmp	r3, #0
    9ca2:	d1f8      	bne.n	9c96 <cc2400_repeater+0x24e>
	}
    9ca4:	e6f3      	b.n	9a8e <cc2400_repeater+0x46>
    9ca6:	bf00      	nop
    9ca8:	2009c038 	.word	0x2009c038
    9cac:	2009c03c 	.word	0x2009c03c
    9cb0:	2009c058 	.word	0x2009c058
    9cb4:	001e8480 	.word	0x001e8480

00009cb8 <cc2400_txtest>:
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    9cb8:	b580      	push	{r7, lr}
    9cba:	b084      	sub	sp, #16
    9cbc:	af00      	add	r7, sp, #0
    9cbe:	6078      	str	r0, [r7, #4]
    9cc0:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    9cc2:	687b      	ldr	r3, [r7, #4]
    9cc4:	781b      	ldrb	r3, [r3, #0]
    9cc6:	b2db      	uxtb	r3, r3
    9cc8:	2b00      	cmp	r3, #0
    9cca:	d102      	bne.n	9cd2 <cc2400_txtest+0x1a>
		mdmctrl = 0x0040; // 160 kHz frequency deviation
    9ccc:	2340      	movs	r3, #64	; 0x40
    9cce:	81fb      	strh	r3, [r7, #14]
    9cd0:	e008      	b.n	9ce4 <cc2400_txtest+0x2c>
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    9cd2:	687b      	ldr	r3, [r7, #4]
    9cd4:	781b      	ldrb	r3, [r3, #0]
    9cd6:	b2db      	uxtb	r3, r3
    9cd8:	2b01      	cmp	r3, #1
    9cda:	d102      	bne.n	9ce2 <cc2400_txtest+0x2a>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    9cdc:	2340      	movs	r3, #64	; 0x40
    9cde:	81fb      	strh	r3, [r7, #14]
    9ce0:	e000      	b.n	9ce4 <cc2400_txtest+0x2c>
	} else {
		/* oops */
		return;
    9ce2:	e035      	b.n	9d50 <cc2400_txtest+0x98>
	}
	cc2400_set(LMTST,   0x2b22);
    9ce4:	2012      	movs	r0, #18
    9ce6:	f642 3122 	movw	r1, #11042	; 0x2b22
    9cea:	f000 fe49 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    9cee:	2014      	movs	r0, #20
    9cf0:	f243 314b 	movw	r1, #13131	; 0x334b
    9cf4:	f000 fe44 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1); // default value
    9cf8:	2020      	movs	r0, #32
    9cfa:	f640 51f1 	movw	r1, #3569	; 0xdf1
    9cfe:	f000 fe3f 	bl	a980 <cc2400_set>
	cc2400_set(FSDIV,   2435);
    9d02:	2002      	movs	r0, #2
    9d04:	f640 1183 	movw	r1, #2435	; 0x983
    9d08:	f000 fe3a 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl); 
    9d0c:	89fb      	ldrh	r3, [r7, #14]
    9d0e:	2003      	movs	r0, #3
    9d10:	4619      	mov	r1, r3
    9d12:	f000 fe35 	bl	a980 <cc2400_set>
	
//	cc2400_set(FREND, 8 | 0);
	
	while (!(cc2400_status() & XOSC16M_STABLE));
    9d16:	bf00      	nop
    9d18:	f000 feea 	bl	aaf0 <cc2400_status>
    9d1c:	4603      	mov	r3, r0
    9d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9d22:	2b00      	cmp	r3, #0
    9d24:	d0f8      	beq.n	9d18 <cc2400_txtest+0x60>
	cc2400_strobe(SFSON);
    9d26:	2061      	movs	r0, #97	; 0x61
    9d28:	f000 feec 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9d2c:	bf00      	nop
    9d2e:	f000 fedf 	bl	aaf0 <cc2400_status>
    9d32:	4603      	mov	r3, r0
    9d34:	f003 0304 	and.w	r3, r3, #4
    9d38:	2b00      	cmp	r3, #0
    9d3a:	d0f8      	beq.n	9d2e <cc2400_txtest+0x76>
	TXLED_SET;
    9d3c:	4b06      	ldr	r3, [pc, #24]	; (9d58 <cc2400_txtest+0xa0>)
    9d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
    9d42:	601a      	str	r2, [r3, #0]
	cc2400_strobe(STX);
    9d44:	2063      	movs	r0, #99	; 0x63
    9d46:	f000 fedd 	bl	ab04 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    9d4a:	4b04      	ldr	r3, [pc, #16]	; (9d5c <cc2400_txtest+0xa4>)
    9d4c:	2280      	movs	r2, #128	; 0x80
    9d4e:	601a      	str	r2, [r3, #0]
#endif
#endif
}
    9d50:	3710      	adds	r7, #16
    9d52:	46bd      	mov	sp, r7
    9d54:	bd80      	pop	{r7, pc}
    9d56:	bf00      	nop
    9d58:	2009c038 	.word	0x2009c038
    9d5c:	2009c058 	.word	0x2009c058

00009d60 <ssp_start>:
typedef struct _ego_packet_t {
	u8 rxbuf[EGO_PACKET_LEN];
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
    9d60:	b480      	push	{r7}
    9d62:	af00      	add	r7, sp, #0
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    9d64:	4b08      	ldr	r3, [pc, #32]	; (9d88 <ssp_start+0x28>)
    9d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9d6a:	601a      	str	r2, [r3, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    9d6c:	4a07      	ldr	r2, [pc, #28]	; (9d8c <ssp_start+0x2c>)
    9d6e:	4b07      	ldr	r3, [pc, #28]	; (9d8c <ssp_start+0x2c>)
    9d70:	681b      	ldr	r3, [r3, #0]
    9d72:	f043 0302 	orr.w	r3, r3, #2
    9d76:	6013      	str	r3, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    9d78:	4b05      	ldr	r3, [pc, #20]	; (9d90 <ssp_start+0x30>)
    9d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9d7e:	601a      	str	r2, [r3, #0]
}
    9d80:	46bd      	mov	sp, r7
    9d82:	f85d 7b04 	ldr.w	r7, [sp], #4
    9d86:	4770      	bx	lr
    9d88:	2009c098 	.word	0x2009c098
    9d8c:	40030004 	.word	0x40030004
    9d90:	2009c09c 	.word	0x2009c09c

00009d94 <ssp_stop>:

static void ssp_stop() {
    9d94:	b480      	push	{r7}
    9d96:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    9d98:	4b06      	ldr	r3, [pc, #24]	; (9db4 <ssp_stop+0x20>)
    9d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9d9e:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    9da0:	4a05      	ldr	r2, [pc, #20]	; (9db8 <ssp_stop+0x24>)
    9da2:	4b05      	ldr	r3, [pc, #20]	; (9db8 <ssp_stop+0x24>)
    9da4:	681b      	ldr	r3, [r3, #0]
    9da6:	f023 0302 	bic.w	r3, r3, #2
    9daa:	6013      	str	r3, [r2, #0]
}
    9dac:	46bd      	mov	sp, r7
    9dae:	f85d 7b04 	ldr.w	r7, [sp], #4
    9db2:	4770      	bx	lr
    9db4:	2009c098 	.word	0x2009c098
    9db8:	40030004 	.word	0x40030004

00009dbc <ego_init>:

static void ego_init(void) {
    9dbc:	b580      	push	{r7, lr}
    9dbe:	af00      	add	r7, sp, #0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    9dc0:	4b03      	ldr	r3, [pc, #12]	; (9dd0 <ego_init+0x14>)
    9dc2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    9dc6:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    9dc8:	f000 fd08 	bl	a7dc <dio_ssp_init>
}
    9dcc:	bd80      	pop	{r7, pc}
    9dce:	bf00      	nop
    9dd0:	e000e100 	.word	0xe000e100

00009dd4 <ego_deinit>:

static void ego_deinit(void) {
    9dd4:	b580      	push	{r7, lr}
    9dd6:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    9dd8:	2064      	movs	r0, #100	; 0x64
    9dda:	f000 fe93 	bl	ab04 <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    9dde:	f7ff ffd9 	bl	9d94 <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    9de2:	4b02      	ldr	r3, [pc, #8]	; (9dec <ego_deinit+0x18>)
    9de4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    9de8:	601a      	str	r2, [r3, #0]
}
    9dea:	bd80      	pop	{r7, pc}
    9dec:	e000e180 	.word	0xe000e180

00009df0 <rf_on>:

static void rf_on(void) {
    9df0:	b580      	push	{r7, lr}
    9df2:	af00      	add	r7, sp, #0
	cc2400_set(MANAND,  0x7fff);
    9df4:	200d      	movs	r0, #13
    9df6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    9dfa:	f000 fdc1 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    9dfe:	2012      	movs	r0, #18
    9e00:	f642 3122 	movw	r1, #11042	; 0x2b22
    9e04:	f000 fdbc 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    9e08:	2014      	movs	r0, #20
    9e0a:	f241 314b 	movw	r1, #4939	; 0x134b
    9e0e:	f000 fdb7 	bl	a980 <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    9e12:	2020      	movs	r0, #32
    9e14:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    9e18:	f000 fdb2 	bl	a980 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    9e1c:	4b1e      	ldr	r3, [pc, #120]	; (9e98 <rf_on+0xa8>)
    9e1e:	881b      	ldrh	r3, [r3, #0]
    9e20:	b29b      	uxth	r3, r3
    9e22:	3b01      	subs	r3, #1
    9e24:	b29b      	uxth	r3, r3
    9e26:	2002      	movs	r0, #2
    9e28:	4619      	mov	r1, r3
    9e2a:	f000 fda9 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    9e2e:	2003      	movs	r0, #3
    9e30:	2126      	movs	r1, #38	; 0x26
    9e32:	f000 fda5 	bl	a980 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    9e36:	2021      	movs	r0, #33	; 0x21
    9e38:	2103      	movs	r1, #3
    9e3a:	f000 fda1 	bl	a980 <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    9e3e:	202d      	movs	r0, #45	; 0x2d
    9e40:	f246 310f 	movw	r1, #25359	; 0x630f
    9e44:	f000 fd9c 	bl	a980 <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    9e48:	202c      	movs	r0, #44	; 0x2c
    9e4a:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    9e4e:	f000 fd97 	bl	a980 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    9e52:	bf00      	nop
    9e54:	f000 fe4c 	bl	aaf0 <cc2400_status>
    9e58:	4603      	mov	r3, r0
    9e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9e5e:	2b00      	cmp	r3, #0
    9e60:	d0f8      	beq.n	9e54 <rf_on+0x64>

	ssp_start();
    9e62:	f7ff ff7d 	bl	9d60 <ssp_start>

	cc2400_strobe(SFSON);
    9e66:	2061      	movs	r0, #97	; 0x61
    9e68:	f000 fe4c 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9e6c:	bf00      	nop
    9e6e:	f000 fe3f 	bl	aaf0 <cc2400_status>
    9e72:	4603      	mov	r3, r0
    9e74:	f003 0304 	and.w	r3, r3, #4
    9e78:	2b00      	cmp	r3, #0
    9e7a:	d0f8      	beq.n	9e6e <rf_on+0x7e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9e7c:	bf00      	nop
    9e7e:	200e      	movs	r0, #14
    9e80:	f000 fd68 	bl	a954 <cc2400_get>
    9e84:	4603      	mov	r3, r0
    9e86:	f003 031f 	and.w	r3, r3, #31
    9e8a:	2b0f      	cmp	r3, #15
    9e8c:	d1f7      	bne.n	9e7e <rf_on+0x8e>

	cc2400_strobe(SRX);
    9e8e:	2062      	movs	r0, #98	; 0x62
    9e90:	f000 fe38 	bl	ab04 <cc2400_strobe>
}
    9e94:	bd80      	pop	{r7, pc}
    9e96:	bf00      	nop
    9e98:	1000049c 	.word	0x1000049c

00009e9c <do_rx>:

void do_rx(ego_packet_t *packet) {
    9e9c:	b480      	push	{r7}
    9e9e:	b085      	sub	sp, #20
    9ea0:	af00      	add	r7, sp, #0
    9ea2:	6078      	str	r0, [r7, #4]
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    9ea4:	2300      	movs	r3, #0
    9ea6:	60fb      	str	r3, [r7, #12]
    9ea8:	e011      	b.n	9ece <do_rx+0x32>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    9eaa:	bf00      	nop
    9eac:	4b0c      	ldr	r3, [pc, #48]	; (9ee0 <do_rx+0x44>)
    9eae:	681b      	ldr	r3, [r3, #0]
    9eb0:	f003 0304 	and.w	r3, r3, #4
    9eb4:	2b00      	cmp	r3, #0
    9eb6:	d0f9      	beq.n	9eac <do_rx+0x10>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    9eb8:	4b0a      	ldr	r3, [pc, #40]	; (9ee4 <do_rx+0x48>)
    9eba:	681b      	ldr	r3, [r3, #0]
    9ebc:	b2d9      	uxtb	r1, r3
    9ebe:	687a      	ldr	r2, [r7, #4]
    9ec0:	68fb      	ldr	r3, [r7, #12]
    9ec2:	4413      	add	r3, r2
    9ec4:	460a      	mov	r2, r1
    9ec6:	701a      	strb	r2, [r3, #0]
	cc2400_strobe(SRX);
}

void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    9ec8:	68fb      	ldr	r3, [r7, #12]
    9eca:	3301      	adds	r3, #1
    9ecc:	60fb      	str	r3, [r7, #12]
    9ece:	68fb      	ldr	r3, [r7, #12]
    9ed0:	2b23      	cmp	r3, #35	; 0x23
    9ed2:	ddea      	ble.n	9eaa <do_rx+0xe>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    9ed4:	3714      	adds	r7, #20
    9ed6:	46bd      	mov	sp, r7
    9ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9edc:	4770      	bx	lr
    9ede:	bf00      	nop
    9ee0:	4003000c 	.word	0x4003000c
    9ee4:	40030008 	.word	0x40030008

00009ee8 <sync_received>:

static inline int sync_received(void) {
    9ee8:	b580      	push	{r7, lr}
    9eea:	af00      	add	r7, sp, #0
	return cc2400_status() & SYNC_RECEIVED;
    9eec:	f000 fe00 	bl	aaf0 <cc2400_status>
    9ef0:	4603      	mov	r3, r0
    9ef2:	f003 0310 	and.w	r3, r3, #16
}
    9ef6:	4618      	mov	r0, r3
    9ef8:	bd80      	pop	{r7, pc}
    9efa:	bf00      	nop

00009efc <sleep_ms>:

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    9efc:	b480      	push	{r7}
    9efe:	b083      	sub	sp, #12
    9f00:	af00      	add	r7, sp, #0
    9f02:	6078      	str	r0, [r7, #4]
    9f04:	6039      	str	r1, [r7, #0]
	state->sleep_start = CLK100NS;
    9f06:	4b0c      	ldr	r3, [pc, #48]	; (9f38 <sleep_ms+0x3c>)
    9f08:	681b      	ldr	r3, [r3, #0]
    9f0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9f0e:	f640 4235 	movw	r2, #3125	; 0xc35
    9f12:	fb02 f203 	mul.w	r2, r2, r3
    9f16:	4b09      	ldr	r3, [pc, #36]	; (9f3c <sleep_ms+0x40>)
    9f18:	681b      	ldr	r3, [r3, #0]
    9f1a:	441a      	add	r2, r3
    9f1c:	687b      	ldr	r3, [r7, #4]
    9f1e:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    9f20:	683b      	ldr	r3, [r7, #0]
    9f22:	f242 7210 	movw	r2, #10000	; 0x2710
    9f26:	fb02 f203 	mul.w	r2, r2, r3
    9f2a:	687b      	ldr	r3, [r7, #4]
    9f2c:	60da      	str	r2, [r3, #12]
}
    9f2e:	370c      	adds	r7, #12
    9f30:	46bd      	mov	sp, r7
    9f32:	f85d 7b04 	ldr.w	r7, [sp], #4
    9f36:	4770      	bx	lr
    9f38:	10000bec 	.word	0x10000bec
    9f3c:	40004008 	.word	0x40004008

00009f40 <sleep_ms_anchor>:

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
    9f40:	b480      	push	{r7}
    9f42:	b083      	sub	sp, #12
    9f44:	af00      	add	r7, sp, #0
    9f46:	6078      	str	r0, [r7, #4]
    9f48:	6039      	str	r1, [r7, #0]
	state->sleep_start = state->anchor;
    9f4a:	687b      	ldr	r3, [r7, #4]
    9f4c:	699a      	ldr	r2, [r3, #24]
    9f4e:	687b      	ldr	r3, [r7, #4]
    9f50:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    9f52:	683b      	ldr	r3, [r7, #0]
    9f54:	f242 7210 	movw	r2, #10000	; 0x2710
    9f58:	fb02 f203 	mul.w	r2, r2, r3
    9f5c:	687b      	ldr	r3, [r7, #4]
    9f5e:	60da      	str	r2, [r3, #12]
}
    9f60:	370c      	adds	r7, #12
    9f62:	46bd      	mov	sp, r7
    9f64:	f85d 7b04 	ldr.w	r7, [sp], #4
    9f68:	4770      	bx	lr
    9f6a:	bf00      	nop

00009f6c <sleep_elapsed>:

static inline int sleep_elapsed(ego_fsm_state_t *state) {
    9f6c:	b480      	push	{r7}
    9f6e:	b085      	sub	sp, #20
    9f70:	af00      	add	r7, sp, #0
    9f72:	6078      	str	r0, [r7, #4]
	u32 now = CLK100NS;
    9f74:	4b13      	ldr	r3, [pc, #76]	; (9fc4 <sleep_elapsed+0x58>)
    9f76:	681b      	ldr	r3, [r3, #0]
    9f78:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9f7c:	f640 4235 	movw	r2, #3125	; 0xc35
    9f80:	fb02 f203 	mul.w	r2, r2, r3
    9f84:	4b10      	ldr	r3, [pc, #64]	; (9fc8 <sleep_elapsed+0x5c>)
    9f86:	681b      	ldr	r3, [r3, #0]
    9f88:	4413      	add	r3, r2
    9f8a:	60fb      	str	r3, [r7, #12]
	if (now < state->sleep_start)
    9f8c:	687b      	ldr	r3, [r7, #4]
    9f8e:	689a      	ldr	r2, [r3, #8]
    9f90:	68fb      	ldr	r3, [r7, #12]
    9f92:	429a      	cmp	r2, r3
    9f94:	d905      	bls.n	9fa2 <sleep_elapsed+0x36>
		now += 3276800000;
    9f96:	68fb      	ldr	r3, [r7, #12]
    9f98:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    9f9c:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    9fa0:	60fb      	str	r3, [r7, #12]
	return (now - state->sleep_start) >= state->sleep_duration;
    9fa2:	687b      	ldr	r3, [r7, #4]
    9fa4:	689b      	ldr	r3, [r3, #8]
    9fa6:	68fa      	ldr	r2, [r7, #12]
    9fa8:	1ad2      	subs	r2, r2, r3
    9faa:	687b      	ldr	r3, [r7, #4]
    9fac:	68db      	ldr	r3, [r3, #12]
    9fae:	429a      	cmp	r2, r3
    9fb0:	bf2c      	ite	cs
    9fb2:	2301      	movcs	r3, #1
    9fb4:	2300      	movcc	r3, #0
    9fb6:	b2db      	uxtb	r3, r3
}
    9fb8:	4618      	mov	r0, r3
    9fba:	3714      	adds	r7, #20
    9fbc:	46bd      	mov	sp, r7
    9fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
    9fc2:	4770      	bx	lr
    9fc4:	10000bec 	.word	0x10000bec
    9fc8:	40004008 	.word	0x40004008

00009fcc <nop_state>:

/////////////
// states

// do nothing
void nop_state(ego_fsm_state_t *state) {
    9fcc:	b480      	push	{r7}
    9fce:	b083      	sub	sp, #12
    9fd0:	af00      	add	r7, sp, #0
    9fd2:	6078      	str	r0, [r7, #4]
}
    9fd4:	370c      	adds	r7, #12
    9fd6:	46bd      	mov	sp, r7
    9fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9fdc:	4770      	bx	lr
    9fde:	bf00      	nop

00009fe0 <init_state>:

// used in follow and jam mode, override the channel supplied by user
void init_state(ego_fsm_state_t *state) {
    9fe0:	b480      	push	{r7}
    9fe2:	b083      	sub	sp, #12
    9fe4:	af00      	add	r7, sp, #0
    9fe6:	6078      	str	r0, [r7, #4]
	state->channel_index = 0;
    9fe8:	687b      	ldr	r3, [r7, #4]
    9fea:	2200      	movs	r2, #0
    9fec:	605a      	str	r2, [r3, #4]
	channel = channels[state->channel_index];
    9fee:	687b      	ldr	r3, [r7, #4]
    9ff0:	685b      	ldr	r3, [r3, #4]
    9ff2:	4a06      	ldr	r2, [pc, #24]	; (a00c <init_state+0x2c>)
    9ff4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    9ff8:	4b05      	ldr	r3, [pc, #20]	; (a010 <init_state+0x30>)
    9ffa:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    9ffc:	687b      	ldr	r3, [r7, #4]
    9ffe:	2201      	movs	r2, #1
    a000:	701a      	strb	r2, [r3, #0]
}
    a002:	370c      	adds	r7, #12
    a004:	46bd      	mov	sp, r7
    a006:	f85d 7b04 	ldr.w	r7, [sp], #4
    a00a:	4770      	bx	lr
    a00c:	100008b0 	.word	0x100008b0
    a010:	1000049c 	.word	0x1000049c

0000a014 <start_rf_state>:

void start_rf_state(ego_fsm_state_t *state) {
    a014:	b580      	push	{r7, lr}
    a016:	b082      	sub	sp, #8
    a018:	af00      	add	r7, sp, #0
    a01a:	6078      	str	r0, [r7, #4]
	rf_on();
    a01c:	f7ff fee8 	bl	9df0 <rf_on>
	state->state = EGO_ST_CAP;
    a020:	687b      	ldr	r3, [r7, #4]
    a022:	2202      	movs	r2, #2
    a024:	701a      	strb	r2, [r3, #0]
}
    a026:	3708      	adds	r7, #8
    a028:	46bd      	mov	sp, r7
    a02a:	bd80      	pop	{r7, pc}

0000a02c <cap_state>:

void cap_state(ego_fsm_state_t *state) {
    a02c:	b580      	push	{r7, lr}
    a02e:	b08c      	sub	sp, #48	; 0x30
    a030:	af00      	add	r7, sp, #0
    a032:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    a034:	f107 0308 	add.w	r3, r7, #8
    a038:	2200      	movs	r2, #0
    a03a:	601a      	str	r2, [r3, #0]
    a03c:	3304      	adds	r3, #4
    a03e:	2200      	movs	r2, #0
    a040:	601a      	str	r2, [r3, #0]
    a042:	3304      	adds	r3, #4
    a044:	2200      	movs	r2, #0
    a046:	601a      	str	r2, [r3, #0]
    a048:	3304      	adds	r3, #4
    a04a:	2200      	movs	r2, #0
    a04c:	601a      	str	r2, [r3, #0]
    a04e:	3304      	adds	r3, #4
    a050:	2200      	movs	r2, #0
    a052:	601a      	str	r2, [r3, #0]
    a054:	3304      	adds	r3, #4
    a056:	2200      	movs	r2, #0
    a058:	601a      	str	r2, [r3, #0]
    a05a:	3304      	adds	r3, #4
    a05c:	2200      	movs	r2, #0
    a05e:	601a      	str	r2, [r3, #0]
    a060:	3304      	adds	r3, #4
    a062:	2200      	movs	r2, #0
    a064:	601a      	str	r2, [r3, #0]
    a066:	3304      	adds	r3, #4
    a068:	2200      	movs	r2, #0
    a06a:	601a      	str	r2, [r3, #0]
    a06c:	3304      	adds	r3, #4
    a06e:	2200      	movs	r2, #0
    a070:	601a      	str	r2, [r3, #0]
    a072:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    a074:	4b23      	ldr	r3, [pc, #140]	; (a104 <cap_state+0xd8>)
    a076:	681b      	ldr	r3, [r3, #0]
    a078:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a07c:	f640 4235 	movw	r2, #3125	; 0xc35
    a080:	fb02 f203 	mul.w	r2, r2, r3
    a084:	4b20      	ldr	r3, [pc, #128]	; (a108 <cap_state+0xdc>)
    a086:	681b      	ldr	r3, [r3, #0]
    a088:	4413      	add	r3, r2
	rf_on();
	state->state = EGO_ST_CAP;
}

void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    a08a:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    a08c:	6878      	ldr	r0, [r7, #4]
    a08e:	f7ff ff6d 	bl	9f6c <sleep_elapsed>
    a092:	4603      	mov	r3, r0
    a094:	2b00      	cmp	r3, #0
    a096:	d006      	beq.n	a0a6 <cap_state+0x7a>
		sleep_ms(state, 4);
    a098:	6878      	ldr	r0, [r7, #4]
    a09a:	2104      	movs	r1, #4
    a09c:	f7ff ff2e 	bl	9efc <sleep_ms>
		state->state = EGO_ST_SLEEP;
    a0a0:	687b      	ldr	r3, [r7, #4]
    a0a2:	2203      	movs	r2, #3
    a0a4:	701a      	strb	r2, [r3, #0]
	}

	if (sync_received()) {
    a0a6:	f7ff ff1f 	bl	9ee8 <sync_received>
    a0aa:	4603      	mov	r3, r0
    a0ac:	2b00      	cmp	r3, #0
    a0ae:	d019      	beq.n	a0e4 <cap_state+0xb8>
		RXLED_SET;
    a0b0:	4b16      	ldr	r3, [pc, #88]	; (a10c <cap_state+0xe0>)
    a0b2:	2210      	movs	r2, #16
    a0b4:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    a0b6:	f107 0308 	add.w	r3, r7, #8
    a0ba:	4618      	mov	r0, r3
    a0bc:	f7ff feee 	bl	9e9c <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    a0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a0c2:	f107 0208 	add.w	r2, r7, #8
    a0c6:	2006      	movs	r0, #6
    a0c8:	4611      	mov	r1, r2
    a0ca:	461a      	mov	r2, r3
    a0cc:	f7fa fc82 	bl	49d4 <enqueue_with_ts>
		RXLED_CLR;
    a0d0:	4b0f      	ldr	r3, [pc, #60]	; (a110 <cap_state+0xe4>)
    a0d2:	2210      	movs	r2, #16
    a0d4:	601a      	str	r2, [r3, #0]

		sleep_ms(state, 6);
    a0d6:	6878      	ldr	r0, [r7, #4]
    a0d8:	2106      	movs	r1, #6
    a0da:	f7ff ff0f 	bl	9efc <sleep_ms>
		state->state = EGO_ST_SLEEP;
    a0de:	687b      	ldr	r3, [r7, #4]
    a0e0:	2203      	movs	r2, #3
    a0e2:	701a      	strb	r2, [r3, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    a0e4:	687b      	ldr	r3, [r7, #4]
    a0e6:	781b      	ldrb	r3, [r3, #0]
    a0e8:	2b02      	cmp	r3, #2
    a0ea:	d007      	beq.n	a0fc <cap_state+0xd0>
		cc2400_strobe(SRFOFF);
    a0ec:	2064      	movs	r0, #100	; 0x64
    a0ee:	f000 fd09 	bl	ab04 <cc2400_strobe>
		ssp_stop();
    a0f2:	f7ff fe4f 	bl	9d94 <ssp_stop>
		state->timer_active = 1;
    a0f6:	687b      	ldr	r3, [r7, #4]
    a0f8:	2201      	movs	r2, #1
    a0fa:	611a      	str	r2, [r3, #16]
	}
}
    a0fc:	3730      	adds	r7, #48	; 0x30
    a0fe:	46bd      	mov	sp, r7
    a100:	bd80      	pop	{r7, pc}
    a102:	bf00      	nop
    a104:	10000bec 	.word	0x10000bec
    a108:	40004008 	.word	0x40004008
    a10c:	2009c038 	.word	0x2009c038
    a110:	2009c03c 	.word	0x2009c03c

0000a114 <sleep_state>:

void sleep_state(ego_fsm_state_t *state) {
    a114:	b580      	push	{r7, lr}
    a116:	b082      	sub	sp, #8
    a118:	af00      	add	r7, sp, #0
    a11a:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    a11c:	6878      	ldr	r0, [r7, #4]
    a11e:	f7ff ff25 	bl	9f6c <sleep_elapsed>
    a122:	4603      	mov	r3, r0
    a124:	2b00      	cmp	r3, #0
    a126:	d01e      	beq.n	a166 <sleep_state+0x52>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    a128:	687b      	ldr	r3, [r7, #4]
    a12a:	685b      	ldr	r3, [r3, #4]
    a12c:	1c5a      	adds	r2, r3, #1
    a12e:	4b0f      	ldr	r3, [pc, #60]	; (a16c <sleep_state+0x58>)
    a130:	4013      	ands	r3, r2
    a132:	2b00      	cmp	r3, #0
    a134:	da03      	bge.n	a13e <sleep_state+0x2a>
    a136:	3b01      	subs	r3, #1
    a138:	f063 0303 	orn	r3, r3, #3
    a13c:	3301      	adds	r3, #1
    a13e:	461a      	mov	r2, r3
    a140:	687b      	ldr	r3, [r7, #4]
    a142:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    a144:	687b      	ldr	r3, [r7, #4]
    a146:	685b      	ldr	r3, [r3, #4]
    a148:	4a09      	ldr	r2, [pc, #36]	; (a170 <sleep_state+0x5c>)
    a14a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    a14e:	4b09      	ldr	r3, [pc, #36]	; (a174 <sleep_state+0x60>)
    a150:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    a152:	6878      	ldr	r0, [r7, #4]
    a154:	2107      	movs	r1, #7
    a156:	f7ff fed1 	bl	9efc <sleep_ms>
		state->timer_active = 1;
    a15a:	687b      	ldr	r3, [r7, #4]
    a15c:	2201      	movs	r2, #1
    a15e:	611a      	str	r2, [r3, #16]

		state->state = EGO_ST_START_RX;
    a160:	687b      	ldr	r3, [r7, #4]
    a162:	2201      	movs	r2, #1
    a164:	701a      	strb	r2, [r3, #0]
	}
}
    a166:	3708      	adds	r7, #8
    a168:	46bd      	mov	sp, r7
    a16a:	bd80      	pop	{r7, pc}
    a16c:	80000003 	.word	0x80000003
    a170:	100008b0 	.word	0x100008b0
    a174:	1000049c 	.word	0x1000049c

0000a178 <continuous_init_state>:

// continuous cap states (reuses START_RX state)
void continuous_init_state(ego_fsm_state_t *state) {
    a178:	b480      	push	{r7}
    a17a:	b083      	sub	sp, #12
    a17c:	af00      	add	r7, sp, #0
    a17e:	6078      	str	r0, [r7, #4]
	state->state = EGO_ST_START_RX;
    a180:	687b      	ldr	r3, [r7, #4]
    a182:	2201      	movs	r2, #1
    a184:	701a      	strb	r2, [r3, #0]
}
    a186:	370c      	adds	r7, #12
    a188:	46bd      	mov	sp, r7
    a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
    a18e:	4770      	bx	lr

0000a190 <continuous_cap_state>:

void continuous_cap_state(ego_fsm_state_t *state) {
    a190:	b580      	push	{r7, lr}
    a192:	b08c      	sub	sp, #48	; 0x30
    a194:	af00      	add	r7, sp, #0
    a196:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    a198:	f107 0308 	add.w	r3, r7, #8
    a19c:	2200      	movs	r2, #0
    a19e:	601a      	str	r2, [r3, #0]
    a1a0:	3304      	adds	r3, #4
    a1a2:	2200      	movs	r2, #0
    a1a4:	601a      	str	r2, [r3, #0]
    a1a6:	3304      	adds	r3, #4
    a1a8:	2200      	movs	r2, #0
    a1aa:	601a      	str	r2, [r3, #0]
    a1ac:	3304      	adds	r3, #4
    a1ae:	2200      	movs	r2, #0
    a1b0:	601a      	str	r2, [r3, #0]
    a1b2:	3304      	adds	r3, #4
    a1b4:	2200      	movs	r2, #0
    a1b6:	601a      	str	r2, [r3, #0]
    a1b8:	3304      	adds	r3, #4
    a1ba:	2200      	movs	r2, #0
    a1bc:	601a      	str	r2, [r3, #0]
    a1be:	3304      	adds	r3, #4
    a1c0:	2200      	movs	r2, #0
    a1c2:	601a      	str	r2, [r3, #0]
    a1c4:	3304      	adds	r3, #4
    a1c6:	2200      	movs	r2, #0
    a1c8:	601a      	str	r2, [r3, #0]
    a1ca:	3304      	adds	r3, #4
    a1cc:	2200      	movs	r2, #0
    a1ce:	601a      	str	r2, [r3, #0]
    a1d0:	3304      	adds	r3, #4
    a1d2:	2200      	movs	r2, #0
    a1d4:	601a      	str	r2, [r3, #0]
    a1d6:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    a1d8:	4b1e      	ldr	r3, [pc, #120]	; (a254 <continuous_cap_state+0xc4>)
    a1da:	681b      	ldr	r3, [r3, #0]
    a1dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a1e0:	f640 4235 	movw	r2, #3125	; 0xc35
    a1e4:	fb02 f203 	mul.w	r2, r2, r3
    a1e8:	4b1b      	ldr	r3, [pc, #108]	; (a258 <continuous_cap_state+0xc8>)
    a1ea:	681b      	ldr	r3, [r3, #0]
    a1ec:	4413      	add	r3, r2
void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    a1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    a1f0:	f7ff fe7a 	bl	9ee8 <sync_received>
    a1f4:	4603      	mov	r3, r0
    a1f6:	2b00      	cmp	r3, #0
    a1f8:	d029      	beq.n	a24e <continuous_cap_state+0xbe>
		RXLED_SET;
    a1fa:	4b18      	ldr	r3, [pc, #96]	; (a25c <continuous_cap_state+0xcc>)
    a1fc:	2210      	movs	r2, #16
    a1fe:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    a200:	f107 0308 	add.w	r3, r7, #8
    a204:	4618      	mov	r0, r3
    a206:	f7ff fe49 	bl	9e9c <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    a20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a20c:	f107 0208 	add.w	r2, r7, #8
    a210:	2006      	movs	r0, #6
    a212:	4611      	mov	r1, r2
    a214:	461a      	mov	r2, r3
    a216:	f7fa fbdd 	bl	49d4 <enqueue_with_ts>
		RXLED_CLR;
    a21a:	4b11      	ldr	r3, [pc, #68]	; (a260 <continuous_cap_state+0xd0>)
    a21c:	2210      	movs	r2, #16
    a21e:	601a      	str	r2, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    a220:	2061      	movs	r0, #97	; 0x61
    a222:	f000 fc6f 	bl	ab04 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    a226:	bf00      	nop
    a228:	f000 fc62 	bl	aaf0 <cc2400_status>
    a22c:	4603      	mov	r3, r0
    a22e:	f003 0304 	and.w	r3, r3, #4
    a232:	2b00      	cmp	r3, #0
    a234:	d0f8      	beq.n	a228 <continuous_cap_state+0x98>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    a236:	bf00      	nop
    a238:	200e      	movs	r0, #14
    a23a:	f000 fb8b 	bl	a954 <cc2400_get>
    a23e:	4603      	mov	r3, r0
    a240:	f003 031f 	and.w	r3, r3, #31
    a244:	2b0f      	cmp	r3, #15
    a246:	d1f7      	bne.n	a238 <continuous_cap_state+0xa8>
		cc2400_strobe(SRX);
    a248:	2062      	movs	r0, #98	; 0x62
    a24a:	f000 fc5b 	bl	ab04 <cc2400_strobe>
	}
}
    a24e:	3730      	adds	r7, #48	; 0x30
    a250:	46bd      	mov	sp, r7
    a252:	bd80      	pop	{r7, pc}
    a254:	10000bec 	.word	0x10000bec
    a258:	40004008 	.word	0x40004008
    a25c:	2009c038 	.word	0x2009c038
    a260:	2009c03c 	.word	0x2009c03c

0000a264 <jam_cap_state>:

// jammer states
void jam_cap_state(ego_fsm_state_t *state) {
    a264:	b580      	push	{r7, lr}
    a266:	b082      	sub	sp, #8
    a268:	af00      	add	r7, sp, #0
    a26a:	6078      	str	r0, [r7, #4]
	if (sync_received()) {
    a26c:	f7ff fe3c 	bl	9ee8 <sync_received>
    a270:	4603      	mov	r3, r0
    a272:	2b00      	cmp	r3, #0
    a274:	d012      	beq.n	a29c <jam_cap_state+0x38>
		state->state = EGO_ST_START_JAMMING;
    a276:	687b      	ldr	r3, [r7, #4]
    a278:	2204      	movs	r2, #4
    a27a:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 1;
    a27c:	687b      	ldr	r3, [r7, #4]
    a27e:	2201      	movs	r2, #1
    a280:	615a      	str	r2, [r3, #20]
		state->anchor = CLK100NS;
    a282:	4b16      	ldr	r3, [pc, #88]	; (a2dc <jam_cap_state+0x78>)
    a284:	681b      	ldr	r3, [r3, #0]
    a286:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a28a:	f640 4235 	movw	r2, #3125	; 0xc35
    a28e:	fb02 f203 	mul.w	r2, r2, r3
    a292:	4b13      	ldr	r3, [pc, #76]	; (a2e0 <jam_cap_state+0x7c>)
    a294:	681b      	ldr	r3, [r3, #0]
    a296:	441a      	add	r2, r3
    a298:	687b      	ldr	r3, [r7, #4]
    a29a:	619a      	str	r2, [r3, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    a29c:	687b      	ldr	r3, [r7, #4]
    a29e:	691b      	ldr	r3, [r3, #16]
    a2a0:	2b00      	cmp	r3, #0
    a2a2:	d00f      	beq.n	a2c4 <jam_cap_state+0x60>
    a2a4:	6878      	ldr	r0, [r7, #4]
    a2a6:	f7ff fe61 	bl	9f6c <sleep_elapsed>
    a2aa:	4603      	mov	r3, r0
    a2ac:	2b00      	cmp	r3, #0
    a2ae:	d009      	beq.n	a2c4 <jam_cap_state+0x60>
		state->state = EGO_ST_START_JAMMING;
    a2b0:	687b      	ldr	r3, [r7, #4]
    a2b2:	2204      	movs	r2, #4
    a2b4:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 0;
    a2b6:	687b      	ldr	r3, [r7, #4]
    a2b8:	2200      	movs	r2, #0
    a2ba:	615a      	str	r2, [r3, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    a2bc:	6878      	ldr	r0, [r7, #4]
    a2be:	210b      	movs	r1, #11
    a2c0:	f7ff fe1c 	bl	9efc <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    a2c4:	687b      	ldr	r3, [r7, #4]
    a2c6:	781b      	ldrb	r3, [r3, #0]
    a2c8:	2b02      	cmp	r3, #2
    a2ca:	d004      	beq.n	a2d6 <jam_cap_state+0x72>
		cc2400_strobe(SRFOFF);
    a2cc:	2064      	movs	r0, #100	; 0x64
    a2ce:	f000 fc19 	bl	ab04 <cc2400_strobe>
		ssp_stop();
    a2d2:	f7ff fd5f 	bl	9d94 <ssp_stop>
	}
}
    a2d6:	3708      	adds	r7, #8
    a2d8:	46bd      	mov	sp, r7
    a2da:	bd80      	pop	{r7, pc}
    a2dc:	10000bec 	.word	0x10000bec
    a2e0:	40004008 	.word	0x40004008

0000a2e4 <start_jamming_state>:

void start_jamming_state(ego_fsm_state_t *state) {
    a2e4:	b580      	push	{r7, lr}
    a2e6:	b082      	sub	sp, #8
    a2e8:	af00      	add	r7, sp, #0
    a2ea:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    a2ec:	200d      	movs	r0, #13
    a2ee:	f647 71ff 	movw	r1, #32767	; 0x7fff
    a2f2:	f000 fb45 	bl	a980 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    a2f6:	2012      	movs	r0, #18
    a2f8:	f642 3122 	movw	r1, #11042	; 0x2b22
    a2fc:	f000 fb40 	bl	a980 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    a300:	2014      	movs	r0, #20
    a302:	f243 314b 	movw	r1, #13131	; 0x334b
    a306:	f000 fb3b 	bl	a980 <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    a30a:	2020      	movs	r0, #32
    a30c:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    a310:	f000 fb36 	bl	a980 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    a314:	4b21      	ldr	r3, [pc, #132]	; (a39c <start_jamming_state+0xb8>)
    a316:	881b      	ldrh	r3, [r3, #0]
    a318:	b29b      	uxth	r3, r3
    a31a:	2002      	movs	r0, #2
    a31c:	4619      	mov	r1, r3
    a31e:	f000 fb2f 	bl	a980 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    a322:	2003      	movs	r0, #3
    a324:	2126      	movs	r1, #38	; 0x26
    a326:	f000 fb2b 	bl	a980 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    a32a:	2021      	movs	r0, #33	; 0x21
    a32c:	2103      	movs	r1, #3
    a32e:	f000 fb27 	bl	a980 <cc2400_set>
	cc2400_set(FREND, 0xf);
    a332:	2005      	movs	r0, #5
    a334:	210f      	movs	r1, #15
    a336:	f000 fb23 	bl	a980 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    a33a:	bf00      	nop
    a33c:	f000 fbd8 	bl	aaf0 <cc2400_status>
    a340:	4603      	mov	r3, r0
    a342:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a346:	2b00      	cmp	r3, #0
    a348:	d0f8      	beq.n	a33c <start_jamming_state+0x58>

	cc2400_strobe(SFSON);
    a34a:	2061      	movs	r0, #97	; 0x61
    a34c:	f000 fbda 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    a350:	bf00      	nop
    a352:	f000 fbcd 	bl	aaf0 <cc2400_status>
    a356:	4603      	mov	r3, r0
    a358:	f003 0304 	and.w	r3, r3, #4
    a35c:	2b00      	cmp	r3, #0
    a35e:	d0f8      	beq.n	a352 <start_jamming_state+0x6e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    a360:	bf00      	nop
    a362:	200e      	movs	r0, #14
    a364:	f000 faf6 	bl	a954 <cc2400_get>
    a368:	4603      	mov	r3, r0
    a36a:	f003 031f 	and.w	r3, r3, #31
    a36e:	2b0f      	cmp	r3, #15
    a370:	d1f7      	bne.n	a362 <start_jamming_state+0x7e>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    a372:	4b0b      	ldr	r3, [pc, #44]	; (a3a0 <start_jamming_state+0xbc>)
    a374:	2280      	movs	r2, #128	; 0x80
    a376:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    a378:	2063      	movs	r0, #99	; 0x63
    a37a:	f000 fbc3 	bl	ab04 <cc2400_strobe>
	TXLED_SET;
    a37e:	4b09      	ldr	r3, [pc, #36]	; (a3a4 <start_jamming_state+0xc0>)
    a380:	f44f 7280 	mov.w	r2, #256	; 0x100
    a384:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    a386:	687b      	ldr	r3, [r7, #4]
    a388:	2205      	movs	r2, #5
    a38a:	701a      	strb	r2, [r3, #0]
	sleep_ms_anchor(state, 2);
    a38c:	6878      	ldr	r0, [r7, #4]
    a38e:	2102      	movs	r1, #2
    a390:	f7ff fdd6 	bl	9f40 <sleep_ms_anchor>
}
    a394:	3708      	adds	r7, #8
    a396:	46bd      	mov	sp, r7
    a398:	bd80      	pop	{r7, pc}
    a39a:	bf00      	nop
    a39c:	1000049c 	.word	0x1000049c
    a3a0:	2009c058 	.word	0x2009c058
    a3a4:	2009c038 	.word	0x2009c038

0000a3a8 <jamming_state>:

void jamming_state(ego_fsm_state_t *state) {
    a3a8:	b580      	push	{r7, lr}
    a3aa:	b082      	sub	sp, #8
    a3ac:	af00      	add	r7, sp, #0
    a3ae:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    a3b0:	6878      	ldr	r0, [r7, #4]
    a3b2:	f7ff fddb 	bl	9f6c <sleep_elapsed>
    a3b6:	4603      	mov	r3, r0
    a3b8:	2b00      	cmp	r3, #0
    a3ba:	d025      	beq.n	a408 <jamming_state+0x60>
		cc2400_strobe(SRFOFF);
    a3bc:	2064      	movs	r0, #100	; 0x64
    a3be:	f000 fba1 	bl	ab04 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    a3c2:	4b13      	ldr	r3, [pc, #76]	; (a410 <jamming_state+0x68>)
    a3c4:	2280      	movs	r2, #128	; 0x80
    a3c6:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    a3c8:	4b12      	ldr	r3, [pc, #72]	; (a414 <jamming_state+0x6c>)
    a3ca:	f44f 7280 	mov.w	r2, #256	; 0x100
    a3ce:	601a      	str	r2, [r3, #0]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    a3d0:	687b      	ldr	r3, [r7, #4]
    a3d2:	685b      	ldr	r3, [r3, #4]
    a3d4:	1c5a      	adds	r2, r3, #1
    a3d6:	4b10      	ldr	r3, [pc, #64]	; (a418 <jamming_state+0x70>)
    a3d8:	4013      	ands	r3, r2
    a3da:	2b00      	cmp	r3, #0
    a3dc:	da03      	bge.n	a3e6 <jamming_state+0x3e>
    a3de:	3b01      	subs	r3, #1
    a3e0:	f063 0303 	orn	r3, r3, #3
    a3e4:	3301      	adds	r3, #1
    a3e6:	461a      	mov	r2, r3
    a3e8:	687b      	ldr	r3, [r7, #4]
    a3ea:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    a3ec:	687b      	ldr	r3, [r7, #4]
    a3ee:	685b      	ldr	r3, [r3, #4]
    a3f0:	4a0a      	ldr	r2, [pc, #40]	; (a41c <jamming_state+0x74>)
    a3f2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    a3f6:	4b0a      	ldr	r3, [pc, #40]	; (a420 <jamming_state+0x78>)
    a3f8:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    a3fa:	687b      	ldr	r3, [r7, #4]
    a3fc:	2203      	movs	r2, #3
    a3fe:	701a      	strb	r2, [r3, #0]
		sleep_ms_anchor(state, 6);
    a400:	6878      	ldr	r0, [r7, #4]
    a402:	2106      	movs	r1, #6
    a404:	f7ff fd9c 	bl	9f40 <sleep_ms_anchor>
	}
}
    a408:	3708      	adds	r7, #8
    a40a:	46bd      	mov	sp, r7
    a40c:	bd80      	pop	{r7, pc}
    a40e:	bf00      	nop
    a410:	2009c05c 	.word	0x2009c05c
    a414:	2009c03c 	.word	0x2009c03c
    a418:	80000003 	.word	0x80000003
    a41c:	100008b0 	.word	0x100008b0
    a420:	1000049c 	.word	0x1000049c

0000a424 <jam_sleep_state>:

void jam_sleep_state(ego_fsm_state_t *state) {
    a424:	b580      	push	{r7, lr}
    a426:	b082      	sub	sp, #8
    a428:	af00      	add	r7, sp, #0
    a42a:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    a42c:	6878      	ldr	r0, [r7, #4]
    a42e:	f7ff fd9d 	bl	9f6c <sleep_elapsed>
    a432:	4603      	mov	r3, r0
    a434:	2b00      	cmp	r3, #0
    a436:	d009      	beq.n	a44c <jam_sleep_state+0x28>
		state->state = EGO_ST_START_RX;
    a438:	687b      	ldr	r3, [r7, #4]
    a43a:	2201      	movs	r2, #1
    a43c:	701a      	strb	r2, [r3, #0]
		state->timer_active = 1;
    a43e:	687b      	ldr	r3, [r7, #4]
    a440:	2201      	movs	r2, #1
    a442:	611a      	str	r2, [r3, #16]
		sleep_ms_anchor(state, 11);
    a444:	6878      	ldr	r0, [r7, #4]
    a446:	210b      	movs	r1, #11
    a448:	f7ff fd7a 	bl	9f40 <sleep_ms_anchor>
	}
}
    a44c:	3708      	adds	r7, #8
    a44e:	46bd      	mov	sp, r7
    a450:	bd80      	pop	{r7, pc}
    a452:	bf00      	nop

0000a454 <ego_main>:

void ego_main(ego_mode_t mode) {
    a454:	b5b0      	push	{r4, r5, r7, lr}
    a456:	b09e      	sub	sp, #120	; 0x78
    a458:	af00      	add	r7, sp, #0
    a45a:	4603      	mov	r3, r0
    a45c:	71fb      	strb	r3, [r7, #7]
	ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    a45e:	f107 0358 	add.w	r3, r7, #88	; 0x58
    a462:	2200      	movs	r2, #0
    a464:	601a      	str	r2, [r3, #0]
    a466:	3304      	adds	r3, #4
    a468:	2200      	movs	r2, #0
    a46a:	601a      	str	r2, [r3, #0]
    a46c:	3304      	adds	r3, #4
    a46e:	2200      	movs	r2, #0
    a470:	601a      	str	r2, [r3, #0]
    a472:	3304      	adds	r3, #4
    a474:	2200      	movs	r2, #0
    a476:	601a      	str	r2, [r3, #0]
    a478:	3304      	adds	r3, #4
    a47a:	2200      	movs	r2, #0
    a47c:	601a      	str	r2, [r3, #0]
    a47e:	3304      	adds	r3, #4
    a480:	2200      	movs	r2, #0
    a482:	601a      	str	r2, [r3, #0]
    a484:	3304      	adds	r3, #4
    a486:	2200      	movs	r2, #0
    a488:	601a      	str	r2, [r3, #0]
    a48a:	3304      	adds	r3, #4
		.channel_index = 0,
		.timer_active = 0,
	};

	// hopping connection following
	ego_st_handler follow_handler[] = {
    a48c:	4b26      	ldr	r3, [pc, #152]	; (a528 <ego_main+0xd4>)
    a48e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
    a492:	461d      	mov	r5, r3
    a494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a498:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    a49c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		nop_state,
		nop_state,
	};

	// continuous rx on a single channel
	ego_st_handler continuous_rx_handler[] = {
    a4a0:	4b22      	ldr	r3, [pc, #136]	; (a52c <ego_main+0xd8>)
    a4a2:	f107 0424 	add.w	r4, r7, #36	; 0x24
    a4a6:	461d      	mov	r5, r3
    a4a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a4aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a4ac:	e895 0003 	ldmia.w	r5, {r0, r1}
    a4b0:	e884 0003 	stmia.w	r4, {r0, r1}
		nop_state,
		nop_state,
	};

	// jamming
	ego_st_handler jam_handler[] = {
    a4b4:	4b1e      	ldr	r3, [pc, #120]	; (a530 <ego_main+0xdc>)
    a4b6:	f107 040c 	add.w	r4, r7, #12
    a4ba:	461d      	mov	r5, r3
    a4bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a4be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a4c0:	e895 0003 	ldmia.w	r5, {r0, r1}
    a4c4:	e884 0003 	stmia.w	r4, {r0, r1}
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    a4c8:	79fb      	ldrb	r3, [r7, #7]
    a4ca:	2b01      	cmp	r3, #1
    a4cc:	d007      	beq.n	a4de <ego_main+0x8a>
    a4ce:	2b02      	cmp	r3, #2
    a4d0:	d009      	beq.n	a4e6 <ego_main+0x92>
    a4d2:	2b00      	cmp	r3, #0
    a4d4:	d10b      	bne.n	a4ee <ego_main+0x9a>
		case EGO_FOLLOW:
			handler = follow_handler;
    a4d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
    a4da:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    a4dc:	e00b      	b.n	a4f6 <ego_main+0xa2>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    a4de:	f107 0324 	add.w	r3, r7, #36	; 0x24
    a4e2:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    a4e4:	e007      	b.n	a4f6 <ego_main+0xa2>
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    a4e6:	f107 030c 	add.w	r3, r7, #12
    a4ea:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    a4ec:	e003      	b.n	a4f6 <ego_main+0xa2>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    a4ee:	4b11      	ldr	r3, [pc, #68]	; (a534 <ego_main+0xe0>)
    a4f0:	2200      	movs	r2, #0
    a4f2:	701a      	strb	r2, [r3, #0]
    a4f4:	e015      	b.n	a522 <ego_main+0xce>
			return;
	}

	ego_init();
    a4f6:	f7ff fc61 	bl	9dbc <ego_init>

	while (1) {
		if (requested_mode != MODE_EGO)
    a4fa:	4b0e      	ldr	r3, [pc, #56]	; (a534 <ego_main+0xe0>)
    a4fc:	781b      	ldrb	r3, [r3, #0]
    a4fe:	b2db      	uxtb	r3, r3
    a500:	2b0d      	cmp	r3, #13
    a502:	d003      	beq.n	a50c <ego_main+0xb8>
			break;
    a504:	bf00      	nop
		handler[state.state](&state);
	}

	ego_deinit();
    a506:	f7ff fc65 	bl	9dd4 <ego_deinit>
    a50a:	e00a      	b.n	a522 <ego_main+0xce>
	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
			break;
		handler[state.state](&state);
    a50c:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
    a510:	009b      	lsls	r3, r3, #2
    a512:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    a514:	4413      	add	r3, r2
    a516:	681b      	ldr	r3, [r3, #0]
    a518:	f107 0258 	add.w	r2, r7, #88	; 0x58
    a51c:	4610      	mov	r0, r2
    a51e:	4798      	blx	r3
	}
    a520:	e7eb      	b.n	a4fa <ego_main+0xa6>

	ego_deinit();
}
    a522:	3778      	adds	r7, #120	; 0x78
    a524:	46bd      	mov	sp, r7
    a526:	bdb0      	pop	{r4, r5, r7, pc}
    a528:	0000d08c 	.word	0x0000d08c
    a52c:	0000d0a8 	.word	0x0000d0a8
    a530:	0000d0c0 	.word	0x0000d0c0
    a534:	10000a3f 	.word	0x10000a3f

0000a538 <USB_IRQHandler>:
	
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
    a538:	b580      	push	{r7, lr}
    a53a:	af00      	add	r7, sp, #0
	USBHwISR();
    a53c:	f000 ffb6 	bl	b4ac <USBHwISR>
}
    a540:	bd80      	pop	{r7, pc}
    a542:	bf00      	nop

0000a544 <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    a544:	b580      	push	{r7, lr}
    a546:	b082      	sub	sp, #8
    a548:	af00      	add	r7, sp, #0
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
    a54a:	4b12      	ldr	r3, [pc, #72]	; (a594 <Reset_Handler+0x50>)
    a54c:	607b      	str	r3, [r7, #4]
	for(dest = &_data; dest < &_edata; )
    a54e:	4b12      	ldr	r3, [pc, #72]	; (a598 <Reset_Handler+0x54>)
    a550:	603b      	str	r3, [r7, #0]
    a552:	e007      	b.n	a564 <Reset_Handler+0x20>
	{
		*dest++ = *src++;
    a554:	683b      	ldr	r3, [r7, #0]
    a556:	1d1a      	adds	r2, r3, #4
    a558:	603a      	str	r2, [r7, #0]
    a55a:	687a      	ldr	r2, [r7, #4]
    a55c:	1d11      	adds	r1, r2, #4
    a55e:	6079      	str	r1, [r7, #4]
    a560:	6812      	ldr	r2, [r2, #0]
    a562:	601a      	str	r2, [r3, #0]
{
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    a564:	683b      	ldr	r3, [r7, #0]
    a566:	4a0d      	ldr	r2, [pc, #52]	; (a59c <Reset_Handler+0x58>)
    a568:	4293      	cmp	r3, r2
    a56a:	d3f3      	bcc.n	a554 <Reset_Handler+0x10>
	{
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
    a56c:	4b0c      	ldr	r3, [pc, #48]	; (a5a0 <Reset_Handler+0x5c>)
    a56e:	607b      	str	r3, [r7, #4]
	while (src < &_ebss)
    a570:	e004      	b.n	a57c <Reset_Handler+0x38>
	{
		*src++ = 0;
    a572:	687b      	ldr	r3, [r7, #4]
    a574:	1d1a      	adds	r2, r3, #4
    a576:	607a      	str	r2, [r7, #4]
    a578:	2200      	movs	r2, #0
    a57a:	601a      	str	r2, [r3, #0]
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    a57c:	687b      	ldr	r3, [r7, #4]
    a57e:	4a09      	ldr	r2, [pc, #36]	; (a5a4 <Reset_Handler+0x60>)
    a580:	4293      	cmp	r3, r2
    a582:	d3f6      	bcc.n	a572 <Reset_Handler+0x2e>
	{
		*src++ = 0;
	}

    __libc_init_array();
    a584:	f7f9 fdd0 	bl	4128 <__libc_init_array>
    
    // Set the vector table location.
    SCB_VTOR = &_interrupt_vector_table;
    a588:	4b07      	ldr	r3, [pc, #28]	; (a5a8 <Reset_Handler+0x64>)
    a58a:	4a08      	ldr	r2, [pc, #32]	; (a5ac <Reset_Handler+0x68>)
    a58c:	601a      	str	r2, [r3, #0]
    
	main();
    a58e:	f7fe fb93 	bl	8cb8 <main>

	// In case main() fails, have something to breakpoint
	while (1) {;}
    a592:	e7fe      	b.n	a592 <Reset_Handler+0x4e>
    a594:	0000d128 	.word	0x0000d128
    a598:	10000020 	.word	0x10000020
    a59c:	1000095e 	.word	0x1000095e
    a5a0:	10000960 	.word	0x10000960
    a5a4:	10003290 	.word	0x10003290
    a5a8:	e000ed08 	.word	0xe000ed08
    a5ac:	00004000 	.word	0x00004000

0000a5b0 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    a5b0:	b480      	push	{r7}
    a5b2:	af00      	add	r7, sp, #0
    a5b4:	e7fe      	b.n	a5b4 <ADC_IRQHandler+0x4>
    a5b6:	bf00      	nop

0000a5b8 <wait>:
 */

#include "ubertooth.h"
/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
    a5b8:	b580      	push	{r7, lr}
    a5ba:	b082      	sub	sp, #8
    a5bc:	af00      	add	r7, sp, #0
    a5be:	4603      	mov	r3, r0
    a5c0:	71fb      	strb	r3, [r7, #7]
	wait_us(seconds * 1000000);
    a5c2:	79fb      	ldrb	r3, [r7, #7]
    a5c4:	4a04      	ldr	r2, [pc, #16]	; (a5d8 <wait+0x20>)
    a5c6:	fb02 f303 	mul.w	r3, r2, r3
    a5ca:	4618      	mov	r0, r3
    a5cc:	f000 f818 	bl	a600 <wait_us>
}
    a5d0:	3708      	adds	r7, #8
    a5d2:	46bd      	mov	sp, r7
    a5d4:	bd80      	pop	{r7, pc}
    a5d6:	bf00      	nop
    a5d8:	000f4240 	.word	0x000f4240

0000a5dc <rbit>:
{
	wait_us(ms * 1000);
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
    a5dc:	b480      	push	{r7}
    a5de:	b085      	sub	sp, #20
    a5e0:	af00      	add	r7, sp, #0
    a5e2:	6078      	str	r0, [r7, #4]
  u32 result = 0;
    a5e4:	2300      	movs	r3, #0
    a5e6:	60fb      	str	r3, [r7, #12]
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    a5e8:	687b      	ldr	r3, [r7, #4]
    a5ea:	fa93 f3a3 	rbit	r3, r3
    a5ee:	60fb      	str	r3, [r7, #12]
  return result;
    a5f0:	68fb      	ldr	r3, [r7, #12]
}
    a5f2:	4618      	mov	r0, r3
    a5f4:	3714      	adds	r7, #20
    a5f6:	46bd      	mov	sp, r7
    a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    a5fc:	4770      	bx	lr
    a5fe:	bf00      	nop

0000a600 <wait_us>:

/* delay a number of microseconds while on internal oscillator (4 MHz) */
/* we only have a resolution of 1000/400, so to the nearest 2.5        */
static volatile u32 wait_us_counter;
void wait_us(u32 us)
{
    a600:	b480      	push	{r7}
    a602:	b083      	sub	sp, #12
    a604:	af00      	add	r7, sp, #0
    a606:	6078      	str	r0, [r7, #4]
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    a608:	687b      	ldr	r3, [r7, #4]
    a60a:	089a      	lsrs	r2, r3, #2
    a60c:	687b      	ldr	r3, [r7, #4]
    a60e:	08db      	lsrs	r3, r3, #3
    a610:	441a      	add	r2, r3
    a612:	687b      	ldr	r3, [r7, #4]
    a614:	099b      	lsrs	r3, r3, #6
    a616:	441a      	add	r2, r3
    a618:	687b      	ldr	r3, [r7, #4]
    a61a:	09db      	lsrs	r3, r3, #7
    a61c:	441a      	add	r2, r3
    a61e:	687b      	ldr	r3, [r7, #4]
    a620:	0a9b      	lsrs	r3, r3, #10
    a622:	441a      	add	r2, r3
    a624:	687b      	ldr	r3, [r7, #4]
    a626:	0adb      	lsrs	r3, r3, #11
    a628:	4413      	add	r3, r2
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    a62a:	4a07      	ldr	r2, [pc, #28]	; (a648 <wait_us+0x48>)
    a62c:	6013      	str	r3, [r2, #0]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    a62e:	bf00      	nop
    a630:	4b05      	ldr	r3, [pc, #20]	; (a648 <wait_us+0x48>)
    a632:	681b      	ldr	r3, [r3, #0]
    a634:	3b01      	subs	r3, #1
    a636:	4a04      	ldr	r2, [pc, #16]	; (a648 <wait_us+0x48>)
    a638:	6013      	str	r3, [r2, #0]
    a63a:	2b00      	cmp	r3, #0
    a63c:	d1f8      	bne.n	a630 <wait_us+0x30>
}
    a63e:	370c      	adds	r7, #12
    a640:	46bd      	mov	sp, r7
    a642:	f85d 7b04 	ldr.w	r7, [sp], #4
    a646:	4770      	bx	lr
    a648:	10000a68 	.word	0x10000a68

0000a64c <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    a64c:	b580      	push	{r7, lr}
    a64e:	af00      	add	r7, sp, #0
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    a650:	f000 f836 	bl	a6c0 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    a654:	4b10      	ldr	r3, [pc, #64]	; (a698 <gpio_init+0x4c>)
    a656:	2200      	movs	r2, #0
    a658:	601a      	str	r2, [r3, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    a65a:	4b10      	ldr	r3, [pc, #64]	; (a69c <gpio_init+0x50>)
    a65c:	f24c 7212 	movw	r2, #50962	; 0xc712
    a660:	601a      	str	r2, [r3, #0]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    a662:	4b0f      	ldr	r3, [pc, #60]	; (a6a0 <gpio_init+0x54>)
    a664:	f240 12b1 	movw	r2, #433	; 0x1b1
    a668:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    a66a:	4b0e      	ldr	r3, [pc, #56]	; (a6a4 <gpio_init+0x58>)
    a66c:	2200      	movs	r2, #0
    a66e:	601a      	str	r2, [r3, #0]
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    a670:	4b0d      	ldr	r3, [pc, #52]	; (a6a8 <gpio_init+0x5c>)
    a672:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
    a676:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    a678:	4b0c      	ldr	r3, [pc, #48]	; (a6ac <gpio_init+0x60>)
    a67a:	2200      	movs	r2, #0
    a67c:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    a67e:	4b0c      	ldr	r3, [pc, #48]	; (a6b0 <gpio_init+0x64>)
    a680:	2200      	movs	r2, #0
    a682:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    a684:	4b0b      	ldr	r3, [pc, #44]	; (a6b4 <gpio_init+0x68>)
    a686:	2200      	movs	r2, #0
    a688:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    a68a:	4b0b      	ldr	r3, [pc, #44]	; (a6b8 <gpio_init+0x6c>)
    a68c:	2200      	movs	r2, #0
    a68e:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    a690:	4b0a      	ldr	r3, [pc, #40]	; (a6bc <gpio_init+0x70>)
    a692:	2200      	movs	r2, #0
    a694:	601a      	str	r2, [r3, #0]

#ifdef TC13BADGE
	/* R8C_CTL is active low */
	R8C_CTL_SET;
#endif
}
    a696:	bd80      	pop	{r7, pc}
    a698:	2009c000 	.word	0x2009c000
    a69c:	2009c020 	.word	0x2009c020
    a6a0:	2009c040 	.word	0x2009c040
    a6a4:	2009c060 	.word	0x2009c060
    a6a8:	2009c080 	.word	0x2009c080
    a6ac:	2009c014 	.word	0x2009c014
    a6b0:	2009c034 	.word	0x2009c034
    a6b4:	2009c054 	.word	0x2009c054
    a6b8:	2009c074 	.word	0x2009c074
    a6bc:	2009c094 	.word	0x2009c094

0000a6c0 <all_pins_off>:

void all_pins_off(void)
{
    a6c0:	b480      	push	{r7}
    a6c2:	af00      	add	r7, sp, #0
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    a6c4:	4b27      	ldr	r3, [pc, #156]	; (a764 <all_pins_off+0xa4>)
    a6c6:	2200      	movs	r2, #0
    a6c8:	601a      	str	r2, [r3, #0]
	PINSEL1 = 0;
    a6ca:	4b27      	ldr	r3, [pc, #156]	; (a768 <all_pins_off+0xa8>)
    a6cc:	2200      	movs	r2, #0
    a6ce:	601a      	str	r2, [r3, #0]
	PINSEL2 = 0;
    a6d0:	4b26      	ldr	r3, [pc, #152]	; (a76c <all_pins_off+0xac>)
    a6d2:	2200      	movs	r2, #0
    a6d4:	601a      	str	r2, [r3, #0]
	PINSEL3 = 0;
    a6d6:	4b26      	ldr	r3, [pc, #152]	; (a770 <all_pins_off+0xb0>)
    a6d8:	2200      	movs	r2, #0
    a6da:	601a      	str	r2, [r3, #0]
	PINSEL4 = 0;
    a6dc:	4b25      	ldr	r3, [pc, #148]	; (a774 <all_pins_off+0xb4>)
    a6de:	2200      	movs	r2, #0
    a6e0:	601a      	str	r2, [r3, #0]
	PINSEL7 = 0;
    a6e2:	4b25      	ldr	r3, [pc, #148]	; (a778 <all_pins_off+0xb8>)
    a6e4:	2200      	movs	r2, #0
    a6e6:	601a      	str	r2, [r3, #0]
	PINSEL9 = 0;
    a6e8:	4b24      	ldr	r3, [pc, #144]	; (a77c <all_pins_off+0xbc>)
    a6ea:	2200      	movs	r2, #0
    a6ec:	601a      	str	r2, [r3, #0]
	PINSEL10 = 0;
    a6ee:	4b24      	ldr	r3, [pc, #144]	; (a780 <all_pins_off+0xc0>)
    a6f0:	2200      	movs	r2, #0
    a6f2:	601a      	str	r2, [r3, #0]

	/* configure all pins as inputs */
	FIO0DIR = 0;
    a6f4:	4b23      	ldr	r3, [pc, #140]	; (a784 <all_pins_off+0xc4>)
    a6f6:	2200      	movs	r2, #0
    a6f8:	601a      	str	r2, [r3, #0]
	FIO1DIR = 0;
    a6fa:	4b23      	ldr	r3, [pc, #140]	; (a788 <all_pins_off+0xc8>)
    a6fc:	2200      	movs	r2, #0
    a6fe:	601a      	str	r2, [r3, #0]
	FIO2DIR = 0;
    a700:	4b22      	ldr	r3, [pc, #136]	; (a78c <all_pins_off+0xcc>)
    a702:	2200      	movs	r2, #0
    a704:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    a706:	4b22      	ldr	r3, [pc, #136]	; (a790 <all_pins_off+0xd0>)
    a708:	2200      	movs	r2, #0
    a70a:	601a      	str	r2, [r3, #0]
	FIO4DIR = 0;
    a70c:	4b21      	ldr	r3, [pc, #132]	; (a794 <all_pins_off+0xd4>)
    a70e:	2200      	movs	r2, #0
    a710:	601a      	str	r2, [r3, #0]

	/* pull-up on every pin */
	PINMODE0 = 0;
    a712:	4b21      	ldr	r3, [pc, #132]	; (a798 <all_pins_off+0xd8>)
    a714:	2200      	movs	r2, #0
    a716:	601a      	str	r2, [r3, #0]
	PINMODE1 = 0;
    a718:	4b20      	ldr	r3, [pc, #128]	; (a79c <all_pins_off+0xdc>)
    a71a:	2200      	movs	r2, #0
    a71c:	601a      	str	r2, [r3, #0]
	PINMODE2 = 0;
    a71e:	4b20      	ldr	r3, [pc, #128]	; (a7a0 <all_pins_off+0xe0>)
    a720:	2200      	movs	r2, #0
    a722:	601a      	str	r2, [r3, #0]
	PINMODE3 = 0;
    a724:	4b1f      	ldr	r3, [pc, #124]	; (a7a4 <all_pins_off+0xe4>)
    a726:	2200      	movs	r2, #0
    a728:	601a      	str	r2, [r3, #0]
	PINMODE4 = 0;
    a72a:	4b1f      	ldr	r3, [pc, #124]	; (a7a8 <all_pins_off+0xe8>)
    a72c:	2200      	movs	r2, #0
    a72e:	601a      	str	r2, [r3, #0]
	PINMODE7 = 0;
    a730:	4b1e      	ldr	r3, [pc, #120]	; (a7ac <all_pins_off+0xec>)
    a732:	2200      	movs	r2, #0
    a734:	601a      	str	r2, [r3, #0]
	PINMODE9 = 0;
    a736:	4b1e      	ldr	r3, [pc, #120]	; (a7b0 <all_pins_off+0xf0>)
    a738:	2200      	movs	r2, #0
    a73a:	601a      	str	r2, [r3, #0]

	/* set all outputs low */
	FIO0PIN = 0;
    a73c:	4b1d      	ldr	r3, [pc, #116]	; (a7b4 <all_pins_off+0xf4>)
    a73e:	2200      	movs	r2, #0
    a740:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    a742:	4b1d      	ldr	r3, [pc, #116]	; (a7b8 <all_pins_off+0xf8>)
    a744:	2200      	movs	r2, #0
    a746:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    a748:	4b1c      	ldr	r3, [pc, #112]	; (a7bc <all_pins_off+0xfc>)
    a74a:	2200      	movs	r2, #0
    a74c:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    a74e:	4b1c      	ldr	r3, [pc, #112]	; (a7c0 <all_pins_off+0x100>)
    a750:	2200      	movs	r2, #0
    a752:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    a754:	4b1b      	ldr	r3, [pc, #108]	; (a7c4 <all_pins_off+0x104>)
    a756:	2200      	movs	r2, #0
    a758:	601a      	str	r2, [r3, #0]
}
    a75a:	46bd      	mov	sp, r7
    a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
    a760:	4770      	bx	lr
    a762:	bf00      	nop
    a764:	4002c000 	.word	0x4002c000
    a768:	4002c004 	.word	0x4002c004
    a76c:	4002c008 	.word	0x4002c008
    a770:	4002c00c 	.word	0x4002c00c
    a774:	4002c010 	.word	0x4002c010
    a778:	4002c01c 	.word	0x4002c01c
    a77c:	4002c024 	.word	0x4002c024
    a780:	4002c028 	.word	0x4002c028
    a784:	2009c000 	.word	0x2009c000
    a788:	2009c020 	.word	0x2009c020
    a78c:	2009c040 	.word	0x2009c040
    a790:	2009c060 	.word	0x2009c060
    a794:	2009c080 	.word	0x2009c080
    a798:	4002c040 	.word	0x4002c040
    a79c:	4002c044 	.word	0x4002c044
    a7a0:	4002c048 	.word	0x4002c048
    a7a4:	4002c04c 	.word	0x4002c04c
    a7a8:	4002c050 	.word	0x4002c050
    a7ac:	4002c05c 	.word	0x4002c05c
    a7b0:	4002c064 	.word	0x4002c064
    a7b4:	2009c014 	.word	0x2009c014
    a7b8:	2009c034 	.word	0x2009c034
    a7bc:	2009c054 	.word	0x2009c054
    a7c0:	2009c074 	.word	0x2009c074
    a7c4:	2009c094 	.word	0x2009c094

0000a7c8 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    a7c8:	b580      	push	{r7, lr}
    a7ca:	af00      	add	r7, sp, #0
	gpio_init();
    a7cc:	f7ff ff3e 	bl	a64c <gpio_init>
	cc2400_init();
    a7d0:	f000 f860 	bl	a894 <cc2400_init>
	clock_start();
    a7d4:	f000 f9c2 	bl	ab5c <clock_start>
}
    a7d8:	bd80      	pop	{r7, pc}
    a7da:	bf00      	nop

0000a7dc <dio_ssp_init>:

/* configure SSP for CC2400's secondary serial data interface */
void dio_ssp_init()
{
    a7dc:	b480      	push	{r7}
    a7de:	af00      	add	r7, sp, #0
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    a7e0:	4a16      	ldr	r2, [pc, #88]	; (a83c <dio_ssp_init+0x60>)
    a7e2:	4b16      	ldr	r3, [pc, #88]	; (a83c <dio_ssp_init+0x60>)
    a7e4:	681b      	ldr	r3, [r3, #0]
    a7e6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    a7ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    a7ee:	6013      	str	r3, [r2, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    a7f0:	4a12      	ldr	r2, [pc, #72]	; (a83c <dio_ssp_init+0x60>)
    a7f2:	4b12      	ldr	r3, [pc, #72]	; (a83c <dio_ssp_init+0x60>)
    a7f4:	681b      	ldr	r3, [r3, #0]
    a7f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
    a7fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    a7fe:	6013      	str	r3, [r2, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    a800:	4a0e      	ldr	r2, [pc, #56]	; (a83c <dio_ssp_init+0x60>)
    a802:	4b0e      	ldr	r3, [pc, #56]	; (a83c <dio_ssp_init+0x60>)
    a804:	681b      	ldr	r3, [r3, #0]
    a806:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    a80a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    a80e:	6013      	str	r3, [r2, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    a810:	4a0a      	ldr	r2, [pc, #40]	; (a83c <dio_ssp_init+0x60>)
    a812:	4b0a      	ldr	r3, [pc, #40]	; (a83c <dio_ssp_init+0x60>)
    a814:	681b      	ldr	r3, [r3, #0]
    a816:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    a81a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    a81e:	6013      	str	r3, [r2, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    a820:	4b07      	ldr	r3, [pc, #28]	; (a840 <dio_ssp_init+0x64>)
    a822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    a826:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    a828:	4b06      	ldr	r3, [pc, #24]	; (a844 <dio_ssp_init+0x68>)
    a82a:	22c7      	movs	r2, #199	; 0xc7
    a82c:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    a82e:	4b06      	ldr	r3, [pc, #24]	; (a848 <dio_ssp_init+0x6c>)
    a830:	220c      	movs	r2, #12
    a832:	601a      	str	r2, [r3, #0]
}
    a834:	46bd      	mov	sp, r7
    a836:	f85d 7b04 	ldr.w	r7, [sp], #4
    a83a:	4770      	bx	lr
    a83c:	4002c000 	.word	0x4002c000
    a840:	2009c098 	.word	0x2009c098
    a844:	40030000 	.word	0x40030000
    a848:	40030004 	.word	0x40030004

0000a84c <atest_init>:

void atest_init()
{
    a84c:	b480      	push	{r7}
    a84e:	af00      	add	r7, sp, #0
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    a850:	4a0d      	ldr	r2, [pc, #52]	; (a888 <atest_init+0x3c>)
    a852:	4b0d      	ldr	r3, [pc, #52]	; (a888 <atest_init+0x3c>)
    a854:	681b      	ldr	r3, [r3, #0]
    a856:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
    a85a:	6013      	str	r3, [r2, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    a85c:	4a0b      	ldr	r2, [pc, #44]	; (a88c <atest_init+0x40>)
    a85e:	4b0b      	ldr	r3, [pc, #44]	; (a88c <atest_init+0x40>)
    a860:	681b      	ldr	r3, [r3, #0]
    a862:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
    a866:	6013      	str	r3, [r2, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    a868:	4a09      	ldr	r2, [pc, #36]	; (a890 <atest_init+0x44>)
    a86a:	4b09      	ldr	r3, [pc, #36]	; (a890 <atest_init+0x44>)
    a86c:	681b      	ldr	r3, [r3, #0]
    a86e:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
    a872:	6013      	str	r3, [r2, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    a874:	4a06      	ldr	r2, [pc, #24]	; (a890 <atest_init+0x44>)
    a876:	4b06      	ldr	r3, [pc, #24]	; (a890 <atest_init+0x44>)
    a878:	681b      	ldr	r3, [r3, #0]
    a87a:	f423 13a0 	bic.w	r3, r3, #1310720	; 0x140000
    a87e:	6013      	str	r3, [r2, #0]
}
    a880:	46bd      	mov	sp, r7
    a882:	f85d 7b04 	ldr.w	r7, [sp], #4
    a886:	4770      	bx	lr
    a888:	4002c004 	.word	0x4002c004
    a88c:	2009c000 	.word	0x2009c000
    a890:	4002c044 	.word	0x4002c044

0000a894 <cc2400_init>:

void cc2400_init()
{
    a894:	b580      	push	{r7, lr}
    a896:	af00      	add	r7, sp, #0
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    a898:	f7ff ffd8 	bl	a84c <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    a89c:	4b09      	ldr	r3, [pc, #36]	; (a8c4 <cc2400_init+0x30>)
    a89e:	f44f 7200 	mov.w	r2, #512	; 0x200
    a8a2:	601a      	str	r2, [r3, #0]
	wait_us(50);
    a8a4:	2032      	movs	r0, #50	; 0x32
    a8a6:	f7ff feab 	bl	a600 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    a8aa:	4b07      	ldr	r3, [pc, #28]	; (a8c8 <cc2400_init+0x34>)
    a8ac:	2220      	movs	r2, #32
    a8ae:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    a8b0:	4b04      	ldr	r3, [pc, #16]	; (a8c4 <cc2400_init+0x30>)
    a8b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    a8b6:	601a      	str	r2, [r3, #0]

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
    a8b8:	200d      	movs	r0, #13
    a8ba:	f647 71ff 	movw	r1, #32767	; 0x7fff
    a8be:	f000 f85f 	bl	a980 <cc2400_set>
}
    a8c2:	bd80      	pop	{r7, pc}
    a8c4:	2009c038 	.word	0x2009c038
    a8c8:	2009c058 	.word	0x2009c058

0000a8cc <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    a8cc:	b480      	push	{r7}
    a8ce:	b085      	sub	sp, #20
    a8d0:	af00      	add	r7, sp, #0
    a8d2:	4603      	mov	r3, r0
    a8d4:	6039      	str	r1, [r7, #0]
    a8d6:	71fb      	strb	r3, [r7, #7]
	u32 msb = 1 << (len - 1);
    a8d8:	79fb      	ldrb	r3, [r7, #7]
    a8da:	3b01      	subs	r3, #1
    a8dc:	2201      	movs	r2, #1
    a8de:	fa02 f303 	lsl.w	r3, r2, r3
    a8e2:	60fb      	str	r3, [r7, #12]

	/* start transaction by dropping CSN */
	CSN_CLR;
    a8e4:	4b18      	ldr	r3, [pc, #96]	; (a948 <cc2400_spi+0x7c>)
    a8e6:	2220      	movs	r2, #32
    a8e8:	601a      	str	r2, [r3, #0]

	while (len--) {
    a8ea:	e01e      	b.n	a92a <cc2400_spi+0x5e>
		if (data & msb)
    a8ec:	683a      	ldr	r2, [r7, #0]
    a8ee:	68fb      	ldr	r3, [r7, #12]
    a8f0:	4013      	ands	r3, r2
    a8f2:	2b00      	cmp	r3, #0
    a8f4:	d003      	beq.n	a8fe <cc2400_spi+0x32>
			MOSI_SET;
    a8f6:	4b15      	ldr	r3, [pc, #84]	; (a94c <cc2400_spi+0x80>)
    a8f8:	2201      	movs	r2, #1
    a8fa:	601a      	str	r2, [r3, #0]
    a8fc:	e002      	b.n	a904 <cc2400_spi+0x38>
		else
			MOSI_CLR;
    a8fe:	4b12      	ldr	r3, [pc, #72]	; (a948 <cc2400_spi+0x7c>)
    a900:	2201      	movs	r2, #1
    a902:	601a      	str	r2, [r3, #0]
		data <<= 1;
    a904:	683b      	ldr	r3, [r7, #0]
    a906:	005b      	lsls	r3, r3, #1
    a908:	603b      	str	r3, [r7, #0]

		SCLK_SET;
    a90a:	4b10      	ldr	r3, [pc, #64]	; (a94c <cc2400_spi+0x80>)
    a90c:	2210      	movs	r2, #16
    a90e:	601a      	str	r2, [r3, #0]
		if (MISO)
    a910:	4b0f      	ldr	r3, [pc, #60]	; (a950 <cc2400_spi+0x84>)
    a912:	681b      	ldr	r3, [r3, #0]
    a914:	f003 0302 	and.w	r3, r3, #2
    a918:	2b00      	cmp	r3, #0
    a91a:	d003      	beq.n	a924 <cc2400_spi+0x58>
			data |= 1;
    a91c:	683b      	ldr	r3, [r7, #0]
    a91e:	f043 0301 	orr.w	r3, r3, #1
    a922:	603b      	str	r3, [r7, #0]

		SCLK_CLR;
    a924:	4b08      	ldr	r3, [pc, #32]	; (a948 <cc2400_spi+0x7c>)
    a926:	2210      	movs	r2, #16
    a928:	601a      	str	r2, [r3, #0]
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    a92a:	79fb      	ldrb	r3, [r7, #7]
    a92c:	1e5a      	subs	r2, r3, #1
    a92e:	71fa      	strb	r2, [r7, #7]
    a930:	2b00      	cmp	r3, #0
    a932:	d1db      	bne.n	a8ec <cc2400_spi+0x20>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    a934:	4b05      	ldr	r3, [pc, #20]	; (a94c <cc2400_spi+0x80>)
    a936:	2220      	movs	r2, #32
    a938:	601a      	str	r2, [r3, #0]

	return data;
    a93a:	683b      	ldr	r3, [r7, #0]
}
    a93c:	4618      	mov	r0, r3
    a93e:	3714      	adds	r7, #20
    a940:	46bd      	mov	sp, r7
    a942:	f85d 7b04 	ldr.w	r7, [sp], #4
    a946:	4770      	bx	lr
    a948:	2009c05c 	.word	0x2009c05c
    a94c:	2009c058 	.word	0x2009c058
    a950:	2009c054 	.word	0x2009c054

0000a954 <cc2400_get>:

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    a954:	b580      	push	{r7, lr}
    a956:	b084      	sub	sp, #16
    a958:	af00      	add	r7, sp, #0
    a95a:	4603      	mov	r3, r0
    a95c:	71fb      	strb	r3, [r7, #7]
	u32 in;

	u32 out = (reg | 0x80) << 16;
    a95e:	79fb      	ldrb	r3, [r7, #7]
    a960:	f063 037f 	orn	r3, r3, #127	; 0x7f
    a964:	b2db      	uxtb	r3, r3
    a966:	041b      	lsls	r3, r3, #16
    a968:	60fb      	str	r3, [r7, #12]
	in = cc2400_spi(24, out);
    a96a:	2018      	movs	r0, #24
    a96c:	68f9      	ldr	r1, [r7, #12]
    a96e:	f7ff ffad 	bl	a8cc <cc2400_spi>
    a972:	60b8      	str	r0, [r7, #8]
	return in & 0xFFFF;
    a974:	68bb      	ldr	r3, [r7, #8]
    a976:	b29b      	uxth	r3, r3
}
    a978:	4618      	mov	r0, r3
    a97a:	3710      	adds	r7, #16
    a97c:	46bd      	mov	sp, r7
    a97e:	bd80      	pop	{r7, pc}

0000a980 <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
    a980:	b580      	push	{r7, lr}
    a982:	b084      	sub	sp, #16
    a984:	af00      	add	r7, sp, #0
    a986:	4603      	mov	r3, r0
    a988:	460a      	mov	r2, r1
    a98a:	71fb      	strb	r3, [r7, #7]
    a98c:	4613      	mov	r3, r2
    a98e:	80bb      	strh	r3, [r7, #4]
	u32 out = (reg << 16) | val;
    a990:	79fb      	ldrb	r3, [r7, #7]
    a992:	041a      	lsls	r2, r3, #16
    a994:	88bb      	ldrh	r3, [r7, #4]
    a996:	4313      	orrs	r3, r2
    a998:	60fb      	str	r3, [r7, #12]
	cc2400_spi(24, out);
    a99a:	2018      	movs	r0, #24
    a99c:	68f9      	ldr	r1, [r7, #12]
    a99e:	f7ff ff95 	bl	a8cc <cc2400_spi>
}
    a9a2:	3710      	adds	r7, #16
    a9a4:	46bd      	mov	sp, r7
    a9a6:	bd80      	pop	{r7, pc}

0000a9a8 <cc2400_get8>:

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    a9a8:	b580      	push	{r7, lr}
    a9aa:	b084      	sub	sp, #16
    a9ac:	af00      	add	r7, sp, #0
    a9ae:	4603      	mov	r3, r0
    a9b0:	71fb      	strb	r3, [r7, #7]
	u16 in;

	u16 out = (reg | 0x80) << 8;
    a9b2:	79fb      	ldrb	r3, [r7, #7]
    a9b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    a9b8:	b2db      	uxtb	r3, r3
    a9ba:	b29b      	uxth	r3, r3
    a9bc:	021b      	lsls	r3, r3, #8
    a9be:	81fb      	strh	r3, [r7, #14]
	in = cc2400_spi(16, out);
    a9c0:	89fb      	ldrh	r3, [r7, #14]
    a9c2:	2010      	movs	r0, #16
    a9c4:	4619      	mov	r1, r3
    a9c6:	f7ff ff81 	bl	a8cc <cc2400_spi>
    a9ca:	4603      	mov	r3, r0
    a9cc:	81bb      	strh	r3, [r7, #12]
	return in & 0xFF;
    a9ce:	89bb      	ldrh	r3, [r7, #12]
    a9d0:	b2db      	uxtb	r3, r3
}
    a9d2:	4618      	mov	r0, r3
    a9d4:	3710      	adds	r7, #16
    a9d6:	46bd      	mov	sp, r7
    a9d8:	bd80      	pop	{r7, pc}
    a9da:	bf00      	nop

0000a9dc <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
    a9dc:	b580      	push	{r7, lr}
    a9de:	b084      	sub	sp, #16
    a9e0:	af00      	add	r7, sp, #0
    a9e2:	4603      	mov	r3, r0
    a9e4:	460a      	mov	r2, r1
    a9e6:	71fb      	strb	r3, [r7, #7]
    a9e8:	4613      	mov	r3, r2
    a9ea:	71bb      	strb	r3, [r7, #6]
	u32 out = (reg << 8) | val;
    a9ec:	79fb      	ldrb	r3, [r7, #7]
    a9ee:	021a      	lsls	r2, r3, #8
    a9f0:	79bb      	ldrb	r3, [r7, #6]
    a9f2:	4313      	orrs	r3, r2
    a9f4:	60fb      	str	r3, [r7, #12]
	cc2400_spi(16, out);
    a9f6:	2010      	movs	r0, #16
    a9f8:	68f9      	ldr	r1, [r7, #12]
    a9fa:	f7ff ff67 	bl	a8cc <cc2400_spi>
}
    a9fe:	3710      	adds	r7, #16
    aa00:	46bd      	mov	sp, r7
    aa02:	bd80      	pop	{r7, pc}

0000aa04 <cc2400_spi_buf>:

/* write multiple bytes to SPI */
void cc2400_spi_buf(u8 reg, u8 len, u8 *data)
{
    aa04:	b480      	push	{r7}
    aa06:	b085      	sub	sp, #20
    aa08:	af00      	add	r7, sp, #0
    aa0a:	4603      	mov	r3, r0
    aa0c:	603a      	str	r2, [r7, #0]
    aa0e:	71fb      	strb	r3, [r7, #7]
    aa10:	460b      	mov	r3, r1
    aa12:	71bb      	strb	r3, [r7, #6]
	u8 msb = 1 << 7;
    aa14:	2380      	movs	r3, #128	; 0x80
    aa16:	733b      	strb	r3, [r7, #12]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    aa18:	4b33      	ldr	r3, [pc, #204]	; (aae8 <cc2400_spi_buf+0xe4>)
    aa1a:	2220      	movs	r2, #32
    aa1c:	601a      	str	r2, [r3, #0]

	for (i = 0; i < 8; ++i) {
    aa1e:	2300      	movs	r3, #0
    aa20:	73fb      	strb	r3, [r7, #15]
    aa22:	e018      	b.n	aa56 <cc2400_spi_buf+0x52>
		if (reg & msb)
    aa24:	79fa      	ldrb	r2, [r7, #7]
    aa26:	7b3b      	ldrb	r3, [r7, #12]
    aa28:	4013      	ands	r3, r2
    aa2a:	b2db      	uxtb	r3, r3
    aa2c:	2b00      	cmp	r3, #0
    aa2e:	d003      	beq.n	aa38 <cc2400_spi_buf+0x34>
			MOSI_SET;
    aa30:	4b2e      	ldr	r3, [pc, #184]	; (aaec <cc2400_spi_buf+0xe8>)
    aa32:	2201      	movs	r2, #1
    aa34:	601a      	str	r2, [r3, #0]
    aa36:	e002      	b.n	aa3e <cc2400_spi_buf+0x3a>
		else
			MOSI_CLR;
    aa38:	4b2b      	ldr	r3, [pc, #172]	; (aae8 <cc2400_spi_buf+0xe4>)
    aa3a:	2201      	movs	r2, #1
    aa3c:	601a      	str	r2, [r3, #0]
		reg <<= 1;
    aa3e:	79fb      	ldrb	r3, [r7, #7]
    aa40:	005b      	lsls	r3, r3, #1
    aa42:	71fb      	strb	r3, [r7, #7]
		SCLK_SET;
    aa44:	4b29      	ldr	r3, [pc, #164]	; (aaec <cc2400_spi_buf+0xe8>)
    aa46:	2210      	movs	r2, #16
    aa48:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    aa4a:	4b27      	ldr	r3, [pc, #156]	; (aae8 <cc2400_spi_buf+0xe4>)
    aa4c:	2210      	movs	r2, #16
    aa4e:	601a      	str	r2, [r3, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    aa50:	7bfb      	ldrb	r3, [r7, #15]
    aa52:	3301      	adds	r3, #1
    aa54:	73fb      	strb	r3, [r7, #15]
    aa56:	7bfb      	ldrb	r3, [r7, #15]
    aa58:	2b07      	cmp	r3, #7
    aa5a:	d9e3      	bls.n	aa24 <cc2400_spi_buf+0x20>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    aa5c:	2300      	movs	r3, #0
    aa5e:	73fb      	strb	r3, [r7, #15]
    aa60:	e026      	b.n	aab0 <cc2400_spi_buf+0xac>
		temp = data[i];
    aa62:	7bfb      	ldrb	r3, [r7, #15]
    aa64:	683a      	ldr	r2, [r7, #0]
    aa66:	4413      	add	r3, r2
    aa68:	781b      	ldrb	r3, [r3, #0]
    aa6a:	737b      	strb	r3, [r7, #13]
		for (j = 0; j < 8; ++j) {
    aa6c:	2300      	movs	r3, #0
    aa6e:	73bb      	strb	r3, [r7, #14]
    aa70:	e018      	b.n	aaa4 <cc2400_spi_buf+0xa0>
			if (temp & msb)
    aa72:	7b7a      	ldrb	r2, [r7, #13]
    aa74:	7b3b      	ldrb	r3, [r7, #12]
    aa76:	4013      	ands	r3, r2
    aa78:	b2db      	uxtb	r3, r3
    aa7a:	2b00      	cmp	r3, #0
    aa7c:	d003      	beq.n	aa86 <cc2400_spi_buf+0x82>
				MOSI_SET;
    aa7e:	4b1b      	ldr	r3, [pc, #108]	; (aaec <cc2400_spi_buf+0xe8>)
    aa80:	2201      	movs	r2, #1
    aa82:	601a      	str	r2, [r3, #0]
    aa84:	e002      	b.n	aa8c <cc2400_spi_buf+0x88>
			else
				MOSI_CLR;
    aa86:	4b18      	ldr	r3, [pc, #96]	; (aae8 <cc2400_spi_buf+0xe4>)
    aa88:	2201      	movs	r2, #1
    aa8a:	601a      	str	r2, [r3, #0]
			temp <<= 1;
    aa8c:	7b7b      	ldrb	r3, [r7, #13]
    aa8e:	005b      	lsls	r3, r3, #1
    aa90:	737b      	strb	r3, [r7, #13]
			SCLK_SET;
    aa92:	4b16      	ldr	r3, [pc, #88]	; (aaec <cc2400_spi_buf+0xe8>)
    aa94:	2210      	movs	r2, #16
    aa96:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
    aa98:	4b13      	ldr	r3, [pc, #76]	; (aae8 <cc2400_spi_buf+0xe4>)
    aa9a:	2210      	movs	r2, #16
    aa9c:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    aa9e:	7bbb      	ldrb	r3, [r7, #14]
    aaa0:	3301      	adds	r3, #1
    aaa2:	73bb      	strb	r3, [r7, #14]
    aaa4:	7bbb      	ldrb	r3, [r7, #14]
    aaa6:	2b07      	cmp	r3, #7
    aaa8:	d9e3      	bls.n	aa72 <cc2400_spi_buf+0x6e>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    aaaa:	7bfb      	ldrb	r3, [r7, #15]
    aaac:	3301      	adds	r3, #1
    aaae:	73fb      	strb	r3, [r7, #15]
    aab0:	7bfa      	ldrb	r2, [r7, #15]
    aab2:	79bb      	ldrb	r3, [r7, #6]
    aab4:	429a      	cmp	r2, r3
    aab6:	d3d4      	bcc.n	aa62 <cc2400_spi_buf+0x5e>
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    aab8:	2300      	movs	r3, #0
    aaba:	73fb      	strb	r3, [r7, #15]
    aabc:	e008      	b.n	aad0 <cc2400_spi_buf+0xcc>
		SCLK_SET;
    aabe:	4b0b      	ldr	r3, [pc, #44]	; (aaec <cc2400_spi_buf+0xe8>)
    aac0:	2210      	movs	r2, #16
    aac2:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    aac4:	4b08      	ldr	r3, [pc, #32]	; (aae8 <cc2400_spi_buf+0xe4>)
    aac6:	2210      	movs	r2, #16
    aac8:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    aaca:	7bfb      	ldrb	r3, [r7, #15]
    aacc:	3301      	adds	r3, #1
    aace:	73fb      	strb	r3, [r7, #15]
    aad0:	7bfb      	ldrb	r3, [r7, #15]
    aad2:	2b07      	cmp	r3, #7
    aad4:	d9f3      	bls.n	aabe <cc2400_spi_buf+0xba>
		SCLK_SET;
		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    aad6:	4b05      	ldr	r3, [pc, #20]	; (aaec <cc2400_spi_buf+0xe8>)
    aad8:	2220      	movs	r2, #32
    aada:	601a      	str	r2, [r3, #0]
}
    aadc:	3714      	adds	r7, #20
    aade:	46bd      	mov	sp, r7
    aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
    aae4:	4770      	bx	lr
    aae6:	bf00      	nop
    aae8:	2009c05c 	.word	0x2009c05c
    aaec:	2009c058 	.word	0x2009c058

0000aaf0 <cc2400_status>:

/* get the status */
u8 cc2400_status()
{
    aaf0:	b580      	push	{r7, lr}
    aaf2:	af00      	add	r7, sp, #0
	return cc2400_spi(8, 0);
    aaf4:	2008      	movs	r0, #8
    aaf6:	2100      	movs	r1, #0
    aaf8:	f7ff fee8 	bl	a8cc <cc2400_spi>
    aafc:	4603      	mov	r3, r0
    aafe:	b2db      	uxtb	r3, r3
}
    ab00:	4618      	mov	r0, r3
    ab02:	bd80      	pop	{r7, pc}

0000ab04 <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    ab04:	b580      	push	{r7, lr}
    ab06:	b082      	sub	sp, #8
    ab08:	af00      	add	r7, sp, #0
    ab0a:	4603      	mov	r3, r0
    ab0c:	71fb      	strb	r3, [r7, #7]
	return cc2400_spi(8, reg);
    ab0e:	79fb      	ldrb	r3, [r7, #7]
    ab10:	2008      	movs	r0, #8
    ab12:	4619      	mov	r1, r3
    ab14:	f7ff feda 	bl	a8cc <cc2400_spi>
    ab18:	4603      	mov	r3, r0
    ab1a:	b2db      	uxtb	r3, r3
}
    ab1c:	4618      	mov	r0, r3
    ab1e:	3708      	adds	r7, #8
    ab20:	46bd      	mov	sp, r7
    ab22:	bd80      	pop	{r7, pc}

0000ab24 <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    ab24:	b580      	push	{r7, lr}
    ab26:	af00      	add	r7, sp, #0
	cc2400_set(MAIN, 0x0000);
    ab28:	2000      	movs	r0, #0
    ab2a:	2100      	movs	r1, #0
    ab2c:	f7ff ff28 	bl	a980 <cc2400_set>
	while (cc2400_get(MAIN) != 0x0000);
    ab30:	bf00      	nop
    ab32:	2000      	movs	r0, #0
    ab34:	f7ff ff0e 	bl	a954 <cc2400_get>
    ab38:	4603      	mov	r3, r0
    ab3a:	2b00      	cmp	r3, #0
    ab3c:	d1f9      	bne.n	ab32 <cc2400_reset+0xe>
	cc2400_set(MAIN, 0x8000);
    ab3e:	2000      	movs	r0, #0
    ab40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    ab44:	f7ff ff1c 	bl	a980 <cc2400_set>
	while (cc2400_get(MAIN) != 0x8000);
    ab48:	bf00      	nop
    ab4a:	2000      	movs	r0, #0
    ab4c:	f7ff ff02 	bl	a954 <cc2400_get>
    ab50:	4603      	mov	r3, r0
    ab52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    ab56:	d1f8      	bne.n	ab4a <cc2400_reset+0x26>
}
    ab58:	bd80      	pop	{r7, pc}
    ab5a:	bf00      	nop

0000ab5c <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    ab5c:	b580      	push	{r7, lr}
    ab5e:	af00      	add	r7, sp, #0
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    ab60:	4b5e      	ldr	r3, [pc, #376]	; (acdc <clock_start+0x180>)
    ab62:	f244 023a 	movw	r2, #16442	; 0x403a
    ab66:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    ab68:	4b5d      	ldr	r3, [pc, #372]	; (ace0 <clock_start+0x184>)
    ab6a:	2200      	movs	r2, #0
    ab6c:	601a      	str	r2, [r3, #0]

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    ab6e:	4a5d      	ldr	r2, [pc, #372]	; (ace4 <clock_start+0x188>)
    ab70:	4b5c      	ldr	r3, [pc, #368]	; (ace4 <clock_start+0x188>)
    ab72:	681b      	ldr	r3, [r3, #0]
    ab74:	f023 0302 	bic.w	r3, r3, #2
    ab78:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    ab7a:	4b5b      	ldr	r3, [pc, #364]	; (ace8 <clock_start+0x18c>)
    ab7c:	22aa      	movs	r2, #170	; 0xaa
    ab7e:	601a      	str	r2, [r3, #0]
    ab80:	4b59      	ldr	r3, [pc, #356]	; (ace8 <clock_start+0x18c>)
    ab82:	2255      	movs	r2, #85	; 0x55
    ab84:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    ab86:	bf00      	nop
    ab88:	4b58      	ldr	r3, [pc, #352]	; (acec <clock_start+0x190>)
    ab8a:	681b      	ldr	r3, [r3, #0]
    ab8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    ab90:	2b00      	cmp	r3, #0
    ab92:	d1f9      	bne.n	ab88 <clock_start+0x2c>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    ab94:	4a53      	ldr	r2, [pc, #332]	; (ace4 <clock_start+0x188>)
    ab96:	4b53      	ldr	r3, [pc, #332]	; (ace4 <clock_start+0x188>)
    ab98:	681b      	ldr	r3, [r3, #0]
    ab9a:	f023 0301 	bic.w	r3, r3, #1
    ab9e:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    aba0:	4b51      	ldr	r3, [pc, #324]	; (ace8 <clock_start+0x18c>)
    aba2:	22aa      	movs	r2, #170	; 0xaa
    aba4:	601a      	str	r2, [r3, #0]
    aba6:	4b50      	ldr	r3, [pc, #320]	; (ace8 <clock_start+0x18c>)
    aba8:	2255      	movs	r2, #85	; 0x55
    abaa:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    abac:	bf00      	nop
    abae:	4b4f      	ldr	r3, [pc, #316]	; (acec <clock_start+0x190>)
    abb0:	681b      	ldr	r3, [r3, #0]
    abb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    abb6:	2b00      	cmp	r3, #0
    abb8:	d1f9      	bne.n	abae <clock_start+0x52>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    abba:	4b4d      	ldr	r3, [pc, #308]	; (acf0 <clock_start+0x194>)
    abbc:	2200      	movs	r2, #0
    abbe:	601a      	str	r2, [r3, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    abc0:	f7ff ffb0 	bl	ab24 <cc2400_reset>
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
    abc4:	2008      	movs	r0, #8
    abc6:	f241 5170 	movw	r1, #5488	; 0x1570
    abca:	f7ff fed9 	bl	a980 <cc2400_set>
	cc2400_strobe(SXOSCON);
    abce:	2060      	movs	r0, #96	; 0x60
    abd0:	f7ff ff98 	bl	ab04 <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    abd4:	bf00      	nop
    abd6:	f7ff ff8b 	bl	aaf0 <cc2400_status>
    abda:	4603      	mov	r3, r0
    abdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    abe0:	2b00      	cmp	r3, #0
    abe2:	d0f8      	beq.n	abd6 <clock_start+0x7a>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    abe4:	4b43      	ldr	r3, [pc, #268]	; (acf4 <clock_start+0x198>)
    abe6:	2220      	movs	r2, #32
    abe8:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    abea:	bf00      	nop
    abec:	4b41      	ldr	r3, [pc, #260]	; (acf4 <clock_start+0x198>)
    abee:	681b      	ldr	r3, [r3, #0]
    abf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    abf4:	2b00      	cmp	r3, #0
    abf6:	d0f9      	beq.n	abec <clock_start+0x90>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    abf8:	4b3f      	ldr	r3, [pc, #252]	; (acf8 <clock_start+0x19c>)
    abfa:	2208      	movs	r2, #8
    abfc:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    abfe:	4b3f      	ldr	r3, [pc, #252]	; (acfc <clock_start+0x1a0>)
    ac00:	2200      	movs	r2, #0
    ac02:	601a      	str	r2, [r3, #0]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    ac04:	4b36      	ldr	r3, [pc, #216]	; (ace0 <clock_start+0x184>)
    ac06:	2201      	movs	r2, #1
    ac08:	601a      	str	r2, [r3, #0]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    ac0a:	4b3d      	ldr	r3, [pc, #244]	; (ad00 <clock_start+0x1a4>)
    ac0c:	4a3d      	ldr	r2, [pc, #244]	; (ad04 <clock_start+0x1a8>)
    ac0e:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    ac10:	4b35      	ldr	r3, [pc, #212]	; (ace8 <clock_start+0x18c>)
    ac12:	22aa      	movs	r2, #170	; 0xaa
    ac14:	601a      	str	r2, [r3, #0]
    ac16:	4b34      	ldr	r3, [pc, #208]	; (ace8 <clock_start+0x18c>)
    ac18:	2255      	movs	r2, #85	; 0x55
    ac1a:	601a      	str	r2, [r3, #0]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    ac1c:	4a31      	ldr	r2, [pc, #196]	; (ace4 <clock_start+0x188>)
    ac1e:	4b31      	ldr	r3, [pc, #196]	; (ace4 <clock_start+0x188>)
    ac20:	681b      	ldr	r3, [r3, #0]
    ac22:	f043 0301 	orr.w	r3, r3, #1
    ac26:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    ac28:	4b2f      	ldr	r3, [pc, #188]	; (ace8 <clock_start+0x18c>)
    ac2a:	22aa      	movs	r2, #170	; 0xaa
    ac2c:	601a      	str	r2, [r3, #0]
    ac2e:	4b2e      	ldr	r3, [pc, #184]	; (ace8 <clock_start+0x18c>)
    ac30:	2255      	movs	r2, #85	; 0x55
    ac32:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    ac34:	bf00      	nop
    ac36:	4b2d      	ldr	r3, [pc, #180]	; (acec <clock_start+0x190>)
    ac38:	681b      	ldr	r3, [r3, #0]
    ac3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    ac3e:	2b00      	cmp	r3, #0
    ac40:	d0f9      	beq.n	ac36 <clock_start+0xda>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    ac42:	4b2b      	ldr	r3, [pc, #172]	; (acf0 <clock_start+0x194>)
    ac44:	2203      	movs	r2, #3
    ac46:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    ac48:	4a26      	ldr	r2, [pc, #152]	; (ace4 <clock_start+0x188>)
    ac4a:	4b26      	ldr	r3, [pc, #152]	; (ace4 <clock_start+0x188>)
    ac4c:	681b      	ldr	r3, [r3, #0]
    ac4e:	f043 0302 	orr.w	r3, r3, #2
    ac52:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    ac54:	4b24      	ldr	r3, [pc, #144]	; (ace8 <clock_start+0x18c>)
    ac56:	22aa      	movs	r2, #170	; 0xaa
    ac58:	601a      	str	r2, [r3, #0]
    ac5a:	4b23      	ldr	r3, [pc, #140]	; (ace8 <clock_start+0x18c>)
    ac5c:	2255      	movs	r2, #85	; 0x55
    ac5e:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    ac60:	bf00      	nop
    ac62:	4b22      	ldr	r3, [pc, #136]	; (acec <clock_start+0x190>)
    ac64:	681b      	ldr	r3, [r3, #0]
    ac66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    ac6a:	2b00      	cmp	r3, #0
    ac6c:	d0f9      	beq.n	ac62 <clock_start+0x106>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    ac6e:	4b26      	ldr	r3, [pc, #152]	; (ad08 <clock_start+0x1ac>)
    ac70:	2222      	movs	r2, #34	; 0x22
    ac72:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    ac74:	4b25      	ldr	r3, [pc, #148]	; (ad0c <clock_start+0x1b0>)
    ac76:	22aa      	movs	r2, #170	; 0xaa
    ac78:	601a      	str	r2, [r3, #0]
    ac7a:	4b24      	ldr	r3, [pc, #144]	; (ad0c <clock_start+0x1b0>)
    ac7c:	2255      	movs	r2, #85	; 0x55
    ac7e:	601a      	str	r2, [r3, #0]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    ac80:	4a23      	ldr	r2, [pc, #140]	; (ad10 <clock_start+0x1b4>)
    ac82:	4b23      	ldr	r3, [pc, #140]	; (ad10 <clock_start+0x1b4>)
    ac84:	681b      	ldr	r3, [r3, #0]
    ac86:	f043 0301 	orr.w	r3, r3, #1
    ac8a:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    ac8c:	4b1f      	ldr	r3, [pc, #124]	; (ad0c <clock_start+0x1b0>)
    ac8e:	22aa      	movs	r2, #170	; 0xaa
    ac90:	601a      	str	r2, [r3, #0]
    ac92:	4b1e      	ldr	r3, [pc, #120]	; (ad0c <clock_start+0x1b0>)
    ac94:	2255      	movs	r2, #85	; 0x55
    ac96:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    ac98:	bf00      	nop
    ac9a:	4b1e      	ldr	r3, [pc, #120]	; (ad14 <clock_start+0x1b8>)
    ac9c:	681b      	ldr	r3, [r3, #0]
    ac9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    aca2:	2b00      	cmp	r3, #0
    aca4:	d0f9      	beq.n	ac9a <clock_start+0x13e>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    aca6:	bf00      	nop
    aca8:	4b1a      	ldr	r3, [pc, #104]	; (ad14 <clock_start+0x1b8>)
    acaa:	681b      	ldr	r3, [r3, #0]
    acac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    acb0:	2b00      	cmp	r3, #0
    acb2:	d0f9      	beq.n	aca8 <clock_start+0x14c>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    acb4:	4a16      	ldr	r2, [pc, #88]	; (ad10 <clock_start+0x1b4>)
    acb6:	4b16      	ldr	r3, [pc, #88]	; (ad10 <clock_start+0x1b4>)
    acb8:	681b      	ldr	r3, [r3, #0]
    acba:	f043 0302 	orr.w	r3, r3, #2
    acbe:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    acc0:	4b12      	ldr	r3, [pc, #72]	; (ad0c <clock_start+0x1b0>)
    acc2:	22aa      	movs	r2, #170	; 0xaa
    acc4:	601a      	str	r2, [r3, #0]
    acc6:	4b11      	ldr	r3, [pc, #68]	; (ad0c <clock_start+0x1b0>)
    acc8:	2255      	movs	r2, #85	; 0x55
    acca:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    accc:	bf00      	nop
    acce:	4b11      	ldr	r3, [pc, #68]	; (ad14 <clock_start+0x1b8>)
    acd0:	681b      	ldr	r3, [r3, #0]
    acd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
    acd6:	2b00      	cmp	r3, #0
    acd8:	d0f9      	beq.n	acce <clock_start+0x172>
}
    acda:	bd80      	pop	{r7, pc}
    acdc:	400fc000 	.word	0x400fc000
    ace0:	400fc10c 	.word	0x400fc10c
    ace4:	400fc080 	.word	0x400fc080
    ace8:	400fc08c 	.word	0x400fc08c
    acec:	400fc088 	.word	0x400fc088
    acf0:	400fc104 	.word	0x400fc104
    acf4:	400fc1a0 	.word	0x400fc1a0
    acf8:	400fc1a8 	.word	0x400fc1a8
    acfc:	400fc1ac 	.word	0x400fc1ac
    ad00:	400fc084 	.word	0x400fc084
    ad04:	00010018 	.word	0x00010018
    ad08:	400fc0a4 	.word	0x400fc0a4
    ad0c:	400fc0ac 	.word	0x400fc0ac
    ad10:	400fc0a0 	.word	0x400fc0a0
    ad14:	400fc0a8 	.word	0x400fc0a8

0000ad18 <reset>:

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    ad18:	b580      	push	{r7, lr}
    ad1a:	af00      	add	r7, sp, #0
	all_pins_off();
    ad1c:	f7ff fcd0 	bl	a6c0 <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    ad20:	4b0a      	ldr	r3, [pc, #40]	; (ad4c <reset+0x34>)
    ad22:	2202      	movs	r2, #2
    ad24:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    ad26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    ad2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    ad2e:	681b      	ldr	r3, [r3, #0]
    ad30:	f043 0303 	orr.w	r3, r3, #3
    ad34:	6013      	str	r3, [r2, #0]
	WDFEED_SEQUENCE;
    ad36:	4b06      	ldr	r3, [pc, #24]	; (ad50 <reset+0x38>)
    ad38:	22aa      	movs	r2, #170	; 0xaa
    ad3a:	601a      	str	r2, [r3, #0]
    ad3c:	4b04      	ldr	r3, [pc, #16]	; (ad50 <reset+0x38>)
    ad3e:	2255      	movs	r2, #85	; 0x55
    ad40:	601a      	str	r2, [r3, #0]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
    ad42:	2001      	movs	r0, #1
    ad44:	f7ff fc38 	bl	a5b8 <wait>
}
    ad48:	bd80      	pop	{r7, pc}
    ad4a:	bf00      	nop
    ad4c:	2009c03c 	.word	0x2009c03c
    ad50:	40000008 	.word	0x40000008

0000ad54 <_HandleRequest>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    ad54:	b580      	push	{r7, lr}
    ad56:	b088      	sub	sp, #32
    ad58:	af00      	add	r7, sp, #0
    ad5a:	60f8      	str	r0, [r7, #12]
    ad5c:	60b9      	str	r1, [r7, #8]
    ad5e:	607a      	str	r2, [r7, #4]
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    ad60:	68fb      	ldr	r3, [r7, #12]
    ad62:	781b      	ldrb	r3, [r3, #0]
    ad64:	095b      	lsrs	r3, r3, #5
    ad66:	b2db      	uxtb	r3, r3
    ad68:	f003 0303 	and.w	r3, r3, #3
    ad6c:	61fb      	str	r3, [r7, #28]
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    ad6e:	69fb      	ldr	r3, [r7, #28]
    ad70:	2b02      	cmp	r3, #2
    ad72:	d10e      	bne.n	ad92 <_HandleRequest+0x3e>
		BOOL fFilterStatus = FALSE;
    ad74:	2300      	movs	r3, #0
    ad76:	617b      	str	r3, [r7, #20]
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    ad78:	f107 0314 	add.w	r3, r7, #20
    ad7c:	68f8      	ldr	r0, [r7, #12]
    ad7e:	4619      	mov	r1, r3
    ad80:	68ba      	ldr	r2, [r7, #8]
    ad82:	687b      	ldr	r3, [r7, #4]
    ad84:	f000 fcd2 	bl	b72c <USBFilterOsVendorMessage>
    ad88:	4603      	mov	r3, r0
    ad8a:	2b00      	cmp	r3, #0
    ad8c:	d001      	beq.n	ad92 <_HandleRequest+0x3e>
			return fFilterStatus;
    ad8e:	697b      	ldr	r3, [r7, #20]
    ad90:	e00f      	b.n	adb2 <_HandleRequest+0x5e>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    ad92:	4a0a      	ldr	r2, [pc, #40]	; (adbc <_HandleRequest+0x68>)
    ad94:	69fb      	ldr	r3, [r7, #28]
    ad96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ad9a:	61bb      	str	r3, [r7, #24]
	if (pfnHandler == NULL) {
    ad9c:	69bb      	ldr	r3, [r7, #24]
    ad9e:	2b00      	cmp	r3, #0
    ada0:	d101      	bne.n	ada6 <_HandleRequest+0x52>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    ada2:	2300      	movs	r3, #0
    ada4:	e005      	b.n	adb2 <_HandleRequest+0x5e>
	}

	return pfnHandler(pSetup, piLen, ppbData);
    ada6:	69bb      	ldr	r3, [r7, #24]
    ada8:	68f8      	ldr	r0, [r7, #12]
    adaa:	68b9      	ldr	r1, [r7, #8]
    adac:	687a      	ldr	r2, [r7, #4]
    adae:	4798      	blx	r3
    adb0:	4603      	mov	r3, r0
}
    adb2:	4618      	mov	r0, r3
    adb4:	3720      	adds	r7, #32
    adb6:	46bd      	mov	sp, r7
    adb8:	bd80      	pop	{r7, pc}
    adba:	bf00      	nop
    adbc:	10000a80 	.word	0x10000a80

0000adc0 <StallControlPipe>:
	Local function to stall the control endpoint
	
	@param [in]	bEPStat	Endpoint status
 */
static void StallControlPipe(U8 bEPStat)
{
    adc0:	b580      	push	{r7, lr}
    adc2:	b084      	sub	sp, #16
    adc4:	af00      	add	r7, sp, #0
    adc6:	4603      	mov	r3, r0
    adc8:	71fb      	strb	r3, [r7, #7]
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    adca:	2080      	movs	r0, #128	; 0x80
    adcc:	2101      	movs	r1, #1
    adce:	f000 fa83 	bl	b2d8 <USBHwEPStall>

// dump setup packet
	DBG("STALL on [");
	pb = (U8 *)&Setup;
    add2:	4b07      	ldr	r3, [pc, #28]	; (adf0 <StallControlPipe+0x30>)
    add4:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
    add6:	2300      	movs	r3, #0
    add8:	60fb      	str	r3, [r7, #12]
    adda:	e002      	b.n	ade2 <StallControlPipe+0x22>
    addc:	68fb      	ldr	r3, [r7, #12]
    adde:	3301      	adds	r3, #1
    ade0:	60fb      	str	r3, [r7, #12]
    ade2:	68fb      	ldr	r3, [r7, #12]
    ade4:	2b07      	cmp	r3, #7
    ade6:	ddf9      	ble.n	addc <StallControlPipe+0x1c>
		DBG(" %02x", *pb++);
	}
	DBG("] stat=%x\n", bEPStat);
}
    ade8:	3710      	adds	r7, #16
    adea:	46bd      	mov	sp, r7
    adec:	bd80      	pop	{r7, pc}
    adee:	bf00      	nop
    adf0:	10000a6c 	.word	0x10000a6c

0000adf4 <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    adf4:	b580      	push	{r7, lr}
    adf6:	b082      	sub	sp, #8
    adf8:	af00      	add	r7, sp, #0
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    adfa:	4b0e      	ldr	r3, [pc, #56]	; (ae34 <DataIn+0x40>)
    adfc:	681b      	ldr	r3, [r3, #0]
    adfe:	2b40      	cmp	r3, #64	; 0x40
    ae00:	bfa8      	it	ge
    ae02:	2340      	movge	r3, #64	; 0x40
    ae04:	607b      	str	r3, [r7, #4]
	USBHwEPWrite(0x80, pbData, iChunk);
    ae06:	4b0c      	ldr	r3, [pc, #48]	; (ae38 <DataIn+0x44>)
    ae08:	681a      	ldr	r2, [r3, #0]
    ae0a:	687b      	ldr	r3, [r7, #4]
    ae0c:	2080      	movs	r0, #128	; 0x80
    ae0e:	4611      	mov	r1, r2
    ae10:	461a      	mov	r2, r3
    ae12:	f000 fa85 	bl	b320 <USBHwEPWrite>
	pbData += iChunk;
    ae16:	4b08      	ldr	r3, [pc, #32]	; (ae38 <DataIn+0x44>)
    ae18:	681a      	ldr	r2, [r3, #0]
    ae1a:	687b      	ldr	r3, [r7, #4]
    ae1c:	4413      	add	r3, r2
    ae1e:	4a06      	ldr	r2, [pc, #24]	; (ae38 <DataIn+0x44>)
    ae20:	6013      	str	r3, [r2, #0]
	iResidue -= iChunk;
    ae22:	4b04      	ldr	r3, [pc, #16]	; (ae34 <DataIn+0x40>)
    ae24:	681a      	ldr	r2, [r3, #0]
    ae26:	687b      	ldr	r3, [r7, #4]
    ae28:	1ad3      	subs	r3, r2, r3
    ae2a:	4a02      	ldr	r2, [pc, #8]	; (ae34 <DataIn+0x40>)
    ae2c:	6013      	str	r3, [r2, #0]
}
    ae2e:	3708      	adds	r7, #8
    ae30:	46bd      	mov	sp, r7
    ae32:	bd80      	pop	{r7, pc}
    ae34:	10000a78 	.word	0x10000a78
    ae38:	10000a74 	.word	0x10000a74

0000ae3c <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    ae3c:	b580      	push	{r7, lr}
    ae3e:	b084      	sub	sp, #16
    ae40:	af00      	add	r7, sp, #0
    ae42:	4603      	mov	r3, r0
    ae44:	460a      	mov	r2, r1
    ae46:	71fb      	strb	r3, [r7, #7]
    ae48:	4613      	mov	r3, r2
    ae4a:	71bb      	strb	r3, [r7, #6]
	int iChunk, iType;

	if (bEP == 0x00) {
    ae4c:	79fb      	ldrb	r3, [r7, #7]
    ae4e:	2b00      	cmp	r3, #0
    ae50:	f040 8091 	bne.w	af76 <USBHandleControlTransfer+0x13a>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    ae54:	79bb      	ldrb	r3, [r7, #6]
    ae56:	f003 0304 	and.w	r3, r3, #4
    ae5a:	2b00      	cmp	r3, #0
    ae5c:	d041      	beq.n	aee2 <USBHandleControlTransfer+0xa6>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    ae5e:	2000      	movs	r0, #0
    ae60:	4949      	ldr	r1, [pc, #292]	; (af88 <USBHandleControlTransfer+0x14c>)
    ae62:	2208      	movs	r2, #8
    ae64:	f000 faaa 	bl	b3bc <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    ae68:	4b47      	ldr	r3, [pc, #284]	; (af88 <USBHandleControlTransfer+0x14c>)
    ae6a:	781b      	ldrb	r3, [r3, #0]
    ae6c:	095b      	lsrs	r3, r3, #5
    ae6e:	b2db      	uxtb	r3, r3
    ae70:	f003 0303 	and.w	r3, r3, #3
    ae74:	60fb      	str	r3, [r7, #12]
			pbData = apbDataStore[iType];
    ae76:	4a45      	ldr	r2, [pc, #276]	; (af8c <USBHandleControlTransfer+0x150>)
    ae78:	68fb      	ldr	r3, [r7, #12]
    ae7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae7e:	4a44      	ldr	r2, [pc, #272]	; (af90 <USBHandleControlTransfer+0x154>)
    ae80:	6013      	str	r3, [r2, #0]
			iResidue = Setup.wLength;
    ae82:	4b41      	ldr	r3, [pc, #260]	; (af88 <USBHandleControlTransfer+0x14c>)
    ae84:	88db      	ldrh	r3, [r3, #6]
    ae86:	461a      	mov	r2, r3
    ae88:	4b42      	ldr	r3, [pc, #264]	; (af94 <USBHandleControlTransfer+0x158>)
    ae8a:	601a      	str	r2, [r3, #0]
			iLen = Setup.wLength;
    ae8c:	4b3e      	ldr	r3, [pc, #248]	; (af88 <USBHandleControlTransfer+0x14c>)
    ae8e:	88db      	ldrh	r3, [r3, #6]
    ae90:	461a      	mov	r2, r3
    ae92:	4b41      	ldr	r3, [pc, #260]	; (af98 <USBHandleControlTransfer+0x15c>)
    ae94:	601a      	str	r2, [r3, #0]

			if ((Setup.wLength == 0) ||
    ae96:	4b3c      	ldr	r3, [pc, #240]	; (af88 <USBHandleControlTransfer+0x14c>)
    ae98:	88db      	ldrh	r3, [r3, #6]
    ae9a:	2b00      	cmp	r3, #0
    ae9c:	d007      	beq.n	aeae <USBHandleControlTransfer+0x72>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
    ae9e:	4b3a      	ldr	r3, [pc, #232]	; (af88 <USBHandleControlTransfer+0x14c>)
    aea0:	781b      	ldrb	r3, [r3, #0]
    aea2:	09db      	lsrs	r3, r3, #7
    aea4:	b2db      	uxtb	r3, r3
    aea6:	f003 0301 	and.w	r3, r3, #1
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
			pbData = apbDataStore[iType];
			iResidue = Setup.wLength;
			iLen = Setup.wLength;

			if ((Setup.wLength == 0) ||
    aeaa:	2b00      	cmp	r3, #0
    aeac:	d068      	beq.n	af80 <USBHandleControlTransfer+0x144>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    aeae:	4836      	ldr	r0, [pc, #216]	; (af88 <USBHandleControlTransfer+0x14c>)
    aeb0:	4939      	ldr	r1, [pc, #228]	; (af98 <USBHandleControlTransfer+0x15c>)
    aeb2:	4a37      	ldr	r2, [pc, #220]	; (af90 <USBHandleControlTransfer+0x154>)
    aeb4:	f7ff ff4e 	bl	ad54 <_HandleRequest>
    aeb8:	4603      	mov	r3, r0
    aeba:	2b00      	cmp	r3, #0
    aebc:	d104      	bne.n	aec8 <USBHandleControlTransfer+0x8c>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
    aebe:	79bb      	ldrb	r3, [r7, #6]
    aec0:	4618      	mov	r0, r3
    aec2:	f7ff ff7d 	bl	adc0 <StallControlPipe>
					return;
    aec6:	e05b      	b.n	af80 <USBHandleControlTransfer+0x144>
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    aec8:	4b2f      	ldr	r3, [pc, #188]	; (af88 <USBHandleControlTransfer+0x14c>)
    aeca:	88db      	ldrh	r3, [r3, #6]
    aecc:	461a      	mov	r2, r3
    aece:	4b32      	ldr	r3, [pc, #200]	; (af98 <USBHandleControlTransfer+0x15c>)
    aed0:	681b      	ldr	r3, [r3, #0]
    aed2:	4293      	cmp	r3, r2
    aed4:	bfa8      	it	ge
    aed6:	4613      	movge	r3, r2
    aed8:	4a2e      	ldr	r2, [pc, #184]	; (af94 <USBHandleControlTransfer+0x158>)
    aeda:	6013      	str	r3, [r2, #0]
				// send first part (possibly a zero-length status message)
				DataIn();
    aedc:	f7ff ff8a 	bl	adf4 <DataIn>
    aee0:	e04e      	b.n	af80 <USBHandleControlTransfer+0x144>
			}
		}
		else {		
			if (iResidue > 0) {
    aee2:	4b2c      	ldr	r3, [pc, #176]	; (af94 <USBHandleControlTransfer+0x158>)
    aee4:	681b      	ldr	r3, [r3, #0]
    aee6:	2b00      	cmp	r3, #0
    aee8:	dd3e      	ble.n	af68 <USBHandleControlTransfer+0x12c>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    aeea:	4b29      	ldr	r3, [pc, #164]	; (af90 <USBHandleControlTransfer+0x154>)
    aeec:	681a      	ldr	r2, [r3, #0]
    aeee:	4b29      	ldr	r3, [pc, #164]	; (af94 <USBHandleControlTransfer+0x158>)
    aef0:	681b      	ldr	r3, [r3, #0]
    aef2:	2000      	movs	r0, #0
    aef4:	4611      	mov	r1, r2
    aef6:	461a      	mov	r2, r3
    aef8:	f000 fa60 	bl	b3bc <USBHwEPRead>
    aefc:	60b8      	str	r0, [r7, #8]
				if (iChunk < 0) {
    aefe:	68bb      	ldr	r3, [r7, #8]
    af00:	2b00      	cmp	r3, #0
    af02:	da04      	bge.n	af0e <USBHandleControlTransfer+0xd2>
					StallControlPipe(bEPStat);
    af04:	79bb      	ldrb	r3, [r7, #6]
    af06:	4618      	mov	r0, r3
    af08:	f7ff ff5a 	bl	adc0 <StallControlPipe>
					return;
    af0c:	e038      	b.n	af80 <USBHandleControlTransfer+0x144>
				}
				pbData += iChunk;
    af0e:	4b20      	ldr	r3, [pc, #128]	; (af90 <USBHandleControlTransfer+0x154>)
    af10:	681a      	ldr	r2, [r3, #0]
    af12:	68bb      	ldr	r3, [r7, #8]
    af14:	4413      	add	r3, r2
    af16:	4a1e      	ldr	r2, [pc, #120]	; (af90 <USBHandleControlTransfer+0x154>)
    af18:	6013      	str	r3, [r2, #0]
				iResidue -= iChunk;
    af1a:	4b1e      	ldr	r3, [pc, #120]	; (af94 <USBHandleControlTransfer+0x158>)
    af1c:	681a      	ldr	r2, [r3, #0]
    af1e:	68bb      	ldr	r3, [r7, #8]
    af20:	1ad3      	subs	r3, r2, r3
    af22:	4a1c      	ldr	r2, [pc, #112]	; (af94 <USBHandleControlTransfer+0x158>)
    af24:	6013      	str	r3, [r2, #0]
				if (iResidue == 0) {
    af26:	4b1b      	ldr	r3, [pc, #108]	; (af94 <USBHandleControlTransfer+0x158>)
    af28:	681b      	ldr	r3, [r3, #0]
    af2a:	2b00      	cmp	r3, #0
    af2c:	d128      	bne.n	af80 <USBHandleControlTransfer+0x144>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    af2e:	4b16      	ldr	r3, [pc, #88]	; (af88 <USBHandleControlTransfer+0x14c>)
    af30:	781b      	ldrb	r3, [r3, #0]
    af32:	095b      	lsrs	r3, r3, #5
    af34:	b2db      	uxtb	r3, r3
    af36:	f003 0303 	and.w	r3, r3, #3
    af3a:	60fb      	str	r3, [r7, #12]
					pbData = apbDataStore[iType];
    af3c:	4a13      	ldr	r2, [pc, #76]	; (af8c <USBHandleControlTransfer+0x150>)
    af3e:	68fb      	ldr	r3, [r7, #12]
    af40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    af44:	4a12      	ldr	r2, [pc, #72]	; (af90 <USBHandleControlTransfer+0x154>)
    af46:	6013      	str	r3, [r2, #0]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    af48:	480f      	ldr	r0, [pc, #60]	; (af88 <USBHandleControlTransfer+0x14c>)
    af4a:	4913      	ldr	r1, [pc, #76]	; (af98 <USBHandleControlTransfer+0x15c>)
    af4c:	4a10      	ldr	r2, [pc, #64]	; (af90 <USBHandleControlTransfer+0x154>)
    af4e:	f7ff ff01 	bl	ad54 <_HandleRequest>
    af52:	4603      	mov	r3, r0
    af54:	2b00      	cmp	r3, #0
    af56:	d104      	bne.n	af62 <USBHandleControlTransfer+0x126>
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
    af58:	79bb      	ldrb	r3, [r7, #6]
    af5a:	4618      	mov	r0, r3
    af5c:	f7ff ff30 	bl	adc0 <StallControlPipe>
						return;
    af60:	e00e      	b.n	af80 <USBHandleControlTransfer+0x144>
					}
					// send status to host
					DataIn();
    af62:	f7ff ff47 	bl	adf4 <DataIn>
    af66:	e00b      	b.n	af80 <USBHandleControlTransfer+0x144>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    af68:	2000      	movs	r0, #0
    af6a:	2100      	movs	r1, #0
    af6c:	2200      	movs	r2, #0
    af6e:	f000 fa25 	bl	b3bc <USBHwEPRead>
    af72:	60b8      	str	r0, [r7, #8]
    af74:	e004      	b.n	af80 <USBHandleControlTransfer+0x144>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    af76:	79fb      	ldrb	r3, [r7, #7]
    af78:	2b80      	cmp	r3, #128	; 0x80
    af7a:	d101      	bne.n	af80 <USBHandleControlTransfer+0x144>
		// IN transfer
		// send more data if available (possibly a 0-length packet)
		DataIn();
    af7c:	f7ff ff3a 	bl	adf4 <DataIn>
	}
	else {
		ASSERT(FALSE);
	}
}
    af80:	3710      	adds	r7, #16
    af82:	46bd      	mov	sp, r7
    af84:	bd80      	pop	{r7, pc}
    af86:	bf00      	nop
    af88:	10000a6c 	.word	0x10000a6c
    af8c:	10000a90 	.word	0x10000a90
    af90:	10000a74 	.word	0x10000a74
    af94:	10000a78 	.word	0x10000a78
    af98:	10000a7c 	.word	0x10000a7c

0000af9c <USBRegisterRequestHandler>:
	@param [in]	iType			Type of request, e.g. REQTYPE_TYPE_STANDARD
	@param [in]	*pfnHandler		Callback function pointer
	@param [in]	*pbDataStore	Data storage area for this type of request
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
    af9c:	b480      	push	{r7}
    af9e:	b085      	sub	sp, #20
    afa0:	af00      	add	r7, sp, #0
    afa2:	60f8      	str	r0, [r7, #12]
    afa4:	60b9      	str	r1, [r7, #8]
    afa6:	607a      	str	r2, [r7, #4]
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    afa8:	4907      	ldr	r1, [pc, #28]	; (afc8 <USBRegisterRequestHandler+0x2c>)
    afaa:	68fb      	ldr	r3, [r7, #12]
    afac:	68ba      	ldr	r2, [r7, #8]
    afae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	apbDataStore[iType] = pbDataStore;
    afb2:	4906      	ldr	r1, [pc, #24]	; (afcc <USBRegisterRequestHandler+0x30>)
    afb4:	68fb      	ldr	r3, [r7, #12]
    afb6:	687a      	ldr	r2, [r7, #4]
    afb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    afbc:	3714      	adds	r7, #20
    afbe:	46bd      	mov	sp, r7
    afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
    afc4:	4770      	bx	lr
    afc6:	bf00      	nop
    afc8:	10000a80 	.word	0x10000a80
    afcc:	10000a90 	.word	0x10000a90

0000afd0 <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    afd0:	b480      	push	{r7}
    afd2:	b083      	sub	sp, #12
    afd4:	af00      	add	r7, sp, #0
    afd6:	4603      	mov	r3, r0
    afd8:	71fb      	strb	r3, [r7, #7]
	if (bDevStatus & DEV_STATUS_RESET) {
		DBG("\n!");
	}
}
    afda:	370c      	adds	r7, #12
    afdc:	46bd      	mov	sp, r7
    afde:	f85d 7b04 	ldr.w	r7, [sp], #4
    afe2:	4770      	bx	lr

0000afe4 <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    afe4:	b580      	push	{r7, lr}
    afe6:	af00      	add	r7, sp, #0
	// init hardware
	USBHwInit();
    afe8:	f000 fb2a 	bl	b640 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    afec:	480d      	ldr	r0, [pc, #52]	; (b024 <USBInit+0x40>)
    afee:	f000 f913 	bl	b218 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    aff2:	2000      	movs	r0, #0
    aff4:	490c      	ldr	r1, [pc, #48]	; (b028 <USBInit+0x44>)
    aff6:	f000 f8dd 	bl	b1b4 <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    affa:	2080      	movs	r0, #128	; 0x80
    affc:	490a      	ldr	r1, [pc, #40]	; (b028 <USBInit+0x44>)
    affe:	f000 f8d9 	bl	b1b4 <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    b002:	2000      	movs	r0, #0
    b004:	2140      	movs	r1, #64	; 0x40
    b006:	f000 f8b7 	bl	b178 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    b00a:	2080      	movs	r0, #128	; 0x80
    b00c:	2140      	movs	r1, #64	; 0x40
    b00e:	f000 f8b3 	bl	b178 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    b012:	2000      	movs	r0, #0
    b014:	4905      	ldr	r1, [pc, #20]	; (b02c <USBInit+0x48>)
    b016:	4a06      	ldr	r2, [pc, #24]	; (b030 <USBInit+0x4c>)
    b018:	f7ff ffc0 	bl	af9c <USBRegisterRequestHandler>

	return TRUE;
    b01c:	2301      	movs	r3, #1
}
    b01e:	4618      	mov	r0, r3
    b020:	bd80      	pop	{r7, pc}
    b022:	bf00      	nop
    b024:	0000afd1 	.word	0x0000afd1
    b028:	0000ae3d 	.word	0x0000ae3d
    b02c:	0000bc79 	.word	0x0000bc79
    b030:	10000aa0 	.word	0x10000aa0

0000b034 <Wait4DevInt>:
    Local function to wait for a device interrupt (and clear it)
        
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    b034:	b480      	push	{r7}
    b036:	b083      	sub	sp, #12
    b038:	af00      	add	r7, sp, #0
    b03a:	6078      	str	r0, [r7, #4]
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    b03c:	bf00      	nop
    b03e:	4b07      	ldr	r3, [pc, #28]	; (b05c <Wait4DevInt+0x28>)
    b040:	681a      	ldr	r2, [r3, #0]
    b042:	687b      	ldr	r3, [r7, #4]
    b044:	401a      	ands	r2, r3
    b046:	687b      	ldr	r3, [r7, #4]
    b048:	429a      	cmp	r2, r3
    b04a:	d1f8      	bne.n	b03e <Wait4DevInt+0xa>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    b04c:	4a04      	ldr	r2, [pc, #16]	; (b060 <Wait4DevInt+0x2c>)
    b04e:	687b      	ldr	r3, [r7, #4]
    b050:	6013      	str	r3, [r2, #0]
}
    b052:	370c      	adds	r7, #12
    b054:	46bd      	mov	sp, r7
    b056:	f85d 7b04 	ldr.w	r7, [sp], #4
    b05a:	4770      	bx	lr
    b05c:	5000c200 	.word	0x5000c200
    b060:	5000c208 	.word	0x5000c208

0000b064 <USBHwCmd>:
    Local function to send a command to the USB protocol engine
        
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    b064:	b580      	push	{r7, lr}
    b066:	b082      	sub	sp, #8
    b068:	af00      	add	r7, sp, #0
    b06a:	4603      	mov	r3, r0
    b06c:	71fb      	strb	r3, [r7, #7]
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    b06e:	4b07      	ldr	r3, [pc, #28]	; (b08c <USBHwCmd+0x28>)
    b070:	2230      	movs	r2, #48	; 0x30
    b072:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    b074:	4a06      	ldr	r2, [pc, #24]	; (b090 <USBHwCmd+0x2c>)
    b076:	79fb      	ldrb	r3, [r7, #7]
    b078:	041b      	lsls	r3, r3, #16
    b07a:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    b07e:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    b080:	2010      	movs	r0, #16
    b082:	f7ff ffd7 	bl	b034 <Wait4DevInt>
}
    b086:	3708      	adds	r7, #8
    b088:	46bd      	mov	sp, r7
    b08a:	bd80      	pop	{r7, pc}
    b08c:	5000c208 	.word	0x5000c208
    b090:	5000c210 	.word	0x5000c210

0000b094 <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    b094:	b580      	push	{r7, lr}
    b096:	b082      	sub	sp, #8
    b098:	af00      	add	r7, sp, #0
    b09a:	4603      	mov	r3, r0
    b09c:	460a      	mov	r2, r1
    b09e:	71fb      	strb	r3, [r7, #7]
    b0a0:	4613      	mov	r3, r2
    b0a2:	80bb      	strh	r3, [r7, #4]
    // write command code
    USBHwCmd(bCmd);
    b0a4:	79fb      	ldrb	r3, [r7, #7]
    b0a6:	4618      	mov	r0, r3
    b0a8:	f7ff ffdc 	bl	b064 <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    b0ac:	4a05      	ldr	r2, [pc, #20]	; (b0c4 <USBHwCmdWrite+0x30>)
    b0ae:	88bb      	ldrh	r3, [r7, #4]
    b0b0:	041b      	lsls	r3, r3, #16
    b0b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    b0b6:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    b0b8:	2010      	movs	r0, #16
    b0ba:	f7ff ffbb 	bl	b034 <Wait4DevInt>
}
    b0be:	3708      	adds	r7, #8
    b0c0:	46bd      	mov	sp, r7
    b0c2:	bd80      	pop	{r7, pc}
    b0c4:	5000c210 	.word	0x5000c210

0000b0c8 <USBHwCmdRead>:
    @param [in] bCmd        Command to send

    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    b0c8:	b580      	push	{r7, lr}
    b0ca:	b082      	sub	sp, #8
    b0cc:	af00      	add	r7, sp, #0
    b0ce:	4603      	mov	r3, r0
    b0d0:	71fb      	strb	r3, [r7, #7]
    // write command code
    USBHwCmd(bCmd);
    b0d2:	79fb      	ldrb	r3, [r7, #7]
    b0d4:	4618      	mov	r0, r3
    b0d6:	f7ff ffc5 	bl	b064 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    b0da:	4a08      	ldr	r2, [pc, #32]	; (b0fc <USBHwCmdRead+0x34>)
    b0dc:	79fb      	ldrb	r3, [r7, #7]
    b0de:	041b      	lsls	r3, r3, #16
    b0e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    b0e4:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CDFULL);
    b0e6:	2020      	movs	r0, #32
    b0e8:	f7ff ffa4 	bl	b034 <Wait4DevInt>
    return USBCmdData;
    b0ec:	4b04      	ldr	r3, [pc, #16]	; (b100 <USBHwCmdRead+0x38>)
    b0ee:	681b      	ldr	r3, [r3, #0]
    b0f0:	b2db      	uxtb	r3, r3
}
    b0f2:	4618      	mov	r0, r3
    b0f4:	3708      	adds	r7, #8
    b0f6:	46bd      	mov	sp, r7
    b0f8:	bd80      	pop	{r7, pc}
    b0fa:	bf00      	nop
    b0fc:	5000c210 	.word	0x5000c210
    b100:	5000c214 	.word	0x5000c214

0000b104 <USBHwEPRealize>:
        
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    b104:	b580      	push	{r7, lr}
    b106:	b082      	sub	sp, #8
    b108:	af00      	add	r7, sp, #0
    b10a:	6078      	str	r0, [r7, #4]
    b10c:	460b      	mov	r3, r1
    b10e:	807b      	strh	r3, [r7, #2]
    USBReEp |= (1 << idx);
    b110:	490a      	ldr	r1, [pc, #40]	; (b13c <USBHwEPRealize+0x38>)
    b112:	4b0a      	ldr	r3, [pc, #40]	; (b13c <USBHwEPRealize+0x38>)
    b114:	681b      	ldr	r3, [r3, #0]
    b116:	2001      	movs	r0, #1
    b118:	687a      	ldr	r2, [r7, #4]
    b11a:	fa00 f202 	lsl.w	r2, r0, r2
    b11e:	4313      	orrs	r3, r2
    b120:	600b      	str	r3, [r1, #0]
#ifdef LPC17xx
    USBEpIn = idx;
    b122:	4a07      	ldr	r2, [pc, #28]	; (b140 <USBHwEPRealize+0x3c>)
    b124:	687b      	ldr	r3, [r7, #4]
    b126:	6013      	str	r3, [r2, #0]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    b128:	4a06      	ldr	r2, [pc, #24]	; (b144 <USBHwEPRealize+0x40>)
    b12a:	887b      	ldrh	r3, [r7, #2]
    b12c:	6013      	str	r3, [r2, #0]
    Wait4DevInt(EP_RLZED);
    b12e:	f44f 7080 	mov.w	r0, #256	; 0x100
    b132:	f7ff ff7f 	bl	b034 <Wait4DevInt>
}
    b136:	3708      	adds	r7, #8
    b138:	46bd      	mov	sp, r7
    b13a:	bd80      	pop	{r7, pc}
    b13c:	5000c244 	.word	0x5000c244
    b140:	5000c248 	.word	0x5000c248
    b144:	5000c24c 	.word	0x5000c24c

0000b148 <USBHwEPEnable>:
        
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    b148:	b580      	push	{r7, lr}
    b14a:	b082      	sub	sp, #8
    b14c:	af00      	add	r7, sp, #0
    b14e:	6078      	str	r0, [r7, #4]
    b150:	6039      	str	r1, [r7, #0]
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    b152:	687b      	ldr	r3, [r7, #4]
    b154:	b2db      	uxtb	r3, r3
    b156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b15a:	b2db      	uxtb	r3, r3
    b15c:	b2da      	uxtb	r2, r3
    b15e:	683b      	ldr	r3, [r7, #0]
    b160:	2b00      	cmp	r3, #0
    b162:	d001      	beq.n	b168 <USBHwEPEnable+0x20>
    b164:	2300      	movs	r3, #0
    b166:	e000      	b.n	b16a <USBHwEPEnable+0x22>
    b168:	2320      	movs	r3, #32
    b16a:	4610      	mov	r0, r2
    b16c:	4619      	mov	r1, r3
    b16e:	f7ff ff91 	bl	b094 <USBHwCmdWrite>
}
    b172:	3708      	adds	r7, #8
    b174:	46bd      	mov	sp, r7
    b176:	bd80      	pop	{r7, pc}

0000b178 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    b178:	b580      	push	{r7, lr}
    b17a:	b084      	sub	sp, #16
    b17c:	af00      	add	r7, sp, #0
    b17e:	4603      	mov	r3, r0
    b180:	460a      	mov	r2, r1
    b182:	71fb      	strb	r3, [r7, #7]
    b184:	4613      	mov	r3, r2
    b186:	80bb      	strh	r3, [r7, #4]
    int idx;
    
    idx = EP2IDX(bEP);
    b188:	79fb      	ldrb	r3, [r7, #7]
    b18a:	f003 030f 	and.w	r3, r3, #15
    b18e:	005b      	lsls	r3, r3, #1
    b190:	79fa      	ldrb	r2, [r7, #7]
    b192:	09d2      	lsrs	r2, r2, #7
    b194:	b2d2      	uxtb	r2, r2
    b196:	4313      	orrs	r3, r2
    b198:	60fb      	str	r3, [r7, #12]
    
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);
    b19a:	88bb      	ldrh	r3, [r7, #4]
    b19c:	68f8      	ldr	r0, [r7, #12]
    b19e:	4619      	mov	r1, r3
    b1a0:	f7ff ffb0 	bl	b104 <USBHwEPRealize>

    // enable EP
    USBHwEPEnable(idx, TRUE);
    b1a4:	68f8      	ldr	r0, [r7, #12]
    b1a6:	2101      	movs	r1, #1
    b1a8:	f7ff ffce 	bl	b148 <USBHwEPEnable>
}
    b1ac:	3710      	adds	r7, #16
    b1ae:	46bd      	mov	sp, r7
    b1b0:	bd80      	pop	{r7, pc}
    b1b2:	bf00      	nop

0000b1b4 <USBHwRegisterEPIntHandler>:
        
    @param [in] bEP             Endpoint number
    @param [in] pfnHandler      Callback function
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    b1b4:	b480      	push	{r7}
    b1b6:	b085      	sub	sp, #20
    b1b8:	af00      	add	r7, sp, #0
    b1ba:	4603      	mov	r3, r0
    b1bc:	6039      	str	r1, [r7, #0]
    b1be:	71fb      	strb	r3, [r7, #7]
    int idx;
    
    idx = EP2IDX(bEP);
    b1c0:	79fb      	ldrb	r3, [r7, #7]
    b1c2:	f003 030f 	and.w	r3, r3, #15
    b1c6:	005b      	lsls	r3, r3, #1
    b1c8:	79fa      	ldrb	r2, [r7, #7]
    b1ca:	09d2      	lsrs	r2, r2, #7
    b1cc:	b2d2      	uxtb	r2, r2
    b1ce:	4313      	orrs	r3, r2
    b1d0:	60fb      	str	r3, [r7, #12]

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    b1d2:	68fb      	ldr	r3, [r7, #12]
    b1d4:	0fda      	lsrs	r2, r3, #31
    b1d6:	4413      	add	r3, r2
    b1d8:	105b      	asrs	r3, r3, #1
    b1da:	4619      	mov	r1, r3
    b1dc:	4a0b      	ldr	r2, [pc, #44]	; (b20c <USBHwRegisterEPIntHandler+0x58>)
    b1de:	683b      	ldr	r3, [r7, #0]
    b1e0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    b1e4:	490a      	ldr	r1, [pc, #40]	; (b210 <USBHwRegisterEPIntHandler+0x5c>)
    b1e6:	4b0a      	ldr	r3, [pc, #40]	; (b210 <USBHwRegisterEPIntHandler+0x5c>)
    b1e8:	681b      	ldr	r3, [r3, #0]
    b1ea:	2001      	movs	r0, #1
    b1ec:	68fa      	ldr	r2, [r7, #12]
    b1ee:	fa00 f202 	lsl.w	r2, r0, r2
    b1f2:	4313      	orrs	r3, r2
    b1f4:	600b      	str	r3, [r1, #0]
    USBDevIntEn |= EP_SLOW;
    b1f6:	4a07      	ldr	r2, [pc, #28]	; (b214 <USBHwRegisterEPIntHandler+0x60>)
    b1f8:	4b06      	ldr	r3, [pc, #24]	; (b214 <USBHwRegisterEPIntHandler+0x60>)
    b1fa:	681b      	ldr	r3, [r3, #0]
    b1fc:	f043 0304 	orr.w	r3, r3, #4
    b200:	6013      	str	r3, [r2, #0]
    
    DBG("Registered handler for EP 0x%x\n", bEP);
}
    b202:	3714      	adds	r7, #20
    b204:	46bd      	mov	sp, r7
    b206:	f85d 7b04 	ldr.w	r7, [sp], #4
    b20a:	4770      	bx	lr
    b20c:	10000aac 	.word	0x10000aac
    b210:	5000c234 	.word	0x5000c234
    b214:	5000c204 	.word	0x5000c204

0000b218 <USBHwRegisterDevIntHandler>:
    Registers an device status callback
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    b218:	b480      	push	{r7}
    b21a:	b083      	sub	sp, #12
    b21c:	af00      	add	r7, sp, #0
    b21e:	6078      	str	r0, [r7, #4]
    _pfnDevIntHandler = pfnHandler;
    b220:	4a06      	ldr	r2, [pc, #24]	; (b23c <USBHwRegisterDevIntHandler+0x24>)
    b222:	687b      	ldr	r3, [r7, #4]
    b224:	6013      	str	r3, [r2, #0]
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    b226:	4a06      	ldr	r2, [pc, #24]	; (b240 <USBHwRegisterDevIntHandler+0x28>)
    b228:	4b05      	ldr	r3, [pc, #20]	; (b240 <USBHwRegisterDevIntHandler+0x28>)
    b22a:	681b      	ldr	r3, [r3, #0]
    b22c:	f043 0308 	orr.w	r3, r3, #8
    b230:	6013      	str	r3, [r2, #0]

    DBG("Registered handler for device status\n");
}
    b232:	370c      	adds	r7, #12
    b234:	46bd      	mov	sp, r7
    b236:	f85d 7b04 	ldr.w	r7, [sp], #4
    b23a:	4770      	bx	lr
    b23c:	10000aa8 	.word	0x10000aa8
    b240:	5000c204 	.word	0x5000c204

0000b244 <USBHwSetAddress>:
    Sets the USB address.
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    b244:	b580      	push	{r7, lr}
    b246:	b082      	sub	sp, #8
    b248:	af00      	add	r7, sp, #0
    b24a:	4603      	mov	r3, r0
    b24c:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    b24e:	79fb      	ldrb	r3, [r7, #7]
    b250:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b254:	b2db      	uxtb	r3, r3
    b256:	b29b      	uxth	r3, r3
    b258:	20d0      	movs	r0, #208	; 0xd0
    b25a:	4619      	mov	r1, r3
    b25c:	f7ff ff1a 	bl	b094 <USBHwCmdWrite>
}
    b260:	3708      	adds	r7, #8
    b262:	46bd      	mov	sp, r7
    b264:	bd80      	pop	{r7, pc}
    b266:	bf00      	nop

0000b268 <USBHwConnect>:
    Connects or disconnects from the USB bus
        
    @param [in] fConnect    If TRUE, connect, otherwise disconnect
 */
void USBHwConnect(BOOL fConnect)
{
    b268:	b580      	push	{r7, lr}
    b26a:	b082      	sub	sp, #8
    b26c:	af00      	add	r7, sp, #0
    b26e:	6078      	str	r0, [r7, #4]
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    b270:	687b      	ldr	r3, [r7, #4]
    b272:	2b00      	cmp	r3, #0
    b274:	bf14      	ite	ne
    b276:	2301      	movne	r3, #1
    b278:	2300      	moveq	r3, #0
    b27a:	b2db      	uxtb	r3, r3
    b27c:	b29b      	uxth	r3, r3
    b27e:	20fe      	movs	r0, #254	; 0xfe
    b280:	4619      	mov	r1, r3
    b282:	f7ff ff07 	bl	b094 <USBHwCmdWrite>
}
    b286:	3708      	adds	r7, #8
    b288:	46bd      	mov	sp, r7
    b28a:	bd80      	pop	{r7, pc}

0000b28c <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    b28c:	b580      	push	{r7, lr}
    b28e:	b082      	sub	sp, #8
    b290:	af00      	add	r7, sp, #0
    b292:	4603      	mov	r3, r0
    b294:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    b296:	79fb      	ldrb	r3, [r7, #7]
    b298:	b29b      	uxth	r3, r3
    b29a:	20f3      	movs	r0, #243	; 0xf3
    b29c:	4619      	mov	r1, r3
    b29e:	f7ff fef9 	bl	b094 <USBHwCmdWrite>
}
    b2a2:	3708      	adds	r7, #8
    b2a4:	46bd      	mov	sp, r7
    b2a6:	bd80      	pop	{r7, pc}

0000b2a8 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    b2a8:	b580      	push	{r7, lr}
    b2aa:	b084      	sub	sp, #16
    b2ac:	af00      	add	r7, sp, #0
    b2ae:	4603      	mov	r3, r0
    b2b0:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    b2b2:	79fb      	ldrb	r3, [r7, #7]
    b2b4:	f003 030f 	and.w	r3, r3, #15
    b2b8:	005b      	lsls	r3, r3, #1
    b2ba:	79fa      	ldrb	r2, [r7, #7]
    b2bc:	09d2      	lsrs	r2, r2, #7
    b2be:	b2d2      	uxtb	r2, r2
    b2c0:	4313      	orrs	r3, r2
    b2c2:	60fb      	str	r3, [r7, #12]

    return USBHwCmdRead(CMD_EP_SELECT | idx);
    b2c4:	68fb      	ldr	r3, [r7, #12]
    b2c6:	b2db      	uxtb	r3, r3
    b2c8:	4618      	mov	r0, r3
    b2ca:	f7ff fefd 	bl	b0c8 <USBHwCmdRead>
    b2ce:	4603      	mov	r3, r0
}
    b2d0:	4618      	mov	r0, r3
    b2d2:	3710      	adds	r7, #16
    b2d4:	46bd      	mov	sp, r7
    b2d6:	bd80      	pop	{r7, pc}

0000b2d8 <USBHwEPStall>:
        
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    b2d8:	b580      	push	{r7, lr}
    b2da:	b084      	sub	sp, #16
    b2dc:	af00      	add	r7, sp, #0
    b2de:	4603      	mov	r3, r0
    b2e0:	6039      	str	r1, [r7, #0]
    b2e2:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    b2e4:	79fb      	ldrb	r3, [r7, #7]
    b2e6:	f003 030f 	and.w	r3, r3, #15
    b2ea:	005b      	lsls	r3, r3, #1
    b2ec:	79fa      	ldrb	r2, [r7, #7]
    b2ee:	09d2      	lsrs	r2, r2, #7
    b2f0:	b2d2      	uxtb	r2, r2
    b2f2:	4313      	orrs	r3, r2
    b2f4:	60fb      	str	r3, [r7, #12]

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    b2f6:	68fb      	ldr	r3, [r7, #12]
    b2f8:	b2db      	uxtb	r3, r3
    b2fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b2fe:	b2db      	uxtb	r3, r3
    b300:	b2da      	uxtb	r2, r3
    b302:	683b      	ldr	r3, [r7, #0]
    b304:	2b00      	cmp	r3, #0
    b306:	bf14      	ite	ne
    b308:	2301      	movne	r3, #1
    b30a:	2300      	moveq	r3, #0
    b30c:	b2db      	uxtb	r3, r3
    b30e:	b29b      	uxth	r3, r3
    b310:	4610      	mov	r0, r2
    b312:	4619      	mov	r1, r3
    b314:	f7ff febe 	bl	b094 <USBHwCmdWrite>
}
    b318:	3710      	adds	r7, #16
    b31a:	46bd      	mov	sp, r7
    b31c:	bd80      	pop	{r7, pc}
    b31e:	bf00      	nop

0000b320 <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    b320:	b580      	push	{r7, lr}
    b322:	b086      	sub	sp, #24
    b324:	af00      	add	r7, sp, #0
    b326:	4603      	mov	r3, r0
    b328:	60b9      	str	r1, [r7, #8]
    b32a:	607a      	str	r2, [r7, #4]
    b32c:	73fb      	strb	r3, [r7, #15]
    U32 idx;
    
    idx = EP2IDX(bEP);
    b32e:	7bfb      	ldrb	r3, [r7, #15]
    b330:	f003 030f 	and.w	r3, r3, #15
    b334:	005b      	lsls	r3, r3, #1
    b336:	7bfa      	ldrb	r2, [r7, #15]
    b338:	09d2      	lsrs	r2, r2, #7
    b33a:	b2d2      	uxtb	r2, r2
    b33c:	4313      	orrs	r3, r2
    b33e:	617b      	str	r3, [r7, #20]
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    b340:	4a1b      	ldr	r2, [pc, #108]	; (b3b0 <USBHwEPWrite+0x90>)
    b342:	7bfb      	ldrb	r3, [r7, #15]
    b344:	f003 030f 	and.w	r3, r3, #15
    b348:	009b      	lsls	r3, r3, #2
    b34a:	f043 0302 	orr.w	r3, r3, #2
    b34e:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    b350:	4a18      	ldr	r2, [pc, #96]	; (b3b4 <USBHwEPWrite+0x94>)
    b352:	687b      	ldr	r3, [r7, #4]
    b354:	6013      	str	r3, [r2, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    b356:	e015      	b.n	b384 <USBHwEPWrite+0x64>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    b358:	4917      	ldr	r1, [pc, #92]	; (b3b8 <USBHwEPWrite+0x98>)
    b35a:	68bb      	ldr	r3, [r7, #8]
    b35c:	3303      	adds	r3, #3
    b35e:	781b      	ldrb	r3, [r3, #0]
    b360:	061a      	lsls	r2, r3, #24
    b362:	68bb      	ldr	r3, [r7, #8]
    b364:	3302      	adds	r3, #2
    b366:	781b      	ldrb	r3, [r3, #0]
    b368:	041b      	lsls	r3, r3, #16
    b36a:	431a      	orrs	r2, r3
    b36c:	68bb      	ldr	r3, [r7, #8]
    b36e:	3301      	adds	r3, #1
    b370:	781b      	ldrb	r3, [r3, #0]
    b372:	021b      	lsls	r3, r3, #8
    b374:	4313      	orrs	r3, r2
    b376:	68ba      	ldr	r2, [r7, #8]
    b378:	7812      	ldrb	r2, [r2, #0]
    b37a:	4313      	orrs	r3, r2
    b37c:	600b      	str	r3, [r1, #0]
        pbBuf += 4;
    b37e:	68bb      	ldr	r3, [r7, #8]
    b380:	3304      	adds	r3, #4
    b382:	60bb      	str	r3, [r7, #8]
    
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
    b384:	4b0a      	ldr	r3, [pc, #40]	; (b3b0 <USBHwEPWrite+0x90>)
    b386:	681b      	ldr	r3, [r3, #0]
    b388:	f003 0302 	and.w	r3, r3, #2
    b38c:	2b00      	cmp	r3, #0
    b38e:	d1e3      	bne.n	b358 <USBHwEPWrite+0x38>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
        pbBuf += 4;
    }

    USBCtrl = 0;
    b390:	4b07      	ldr	r3, [pc, #28]	; (b3b0 <USBHwEPWrite+0x90>)
    b392:	2200      	movs	r2, #0
    b394:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    b396:	697b      	ldr	r3, [r7, #20]
    b398:	b2db      	uxtb	r3, r3
    b39a:	4618      	mov	r0, r3
    b39c:	f7ff fe62 	bl	b064 <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    b3a0:	20fa      	movs	r0, #250	; 0xfa
    b3a2:	f7ff fe5f 	bl	b064 <USBHwCmd>
    
    return iLen;
    b3a6:	687b      	ldr	r3, [r7, #4]
}
    b3a8:	4618      	mov	r0, r3
    b3aa:	3718      	adds	r7, #24
    b3ac:	46bd      	mov	sp, r7
    b3ae:	bd80      	pop	{r7, pc}
    b3b0:	5000c228 	.word	0x5000c228
    b3b4:	5000c224 	.word	0x5000c224
    b3b8:	5000c21c 	.word	0x5000c21c

0000b3bc <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    b3bc:	b580      	push	{r7, lr}
    b3be:	b088      	sub	sp, #32
    b3c0:	af00      	add	r7, sp, #0
    b3c2:	4603      	mov	r3, r0
    b3c4:	60b9      	str	r1, [r7, #8]
    b3c6:	607a      	str	r2, [r7, #4]
    b3c8:	73fb      	strb	r3, [r7, #15]
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    b3ca:	7bfb      	ldrb	r3, [r7, #15]
    b3cc:	f003 030f 	and.w	r3, r3, #15
    b3d0:	005b      	lsls	r3, r3, #1
    b3d2:	7bfa      	ldrb	r2, [r7, #15]
    b3d4:	09d2      	lsrs	r2, r2, #7
    b3d6:	b2d2      	uxtb	r2, r2
    b3d8:	4313      	orrs	r3, r2
    b3da:	617b      	str	r3, [r7, #20]
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    b3dc:	4a27      	ldr	r2, [pc, #156]	; (b47c <USBHwEPRead+0xc0>)
    b3de:	7bfb      	ldrb	r3, [r7, #15]
    b3e0:	f003 030f 	and.w	r3, r3, #15
    b3e4:	009b      	lsls	r3, r3, #2
    b3e6:	f043 0301 	orr.w	r3, r3, #1
    b3ea:	6013      	str	r3, [r2, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    b3ec:	4b24      	ldr	r3, [pc, #144]	; (b480 <USBHwEPRead+0xc4>)
    b3ee:	681b      	ldr	r3, [r3, #0]
    b3f0:	613b      	str	r3, [r7, #16]
    } while ((dwLen & PKT_RDY) == 0);
    b3f2:	693b      	ldr	r3, [r7, #16]
    b3f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    b3f8:	2b00      	cmp	r3, #0
    b3fa:	d0f7      	beq.n	b3ec <USBHwEPRead+0x30>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    b3fc:	693b      	ldr	r3, [r7, #16]
    b3fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    b402:	2b00      	cmp	r3, #0
    b404:	d102      	bne.n	b40c <USBHwEPRead+0x50>
        return -1;
    b406:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    b40a:	e033      	b.n	b474 <USBHwEPRead+0xb8>
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    b40c:	693b      	ldr	r3, [r7, #16]
    b40e:	f3c3 0309 	ubfx	r3, r3, #0, #10
    b412:	613b      	str	r3, [r7, #16]
    
    // get data
    dwData = 0;
    b414:	2300      	movs	r3, #0
    b416:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < dwLen; i++) {
    b418:	2300      	movs	r3, #0
    b41a:	61fb      	str	r3, [r7, #28]
    b41c:	e01a      	b.n	b454 <USBHwEPRead+0x98>
        if ((i % 4) == 0) {
    b41e:	69fb      	ldr	r3, [r7, #28]
    b420:	f003 0303 	and.w	r3, r3, #3
    b424:	2b00      	cmp	r3, #0
    b426:	d102      	bne.n	b42e <USBHwEPRead+0x72>
            dwData = USBRxData;
    b428:	4b16      	ldr	r3, [pc, #88]	; (b484 <USBHwEPRead+0xc8>)
    b42a:	681b      	ldr	r3, [r3, #0]
    b42c:	61bb      	str	r3, [r7, #24]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    b42e:	68bb      	ldr	r3, [r7, #8]
    b430:	2b00      	cmp	r3, #0
    b432:	d009      	beq.n	b448 <USBHwEPRead+0x8c>
    b434:	69fa      	ldr	r2, [r7, #28]
    b436:	687b      	ldr	r3, [r7, #4]
    b438:	429a      	cmp	r2, r3
    b43a:	d205      	bcs.n	b448 <USBHwEPRead+0x8c>
            pbBuf[i] = dwData & 0xFF;
    b43c:	68ba      	ldr	r2, [r7, #8]
    b43e:	69fb      	ldr	r3, [r7, #28]
    b440:	4413      	add	r3, r2
    b442:	69ba      	ldr	r2, [r7, #24]
    b444:	b2d2      	uxtb	r2, r2
    b446:	701a      	strb	r2, [r3, #0]
        }
        dwData >>= 8;
    b448:	69bb      	ldr	r3, [r7, #24]
    b44a:	0a1b      	lsrs	r3, r3, #8
    b44c:	61bb      	str	r3, [r7, #24]
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    b44e:	69fb      	ldr	r3, [r7, #28]
    b450:	3301      	adds	r3, #1
    b452:	61fb      	str	r3, [r7, #28]
    b454:	69fa      	ldr	r2, [r7, #28]
    b456:	693b      	ldr	r3, [r7, #16]
    b458:	429a      	cmp	r2, r3
    b45a:	d3e0      	bcc.n	b41e <USBHwEPRead+0x62>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    b45c:	4b07      	ldr	r3, [pc, #28]	; (b47c <USBHwEPRead+0xc0>)
    b45e:	2200      	movs	r2, #0
    b460:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    b462:	697b      	ldr	r3, [r7, #20]
    b464:	b2db      	uxtb	r3, r3
    b466:	4618      	mov	r0, r3
    b468:	f7ff fdfc 	bl	b064 <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    b46c:	20f2      	movs	r0, #242	; 0xf2
    b46e:	f7ff fdf9 	bl	b064 <USBHwCmd>
    
    return dwLen;
    b472:	693b      	ldr	r3, [r7, #16]
}
    b474:	4618      	mov	r0, r3
    b476:	3720      	adds	r7, #32
    b478:	46bd      	mov	sp, r7
    b47a:	bd80      	pop	{r7, pc}
    b47c:	5000c228 	.word	0x5000c228
    b480:	5000c220 	.word	0x5000c220
    b484:	5000c218 	.word	0x5000c218

0000b488 <USBHwConfigDevice>:
    'configured' bit is set in the device status register.
        
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    b488:	b580      	push	{r7, lr}
    b48a:	b082      	sub	sp, #8
    b48c:	af00      	add	r7, sp, #0
    b48e:	6078      	str	r0, [r7, #4]
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    b490:	687b      	ldr	r3, [r7, #4]
    b492:	2b00      	cmp	r3, #0
    b494:	bf14      	ite	ne
    b496:	2301      	movne	r3, #1
    b498:	2300      	moveq	r3, #0
    b49a:	b2db      	uxtb	r3, r3
    b49c:	b29b      	uxth	r3, r3
    b49e:	20d8      	movs	r0, #216	; 0xd8
    b4a0:	4619      	mov	r1, r3
    b4a2:	f7ff fdf7 	bl	b094 <USBHwCmdWrite>
}
    b4a6:	3708      	adds	r7, #8
    b4a8:	46bd      	mov	sp, r7
    b4aa:	bd80      	pop	{r7, pc}

0000b4ac <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    b4ac:	b580      	push	{r7, lr}
    b4ae:	b086      	sub	sp, #24
    b4b0:	af00      	add	r7, sp, #0

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    b4b2:	4b5b      	ldr	r3, [pc, #364]	; (b620 <USBHwISR+0x174>)
    b4b4:	681b      	ldr	r3, [r3, #0]
    b4b6:	613b      	str	r3, [r7, #16]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    b4b8:	693b      	ldr	r3, [r7, #16]
    b4ba:	f003 0301 	and.w	r3, r3, #1
    b4be:	2b00      	cmp	r3, #0
    b4c0:	d010      	beq.n	b4e4 <USBHwISR+0x38>
        // clear int
        USBDevIntClr = FRAME;
    b4c2:	4b58      	ldr	r3, [pc, #352]	; (b624 <USBHwISR+0x178>)
    b4c4:	2201      	movs	r2, #1
    b4c6:	601a      	str	r2, [r3, #0]
        // call handler
        if (_pfnFrameHandler != NULL) {
    b4c8:	4b57      	ldr	r3, [pc, #348]	; (b628 <USBHwISR+0x17c>)
    b4ca:	681b      	ldr	r3, [r3, #0]
    b4cc:	2b00      	cmp	r3, #0
    b4ce:	d009      	beq.n	b4e4 <USBHwISR+0x38>
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
    b4d0:	20f5      	movs	r0, #245	; 0xf5
    b4d2:	f7ff fdf9 	bl	b0c8 <USBHwCmdRead>
    b4d6:	4603      	mov	r3, r0
    b4d8:	81fb      	strh	r3, [r7, #14]
            _pfnFrameHandler(wFrame);
    b4da:	4b53      	ldr	r3, [pc, #332]	; (b628 <USBHwISR+0x17c>)
    b4dc:	681b      	ldr	r3, [r3, #0]
    b4de:	89fa      	ldrh	r2, [r7, #14]
    b4e0:	4610      	mov	r0, r2
    b4e2:	4798      	blx	r3
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    b4e4:	693b      	ldr	r3, [r7, #16]
    b4e6:	f003 0308 	and.w	r3, r3, #8
    b4ea:	2b00      	cmp	r3, #0
    b4ec:	d02b      	beq.n	b546 <USBHwISR+0x9a>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    b4ee:	4b4d      	ldr	r3, [pc, #308]	; (b624 <USBHwISR+0x178>)
    b4f0:	2208      	movs	r2, #8
    b4f2:	601a      	str	r2, [r3, #0]
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
    b4f4:	20fe      	movs	r0, #254	; 0xfe
    b4f6:	f7ff fde7 	bl	b0c8 <USBHwCmdRead>
    b4fa:	4603      	mov	r3, r0
    b4fc:	737b      	strb	r3, [r7, #13]
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    b4fe:	7b7b      	ldrb	r3, [r7, #13]
    b500:	f003 031a 	and.w	r3, r3, #26
    b504:	2b00      	cmp	r3, #0
    b506:	d01e      	beq.n	b546 <USBHwISR+0x9a>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
    b508:	7b7b      	ldrb	r3, [r7, #13]
    b50a:	f003 0301 	and.w	r3, r3, #1
    b50e:	2b00      	cmp	r3, #0
    b510:	bf14      	ite	ne
    b512:	2301      	movne	r3, #1
    b514:	2300      	moveq	r3, #0
    b516:	b2db      	uxtb	r3, r3
    b518:	b2da      	uxtb	r2, r3
    b51a:	7b7b      	ldrb	r3, [r7, #13]
    b51c:	f003 0304 	and.w	r3, r3, #4
    b520:	b2db      	uxtb	r3, r3
    b522:	4313      	orrs	r3, r2
    b524:	b2da      	uxtb	r2, r3
    b526:	7b7b      	ldrb	r3, [r7, #13]
    b528:	f003 0310 	and.w	r3, r3, #16
    b52c:	b2db      	uxtb	r3, r3
    b52e:	4313      	orrs	r3, r2
    b530:	b2db      	uxtb	r3, r3
    b532:	733b      	strb	r3, [r7, #12]
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    b534:	4b3d      	ldr	r3, [pc, #244]	; (b62c <USBHwISR+0x180>)
    b536:	681b      	ldr	r3, [r3, #0]
    b538:	2b00      	cmp	r3, #0
    b53a:	d004      	beq.n	b546 <USBHwISR+0x9a>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    b53c:	4b3b      	ldr	r3, [pc, #236]	; (b62c <USBHwISR+0x180>)
    b53e:	681b      	ldr	r3, [r3, #0]
    b540:	7b3a      	ldrb	r2, [r7, #12]
    b542:	4610      	mov	r0, r2
    b544:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    b546:	693b      	ldr	r3, [r7, #16]
    b548:	f003 0304 	and.w	r3, r3, #4
    b54c:	2b00      	cmp	r3, #0
    b54e:	d063      	beq.n	b618 <USBHwISR+0x16c>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    b550:	4b34      	ldr	r3, [pc, #208]	; (b624 <USBHwISR+0x178>)
    b552:	2204      	movs	r2, #4
    b554:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    b556:	2300      	movs	r3, #0
    b558:	617b      	str	r3, [r7, #20]
    b55a:	e05a      	b.n	b612 <USBHwISR+0x166>
            dwIntBit = (1 << i);
    b55c:	2201      	movs	r2, #1
    b55e:	697b      	ldr	r3, [r7, #20]
    b560:	fa02 f303 	lsl.w	r3, r2, r3
    b564:	60bb      	str	r3, [r7, #8]
            if (USBEpIntSt & dwIntBit) {
    b566:	4b32      	ldr	r3, [pc, #200]	; (b630 <USBHwISR+0x184>)
    b568:	681a      	ldr	r2, [r3, #0]
    b56a:	68bb      	ldr	r3, [r7, #8]
    b56c:	4013      	ands	r3, r2
    b56e:	2b00      	cmp	r3, #0
    b570:	d04c      	beq.n	b60c <USBHwISR+0x160>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    b572:	4a30      	ldr	r2, [pc, #192]	; (b634 <USBHwISR+0x188>)
    b574:	68bb      	ldr	r3, [r7, #8]
    b576:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    b578:	2020      	movs	r0, #32
    b57a:	f7ff fd5b 	bl	b034 <Wait4DevInt>
                bEPStat = USBCmdData;
    b57e:	4b2e      	ldr	r3, [pc, #184]	; (b638 <USBHwISR+0x18c>)
    b580:	681b      	ldr	r3, [r3, #0]
    b582:	71fb      	strb	r3, [r7, #7]
                // convert EP pipe stat into something HW independent
                bStat = ((bEPStat & EPSTAT_FE) ? EP_STATUS_DATA : 0) |
    b584:	79fb      	ldrb	r3, [r7, #7]
    b586:	f003 0301 	and.w	r3, r3, #1
    b58a:	2b00      	cmp	r3, #0
    b58c:	bf14      	ite	ne
    b58e:	2301      	movne	r3, #1
    b590:	2300      	moveq	r3, #0
    b592:	b2db      	uxtb	r3, r3
    b594:	b2da      	uxtb	r2, r3
    b596:	79fb      	ldrb	r3, [r7, #7]
    b598:	f003 0302 	and.w	r3, r3, #2
    b59c:	b2db      	uxtb	r3, r3
    b59e:	4313      	orrs	r3, r2
    b5a0:	b2da      	uxtb	r2, r3
    b5a2:	79fb      	ldrb	r3, [r7, #7]
    b5a4:	f003 0304 	and.w	r3, r3, #4
    b5a8:	b2db      	uxtb	r3, r3
    b5aa:	4313      	orrs	r3, r2
    b5ac:	b2da      	uxtb	r2, r3
    b5ae:	79fb      	ldrb	r3, [r7, #7]
    b5b0:	f003 0310 	and.w	r3, r3, #16
    b5b4:	b2db      	uxtb	r3, r3
    b5b6:	4313      	orrs	r3, r2
    b5b8:	b2da      	uxtb	r2, r3
    b5ba:	79fb      	ldrb	r3, [r7, #7]
    b5bc:	f003 0308 	and.w	r3, r3, #8
    b5c0:	b2db      	uxtb	r3, r3
    b5c2:	4313      	orrs	r3, r2
    b5c4:	b2db      	uxtb	r3, r3
    b5c6:	733b      	strb	r3, [r7, #12]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    b5c8:	697b      	ldr	r3, [r7, #20]
    b5ca:	0fda      	lsrs	r2, r3, #31
    b5cc:	4413      	add	r3, r2
    b5ce:	105b      	asrs	r3, r3, #1
    b5d0:	461a      	mov	r2, r3
    b5d2:	4b1a      	ldr	r3, [pc, #104]	; (b63c <USBHwISR+0x190>)
    b5d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b5d8:	2b00      	cmp	r3, #0
    b5da:	d017      	beq.n	b60c <USBHwISR+0x160>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    b5dc:	697b      	ldr	r3, [r7, #20]
    b5de:	0fda      	lsrs	r2, r3, #31
    b5e0:	4413      	add	r3, r2
    b5e2:	105b      	asrs	r3, r3, #1
    b5e4:	461a      	mov	r2, r3
    b5e6:	4b15      	ldr	r3, [pc, #84]	; (b63c <USBHwISR+0x190>)
    b5e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b5ec:	697a      	ldr	r2, [r7, #20]
    b5ee:	01d2      	lsls	r2, r2, #7
    b5f0:	b2d1      	uxtb	r1, r2
    b5f2:	697a      	ldr	r2, [r7, #20]
    b5f4:	1052      	asrs	r2, r2, #1
    b5f6:	b2d2      	uxtb	r2, r2
    b5f8:	f002 020f 	and.w	r2, r2, #15
    b5fc:	b2d2      	uxtb	r2, r2
    b5fe:	430a      	orrs	r2, r1
    b600:	b2d2      	uxtb	r2, r2
    b602:	b2d1      	uxtb	r1, r2
    b604:	7b3a      	ldrb	r2, [r7, #12]
    b606:	4608      	mov	r0, r1
    b608:	4611      	mov	r1, r2
    b60a:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    b60c:	697b      	ldr	r3, [r7, #20]
    b60e:	3301      	adds	r3, #1
    b610:	617b      	str	r3, [r7, #20]
    b612:	697b      	ldr	r3, [r7, #20]
    b614:	2b1f      	cmp	r3, #31
    b616:	dda1      	ble.n	b55c <USBHwISR+0xb0>
            }
        }
    }
    
DEBUG_LED_OFF(9);       
}
    b618:	3718      	adds	r7, #24
    b61a:	46bd      	mov	sp, r7
    b61c:	bd80      	pop	{r7, pc}
    b61e:	bf00      	nop
    b620:	5000c200 	.word	0x5000c200
    b624:	5000c208 	.word	0x5000c208
    b628:	10000aec 	.word	0x10000aec
    b62c:	10000aa8 	.word	0x10000aa8
    b630:	5000c230 	.word	0x5000c230
    b634:	5000c238 	.word	0x5000c238
    b638:	5000c214 	.word	0x5000c214
    b63c:	10000aac 	.word	0x10000aac

0000b640 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    b640:	b580      	push	{r7, lr}
    b642:	af00      	add	r7, sp, #0
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    b644:	4a2d      	ldr	r2, [pc, #180]	; (b6fc <USBHwInit+0xbc>)
    b646:	4b2d      	ldr	r3, [pc, #180]	; (b6fc <USBHwInit+0xbc>)
    b648:	681b      	ldr	r3, [r3, #0]
    b64a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    b64e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    b652:	6013      	str	r3, [r2, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    b654:	4a2a      	ldr	r2, [pc, #168]	; (b700 <USBHwInit+0xc0>)
    b656:	4b2a      	ldr	r3, [pc, #168]	; (b700 <USBHwInit+0xc0>)
    b658:	681b      	ldr	r3, [r3, #0]
    b65a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    b65e:	f043 0310 	orr.w	r3, r3, #16
    b662:	6013      	str	r3, [r2, #0]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    b664:	4a26      	ldr	r2, [pc, #152]	; (b700 <USBHwInit+0xc0>)
    b666:	4b26      	ldr	r3, [pc, #152]	; (b700 <USBHwInit+0xc0>)
    b668:	681b      	ldr	r3, [r3, #0]
    b66a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    b66e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    b672:	6013      	str	r3, [r2, #0]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    b674:	4a23      	ldr	r2, [pc, #140]	; (b704 <USBHwInit+0xc4>)
    b676:	4b23      	ldr	r3, [pc, #140]	; (b704 <USBHwInit+0xc4>)
    b678:	681b      	ldr	r3, [r3, #0]
    b67a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
    b67e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    b682:	6013      	str	r3, [r2, #0]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    b684:	4a1f      	ldr	r2, [pc, #124]	; (b704 <USBHwInit+0xc4>)
    b686:	4b1f      	ldr	r3, [pc, #124]	; (b704 <USBHwInit+0xc4>)
    b688:	681b      	ldr	r3, [r3, #0]
    b68a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    b68e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    b692:	6013      	str	r3, [r2, #0]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    b694:	4a1c      	ldr	r2, [pc, #112]	; (b708 <USBHwInit+0xc8>)
    b696:	4b1c      	ldr	r3, [pc, #112]	; (b708 <USBHwInit+0xc8>)
    b698:	681b      	ldr	r3, [r3, #0]
    b69a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b69e:	6013      	str	r3, [r2, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    b6a0:	4a1a      	ldr	r2, [pc, #104]	; (b70c <USBHwInit+0xcc>)
    b6a2:	4b1a      	ldr	r3, [pc, #104]	; (b70c <USBHwInit+0xcc>)
    b6a4:	681b      	ldr	r3, [r3, #0]
    b6a6:	f043 0312 	orr.w	r3, r3, #18
    b6aa:	6013      	str	r3, [r2, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    b6ac:	bf00      	nop
    b6ae:	4b18      	ldr	r3, [pc, #96]	; (b710 <USBHwInit+0xd0>)
    b6b0:	681b      	ldr	r3, [r3, #0]
    b6b2:	f003 0302 	and.w	r3, r3, #2
    b6b6:	2b00      	cmp	r3, #0
    b6b8:	d0f9      	beq.n	b6ae <USBHwInit+0x6e>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    b6ba:	bf00      	nop
    b6bc:	4b14      	ldr	r3, [pc, #80]	; (b710 <USBHwInit+0xd0>)
    b6be:	681b      	ldr	r3, [r3, #0]
    b6c0:	f003 0310 	and.w	r3, r3, #16
    b6c4:	2b00      	cmp	r3, #0
    b6c6:	d0f9      	beq.n	b6bc <USBHwInit+0x7c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    b6c8:	4b12      	ldr	r3, [pc, #72]	; (b714 <USBHwInit+0xd4>)
    b6ca:	2200      	movs	r2, #0
    b6cc:	601a      	str	r2, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    b6ce:	4b12      	ldr	r3, [pc, #72]	; (b718 <USBHwInit+0xd8>)
    b6d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    b6d4:	601a      	str	r2, [r3, #0]
    USBDevIntPri = 0;
    b6d6:	4b11      	ldr	r3, [pc, #68]	; (b71c <USBHwInit+0xdc>)
    b6d8:	2200      	movs	r2, #0
    b6da:	601a      	str	r2, [r3, #0]

    USBEpIntEn = 0;
    b6dc:	4b10      	ldr	r3, [pc, #64]	; (b720 <USBHwInit+0xe0>)
    b6de:	2200      	movs	r2, #0
    b6e0:	601a      	str	r2, [r3, #0]
    USBEpIntClr = 0xFFFFFFFF;
    b6e2:	4b10      	ldr	r3, [pc, #64]	; (b724 <USBHwInit+0xe4>)
    b6e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    b6e8:	601a      	str	r2, [r3, #0]
    USBEpIntPri = 0;
    b6ea:	4b0f      	ldr	r3, [pc, #60]	; (b728 <USBHwInit+0xe8>)
    b6ec:	2200      	movs	r2, #0
    b6ee:	601a      	str	r2, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    b6f0:	2000      	movs	r0, #0
    b6f2:	f7ff fdcb 	bl	b28c <USBHwNakIntEnable>
    // init debug leds
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
    b6f6:	2301      	movs	r3, #1
}
    b6f8:	4618      	mov	r0, r3
    b6fa:	bd80      	pop	{r7, pc}
    b6fc:	4002c010 	.word	0x4002c010
    b700:	4002c00c 	.word	0x4002c00c
    b704:	4002c004 	.word	0x4002c004
    b708:	400fc0c4 	.word	0x400fc0c4
    b70c:	5000cff4 	.word	0x5000cff4
    b710:	5000cff8 	.word	0x5000cff8
    b714:	5000c204 	.word	0x5000c204
    b718:	5000c208 	.word	0x5000c208
    b71c:	5000c22c 	.word	0x5000c22c
    b720:	5000c234 	.word	0x5000c234
    b724:	5000c238 	.word	0x5000c238
    b728:	5000c240 	.word	0x5000c240

0000b72c <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    b72c:	b480      	push	{r7}
    b72e:	b089      	sub	sp, #36	; 0x24
    b730:	af00      	add	r7, sp, #0
    b732:	60f8      	str	r0, [r7, #12]
    b734:	60b9      	str	r1, [r7, #8]
    b736:	607a      	str	r2, [r7, #4]
    b738:	603b      	str	r3, [r7, #0]
	if(bMsVendorIndex == 0)	{
    b73a:	4b2d      	ldr	r3, [pc, #180]	; (b7f0 <USBFilterOsVendorMessage+0xc4>)
    b73c:	781b      	ldrb	r3, [r3, #0]
    b73e:	2b00      	cmp	r3, #0
    b740:	d101      	bne.n	b746 <USBFilterOsVendorMessage+0x1a>
		// Feature is disabled.
		return FALSE;
    b742:	2300      	movs	r3, #0
    b744:	e04e      	b.n	b7e4 <USBFilterOsVendorMessage+0xb8>
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    b746:	68fb      	ldr	r3, [r7, #12]
    b748:	785a      	ldrb	r2, [r3, #1]
    b74a:	4b29      	ldr	r3, [pc, #164]	; (b7f0 <USBFilterOsVendorMessage+0xc4>)
    b74c:	781b      	ldrb	r3, [r3, #0]
    b74e:	429a      	cmp	r2, r3
    b750:	d147      	bne.n	b7e2 <USBFilterOsVendorMessage+0xb6>
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    b752:	68bb      	ldr	r3, [r7, #8]
    b754:	2200      	movs	r2, #0
    b756:	601a      	str	r2, [r3, #0]
	
		int iRequestLength = pSetup->wLength;
    b758:	68fb      	ldr	r3, [r7, #12]
    b75a:	88db      	ldrh	r3, [r3, #6]
    b75c:	61fb      	str	r3, [r7, #28]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
    b75e:	68fb      	ldr	r3, [r7, #12]
    b760:	885b      	ldrh	r3, [r3, #2]
    b762:	76fb      	strb	r3, [r7, #27]
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    b764:	68fb      	ldr	r3, [r7, #12]
    b766:	885b      	ldrh	r3, [r3, #2]
    b768:	0a1b      	lsrs	r3, r3, #8
    b76a:	b29b      	uxth	r3, r3
    b76c:	76bb      	strb	r3, [r7, #26]
	
		switch (pSetup->wIndex) {
    b76e:	68fb      	ldr	r3, [r7, #12]
    b770:	889b      	ldrh	r3, [r3, #4]
    b772:	2b04      	cmp	r3, #4
    b774:	d002      	beq.n	b77c <USBFilterOsVendorMessage+0x50>
    b776:	2b05      	cmp	r3, #5
    b778:	d007      	beq.n	b78a <USBFilterOsVendorMessage+0x5e>
    b77a:	e00d      	b.n	b798 <USBFilterOsVendorMessage+0x6c>
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    b77c:	683b      	ldr	r3, [r7, #0]
    b77e:	4a1d      	ldr	r2, [pc, #116]	; (b7f4 <USBFilterOsVendorMessage+0xc8>)
    b780:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    b782:	687b      	ldr	r3, [r7, #4]
    b784:	2228      	movs	r2, #40	; 0x28
    b786:	601a      	str	r2, [r3, #0]
			break;
    b788:	e008      	b.n	b79c <USBFilterOsVendorMessage+0x70>
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    b78a:	683b      	ldr	r3, [r7, #0]
    b78c:	4a1a      	ldr	r2, [pc, #104]	; (b7f8 <USBFilterOsVendorMessage+0xcc>)
    b78e:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    b790:	687b      	ldr	r3, [r7, #4]
    b792:	2292      	movs	r2, #146	; 0x92
    b794:	601a      	str	r2, [r3, #0]
			break;
    b796:	e001      	b.n	b79c <USBFilterOsVendorMessage+0x70>

		default:
			return TRUE;
    b798:	2301      	movs	r3, #1
    b79a:	e023      	b.n	b7e4 <USBFilterOsVendorMessage+0xb8>
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    b79c:	7ebb      	ldrb	r3, [r7, #26]
    b79e:	041b      	lsls	r3, r3, #16
    b7a0:	617b      	str	r3, [r7, #20]
		if (*piLen < iPageOffset) {
    b7a2:	687b      	ldr	r3, [r7, #4]
    b7a4:	681a      	ldr	r2, [r3, #0]
    b7a6:	697b      	ldr	r3, [r7, #20]
    b7a8:	429a      	cmp	r2, r3
    b7aa:	da01      	bge.n	b7b0 <USBFilterOsVendorMessage+0x84>
			// Not enough data for the requested offset.
			return TRUE;
    b7ac:	2301      	movs	r3, #1
    b7ae:	e019      	b.n	b7e4 <USBFilterOsVendorMessage+0xb8>
		}
		*ppbData += iPageOffset;
    b7b0:	683b      	ldr	r3, [r7, #0]
    b7b2:	681a      	ldr	r2, [r3, #0]
    b7b4:	697b      	ldr	r3, [r7, #20]
    b7b6:	441a      	add	r2, r3
    b7b8:	683b      	ldr	r3, [r7, #0]
    b7ba:	601a      	str	r2, [r3, #0]
		*piLen -= iPageOffset;
    b7bc:	687b      	ldr	r3, [r7, #4]
    b7be:	681a      	ldr	r2, [r3, #0]
    b7c0:	697b      	ldr	r3, [r7, #20]
    b7c2:	1ad2      	subs	r2, r2, r3
    b7c4:	687b      	ldr	r3, [r7, #4]
    b7c6:	601a      	str	r2, [r3, #0]
		
		if (*piLen > iRequestLength) {
    b7c8:	687b      	ldr	r3, [r7, #4]
    b7ca:	681a      	ldr	r2, [r3, #0]
    b7cc:	69fb      	ldr	r3, [r7, #28]
    b7ce:	429a      	cmp	r2, r3
    b7d0:	dd02      	ble.n	b7d8 <USBFilterOsVendorMessage+0xac>
			// Clip data longer than the requested length
			*piLen = iRequestLength;
    b7d2:	687b      	ldr	r3, [r7, #4]
    b7d4:	69fa      	ldr	r2, [r7, #28]
    b7d6:	601a      	str	r2, [r3, #0]
		}
	
		*pfSuccess = TRUE;
    b7d8:	68bb      	ldr	r3, [r7, #8]
    b7da:	2201      	movs	r2, #1
    b7dc:	601a      	str	r2, [r3, #0]
		return TRUE;
    b7de:	2301      	movs	r3, #1
    b7e0:	e000      	b.n	b7e4 <USBFilterOsVendorMessage+0xb8>
	}
	
	// These are not the requests you are looking for
	return FALSE;
    b7e2:	2300      	movs	r3, #0
}
    b7e4:	4618      	mov	r0, r3
    b7e6:	3724      	adds	r7, #36	; 0x24
    b7e8:	46bd      	mov	sp, r7
    b7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    b7ee:	4770      	bx	lr
    b7f0:	10000afc 	.word	0x10000afc
    b7f4:	0000d0d8 	.word	0x0000d0d8
    b7f8:	100008cc 	.word	0x100008cc

0000b7fc <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    b7fc:	b480      	push	{r7}
    b7fe:	b087      	sub	sp, #28
    b800:	af00      	add	r7, sp, #0
    b802:	4603      	mov	r3, r0
    b804:	6039      	str	r1, [r7, #0]
    b806:	71fb      	strb	r3, [r7, #7]
	bMsVendorIndex = bVendorRequestIndex;
    b808:	4a18      	ldr	r2, [pc, #96]	; (b86c <USBRegisterWinusbInterface+0x70>)
    b80a:	79fb      	ldrb	r3, [r7, #7]
    b80c:	7013      	strb	r3, [r2, #0]
	
	if(!pcInterfaceGuid) {
    b80e:	683b      	ldr	r3, [r7, #0]
    b810:	2b00      	cmp	r3, #0
    b812:	d100      	bne.n	b816 <USBRegisterWinusbInterface+0x1a>
		return; // Trust that caller is actually specifying this with nonzero RequestIndex.
    b814:	e024      	b.n	b860 <USBRegisterWinusbInterface+0x64>
	}
	
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
    b816:	4b16      	ldr	r3, [pc, #88]	; (b870 <USBRegisterWinusbInterface+0x74>)
    b818:	617b      	str	r3, [r7, #20]
	const int ciMaxLength = 38;
    b81a:	2326      	movs	r3, #38	; 0x26
    b81c:	60fb      	str	r3, [r7, #12]
	
	for(int i = 0; i < ciMaxLength; i++) {
    b81e:	2300      	movs	r3, #0
    b820:	613b      	str	r3, [r7, #16]
    b822:	e012      	b.n	b84a <USBRegisterWinusbInterface+0x4e>
		if(!pcInterfaceGuid[i]) break;
    b824:	693b      	ldr	r3, [r7, #16]
    b826:	683a      	ldr	r2, [r7, #0]
    b828:	4413      	add	r3, r2
    b82a:	781b      	ldrb	r3, [r3, #0]
    b82c:	2b00      	cmp	r3, #0
    b82e:	d100      	bne.n	b832 <USBRegisterWinusbInterface+0x36>
    b830:	e00f      	b.n	b852 <USBRegisterWinusbInterface+0x56>
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    b832:	693b      	ldr	r3, [r7, #16]
    b834:	683a      	ldr	r2, [r7, #0]
    b836:	4413      	add	r3, r2
    b838:	781a      	ldrb	r2, [r3, #0]
    b83a:	697b      	ldr	r3, [r7, #20]
    b83c:	701a      	strb	r2, [r3, #0]
		pbWriteCursor += 2;
    b83e:	697b      	ldr	r3, [r7, #20]
    b840:	3302      	adds	r3, #2
    b842:	617b      	str	r3, [r7, #20]
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    b844:	693b      	ldr	r3, [r7, #16]
    b846:	3301      	adds	r3, #1
    b848:	613b      	str	r3, [r7, #16]
    b84a:	693a      	ldr	r2, [r7, #16]
    b84c:	68fb      	ldr	r3, [r7, #12]
    b84e:	429a      	cmp	r2, r3
    b850:	dbe8      	blt.n	b824 <USBRegisterWinusbInterface+0x28>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    b852:	697b      	ldr	r3, [r7, #20]
    b854:	2200      	movs	r2, #0
    b856:	701a      	strb	r2, [r3, #0]
	pbWriteCursor[2] = 0;
    b858:	697b      	ldr	r3, [r7, #20]
    b85a:	3302      	adds	r3, #2
    b85c:	2200      	movs	r2, #0
    b85e:	701a      	strb	r2, [r3, #0]
	
}
    b860:	371c      	adds	r7, #28
    b862:	46bd      	mov	sp, r7
    b864:	f85d 7b04 	ldr.w	r7, [sp], #4
    b868:	4770      	bx	lr
    b86a:	bf00      	nop
    b86c:	10000afc 	.word	0x10000afc
    b870:	1000090e 	.word	0x1000090e

0000b874 <USBGetOsStringDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
    b874:	b480      	push	{r7}
    b876:	b083      	sub	sp, #12
    b878:	af00      	add	r7, sp, #0
    b87a:	6078      	str	r0, [r7, #4]
    b87c:	6039      	str	r1, [r7, #0]
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    b87e:	4b08      	ldr	r3, [pc, #32]	; (b8a0 <USBGetOsStringDescriptor+0x2c>)
    b880:	781a      	ldrb	r2, [r3, #0]
    b882:	4b08      	ldr	r3, [pc, #32]	; (b8a4 <USBGetOsStringDescriptor+0x30>)
    b884:	741a      	strb	r2, [r3, #16]
	
	*ppbData = abOsStringDescriptor;
    b886:	683b      	ldr	r3, [r7, #0]
    b888:	4a06      	ldr	r2, [pc, #24]	; (b8a4 <USBGetOsStringDescriptor+0x30>)
    b88a:	601a      	str	r2, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    b88c:	687b      	ldr	r3, [r7, #4]
    b88e:	2212      	movs	r2, #18
    b890:	601a      	str	r2, [r3, #0]
	return TRUE;
    b892:	2301      	movs	r3, #1
}
    b894:	4618      	mov	r0, r3
    b896:	370c      	adds	r7, #12
    b898:	46bd      	mov	sp, r7
    b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
    b89e:	4770      	bx	lr
    b8a0:	10000afc 	.word	0x10000afc
    b8a4:	100008b8 	.word	0x100008b8

0000b8a8 <USBRegisterDescriptors>:
	for the device.

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(const U8 *pabDescriptors)
{
    b8a8:	b480      	push	{r7}
    b8aa:	b083      	sub	sp, #12
    b8ac:	af00      	add	r7, sp, #0
    b8ae:	6078      	str	r0, [r7, #4]
	pabDescrip = pabDescriptors;
    b8b0:	4a03      	ldr	r2, [pc, #12]	; (b8c0 <USBRegisterDescriptors+0x18>)
    b8b2:	687b      	ldr	r3, [r7, #4]
    b8b4:	6013      	str	r3, [r2, #0]
}
    b8b6:	370c      	adds	r7, #12
    b8b8:	46bd      	mov	sp, r7
    b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
    b8be:	4770      	bx	lr
    b8c0:	10000af8 	.word	0x10000af8

0000b8c4 <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    b8c4:	b580      	push	{r7, lr}
    b8c6:	b088      	sub	sp, #32
    b8c8:	af00      	add	r7, sp, #0
    b8ca:	60ba      	str	r2, [r7, #8]
    b8cc:	607b      	str	r3, [r7, #4]
    b8ce:	4603      	mov	r3, r0
    b8d0:	81fb      	strh	r3, [r7, #14]
    b8d2:	460b      	mov	r3, r1
    b8d4:	81bb      	strh	r3, [r7, #12]
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    b8d6:	89fb      	ldrh	r3, [r7, #14]
    b8d8:	0a1b      	lsrs	r3, r3, #8
    b8da:	b29b      	uxth	r3, r3
    b8dc:	75fb      	strb	r3, [r7, #23]
	bIndex = GET_DESC_INDEX(wTypeIndex);
    b8de:	89fb      	ldrh	r3, [r7, #14]
    b8e0:	75bb      	strb	r3, [r7, #22]
	
    if (bType == DESC_STRING &&
    b8e2:	7dfb      	ldrb	r3, [r7, #23]
    b8e4:	2b03      	cmp	r3, #3
    b8e6:	d10b      	bne.n	b900 <USBGetDescriptor+0x3c>
    b8e8:	7dbb      	ldrb	r3, [r7, #22]
    b8ea:	2bee      	cmp	r3, #238	; 0xee
    b8ec:	d108      	bne.n	b900 <USBGetDescriptor+0x3c>
        bIndex == DESC_STRING_OS) {
        
        if (USBGetOsStringDescriptor(piLen, ppbData)) {
    b8ee:	68b8      	ldr	r0, [r7, #8]
    b8f0:	6879      	ldr	r1, [r7, #4]
    b8f2:	f7ff ffbf 	bl	b874 <USBGetOsStringDescriptor>
    b8f6:	4603      	mov	r3, r0
    b8f8:	2b00      	cmp	r3, #0
    b8fa:	d001      	beq.n	b900 <USBGetDescriptor+0x3c>
            
            return TRUE;
    b8fc:	2301      	movs	r3, #1
    b8fe:	e036      	b.n	b96e <USBGetDescriptor+0xaa>
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    b900:	4b1d      	ldr	r3, [pc, #116]	; (b978 <USBGetDescriptor+0xb4>)
    b902:	681b      	ldr	r3, [r3, #0]
    b904:	61fb      	str	r3, [r7, #28]
	iCurIndex = 0;
    b906:	2300      	movs	r3, #0
    b908:	61bb      	str	r3, [r7, #24]
	
	while (pab[DESC_bLength] != 0) {
    b90a:	e02b      	b.n	b964 <USBGetDescriptor+0xa0>
		if (pab[DESC_bDescriptorType] == bType) {
    b90c:	69fb      	ldr	r3, [r7, #28]
    b90e:	3301      	adds	r3, #1
    b910:	781b      	ldrb	r3, [r3, #0]
    b912:	7dfa      	ldrb	r2, [r7, #23]
    b914:	429a      	cmp	r2, r3
    b916:	d11f      	bne.n	b958 <USBGetDescriptor+0x94>
			if (iCurIndex == bIndex) {
    b918:	7dba      	ldrb	r2, [r7, #22]
    b91a:	69bb      	ldr	r3, [r7, #24]
    b91c:	429a      	cmp	r2, r3
    b91e:	d118      	bne.n	b952 <USBGetDescriptor+0x8e>
				// set data pointer
				*ppbData = pab;
    b920:	687b      	ldr	r3, [r7, #4]
    b922:	69fa      	ldr	r2, [r7, #28]
    b924:	601a      	str	r2, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    b926:	7dfb      	ldrb	r3, [r7, #23]
    b928:	2b02      	cmp	r3, #2
    b92a:	d10b      	bne.n	b944 <USBGetDescriptor+0x80>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    b92c:	69fb      	ldr	r3, [r7, #28]
    b92e:	3302      	adds	r3, #2
    b930:	781b      	ldrb	r3, [r3, #0]
    b932:	461a      	mov	r2, r3
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    b934:	69fb      	ldr	r3, [r7, #28]
    b936:	3303      	adds	r3, #3
    b938:	781b      	ldrb	r3, [r3, #0]
    b93a:	021b      	lsls	r3, r3, #8
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    b93c:	431a      	orrs	r2, r3
    b93e:	68bb      	ldr	r3, [r7, #8]
    b940:	601a      	str	r2, [r3, #0]
    b942:	e004      	b.n	b94e <USBGetDescriptor+0x8a>
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    b944:	69fb      	ldr	r3, [r7, #28]
    b946:	781b      	ldrb	r3, [r3, #0]
    b948:	461a      	mov	r2, r3
    b94a:	68bb      	ldr	r3, [r7, #8]
    b94c:	601a      	str	r2, [r3, #0]
				}
				return TRUE;
    b94e:	2301      	movs	r3, #1
    b950:	e00d      	b.n	b96e <USBGetDescriptor+0xaa>
			}
			iCurIndex++;
    b952:	69bb      	ldr	r3, [r7, #24]
    b954:	3301      	adds	r3, #1
    b956:	61bb      	str	r3, [r7, #24]
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    b958:	69fb      	ldr	r3, [r7, #28]
    b95a:	781b      	ldrb	r3, [r3, #0]
    b95c:	461a      	mov	r2, r3
    b95e:	69fb      	ldr	r3, [r7, #28]
    b960:	4413      	add	r3, r2
    b962:	61fb      	str	r3, [r7, #28]
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    b964:	69fb      	ldr	r3, [r7, #28]
    b966:	781b      	ldrb	r3, [r3, #0]
    b968:	2b00      	cmp	r3, #0
    b96a:	d1cf      	bne.n	b90c <USBGetDescriptor+0x48>
		// skip to next descriptor
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
    b96c:	2300      	movs	r3, #0
}
    b96e:	4618      	mov	r0, r3
    b970:	3720      	adds	r7, #32
    b972:	46bd      	mov	sp, r7
    b974:	bd80      	pop	{r7, pc}
    b976:	bf00      	nop
    b978:	10000af8 	.word	0x10000af8

0000b97c <USBSetConfiguration>:
	@todo function always returns TRUE, add stricter checking?
	
	@return TRUE if successfully configured, FALSE otherwise
 */
static BOOL USBSetConfiguration(U8 bConfigIndex, U8 bAltSetting)
{
    b97c:	b580      	push	{r7, lr}
    b97e:	b086      	sub	sp, #24
    b980:	af00      	add	r7, sp, #0
    b982:	4603      	mov	r3, r0
    b984:	460a      	mov	r2, r1
    b986:	71fb      	strb	r3, [r7, #7]
    b988:	4613      	mov	r3, r2
    b98a:	71bb      	strb	r3, [r7, #6]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    b98c:	79fb      	ldrb	r3, [r7, #7]
    b98e:	2b00      	cmp	r3, #0
    b990:	d103      	bne.n	b99a <USBSetConfiguration+0x1e>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    b992:	2000      	movs	r0, #0
    b994:	f7ff fd78 	bl	b488 <USBHwConfigDevice>
    b998:	e045      	b.n	ba26 <USBSetConfiguration+0xaa>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    b99a:	4b25      	ldr	r3, [pc, #148]	; (ba30 <USBSetConfiguration+0xb4>)
    b99c:	681b      	ldr	r3, [r3, #0]
    b99e:	617b      	str	r3, [r7, #20]
		bCurConfig = 0xFF;
    b9a0:	23ff      	movs	r3, #255	; 0xff
    b9a2:	74fb      	strb	r3, [r7, #19]
		bCurAltSetting = 0xFF;
    b9a4:	23ff      	movs	r3, #255	; 0xff
    b9a6:	74bb      	strb	r3, [r7, #18]

		while (pab[DESC_bLength] != 0) {
    b9a8:	e036      	b.n	ba18 <USBSetConfiguration+0x9c>

			switch (pab[DESC_bDescriptorType]) {
    b9aa:	697b      	ldr	r3, [r7, #20]
    b9ac:	3301      	adds	r3, #1
    b9ae:	781b      	ldrb	r3, [r3, #0]
    b9b0:	2b04      	cmp	r3, #4
    b9b2:	d008      	beq.n	b9c6 <USBSetConfiguration+0x4a>
    b9b4:	2b05      	cmp	r3, #5
    b9b6:	d00a      	beq.n	b9ce <USBSetConfiguration+0x52>
    b9b8:	2b02      	cmp	r3, #2
    b9ba:	d000      	beq.n	b9be <USBSetConfiguration+0x42>
					USBHwEPConfig(bEP, wMaxPktSize);
				}
				break;

			default:
				break;
    b9bc:	e026      	b.n	ba0c <USBSetConfiguration+0x90>

			switch (pab[DESC_bDescriptorType]) {

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    b9be:	697b      	ldr	r3, [r7, #20]
    b9c0:	795b      	ldrb	r3, [r3, #5]
    b9c2:	74fb      	strb	r3, [r7, #19]
				break;
    b9c4:	e022      	b.n	ba0c <USBSetConfiguration+0x90>

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    b9c6:	697b      	ldr	r3, [r7, #20]
    b9c8:	78db      	ldrb	r3, [r3, #3]
    b9ca:	74bb      	strb	r3, [r7, #18]
				break;
    b9cc:	e01e      	b.n	ba0c <USBSetConfiguration+0x90>

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    b9ce:	7cfa      	ldrb	r2, [r7, #19]
    b9d0:	79fb      	ldrb	r3, [r7, #7]
    b9d2:	429a      	cmp	r2, r3
    b9d4:	d119      	bne.n	ba0a <USBSetConfiguration+0x8e>
    b9d6:	7cba      	ldrb	r2, [r7, #18]
    b9d8:	79bb      	ldrb	r3, [r7, #6]
    b9da:	429a      	cmp	r2, r3
    b9dc:	d115      	bne.n	ba0a <USBSetConfiguration+0x8e>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
    b9de:	697b      	ldr	r3, [r7, #20]
    b9e0:	789b      	ldrb	r3, [r3, #2]
    b9e2:	747b      	strb	r3, [r7, #17]
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    b9e4:	697b      	ldr	r3, [r7, #20]
    b9e6:	3304      	adds	r3, #4
    b9e8:	781b      	ldrb	r3, [r3, #0]
    b9ea:	b29a      	uxth	r2, r3
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    b9ec:	697b      	ldr	r3, [r7, #20]
    b9ee:	3305      	adds	r3, #5
    b9f0:	781b      	ldrb	r3, [r3, #0]
    b9f2:	021b      	lsls	r3, r3, #8
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    b9f4:	b29b      	uxth	r3, r3
    b9f6:	4313      	orrs	r3, r2
    b9f8:	b29b      	uxth	r3, r3
    b9fa:	81fb      	strh	r3, [r7, #14]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    b9fc:	7c7a      	ldrb	r2, [r7, #17]
    b9fe:	89fb      	ldrh	r3, [r7, #14]
    ba00:	4610      	mov	r0, r2
    ba02:	4619      	mov	r1, r3
    ba04:	f7ff fbb8 	bl	b178 <USBHwEPConfig>
				}
				break;
    ba08:	e7ff      	b.n	ba0a <USBSetConfiguration+0x8e>
    ba0a:	bf00      	nop

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    ba0c:	697b      	ldr	r3, [r7, #20]
    ba0e:	781b      	ldrb	r3, [r3, #0]
    ba10:	461a      	mov	r2, r3
    ba12:	697b      	ldr	r3, [r7, #20]
    ba14:	4413      	add	r3, r2
    ba16:	617b      	str	r3, [r7, #20]
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    ba18:	697b      	ldr	r3, [r7, #20]
    ba1a:	781b      	ldrb	r3, [r3, #0]
    ba1c:	2b00      	cmp	r3, #0
    ba1e:	d1c4      	bne.n	b9aa <USBSetConfiguration+0x2e>
			// skip to next descriptor
			pab += pab[DESC_bLength];
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    ba20:	2001      	movs	r0, #1
    ba22:	f7ff fd31 	bl	b488 <USBHwConfigDevice>
	}

	return TRUE;
    ba26:	2301      	movs	r3, #1
}
    ba28:	4618      	mov	r0, r3
    ba2a:	3718      	adds	r7, #24
    ba2c:	46bd      	mov	sp, r7
    ba2e:	bd80      	pop	{r7, pc}
    ba30:	10000af8 	.word	0x10000af8

0000ba34 <HandleStdDeviceReq>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    ba34:	b580      	push	{r7, lr}
    ba36:	b086      	sub	sp, #24
    ba38:	af00      	add	r7, sp, #0
    ba3a:	60f8      	str	r0, [r7, #12]
    ba3c:	60b9      	str	r1, [r7, #8]
    ba3e:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ba40:	687b      	ldr	r3, [r7, #4]
    ba42:	681b      	ldr	r3, [r3, #0]
    ba44:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ba46:	68fb      	ldr	r3, [r7, #12]
    ba48:	785b      	ldrb	r3, [r3, #1]
    ba4a:	2b09      	cmp	r3, #9
    ba4c:	d852      	bhi.n	baf4 <HandleStdDeviceReq+0xc0>
    ba4e:	a201      	add	r2, pc, #4	; (adr r2, ba54 <HandleStdDeviceReq+0x20>)
    ba50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ba54:	0000ba7d 	.word	0x0000ba7d
    ba58:	0000baed 	.word	0x0000baed
    ba5c:	0000baf5 	.word	0x0000baf5
    ba60:	0000baed 	.word	0x0000baed
    ba64:	0000baf5 	.word	0x0000baf5
    ba68:	0000ba93 	.word	0x0000ba93
    ba6c:	0000baa1 	.word	0x0000baa1
    ba70:	0000baf1 	.word	0x0000baf1
    ba74:	0000bab9 	.word	0x0000bab9
    ba78:	0000bac9 	.word	0x0000bac9
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    ba7c:	697b      	ldr	r3, [r7, #20]
    ba7e:	2200      	movs	r2, #0
    ba80:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ba82:	697b      	ldr	r3, [r7, #20]
    ba84:	3301      	adds	r3, #1
    ba86:	2200      	movs	r2, #0
    ba88:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ba8a:	68bb      	ldr	r3, [r7, #8]
    ba8c:	2202      	movs	r2, #2
    ba8e:	601a      	str	r2, [r3, #0]
		break;
    ba90:	e032      	b.n	baf8 <HandleStdDeviceReq+0xc4>
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    ba92:	68fb      	ldr	r3, [r7, #12]
    ba94:	885b      	ldrh	r3, [r3, #2]
    ba96:	b2db      	uxtb	r3, r3
    ba98:	4618      	mov	r0, r3
    ba9a:	f7ff fbd3 	bl	b244 <USBHwSetAddress>
		break;
    ba9e:	e02b      	b.n	baf8 <HandleStdDeviceReq+0xc4>

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    baa0:	68fb      	ldr	r3, [r7, #12]
    baa2:	885a      	ldrh	r2, [r3, #2]
    baa4:	68fb      	ldr	r3, [r7, #12]
    baa6:	889b      	ldrh	r3, [r3, #4]
    baa8:	4610      	mov	r0, r2
    baaa:	4619      	mov	r1, r3
    baac:	68ba      	ldr	r2, [r7, #8]
    baae:	687b      	ldr	r3, [r7, #4]
    bab0:	f7ff ff08 	bl	b8c4 <USBGetDescriptor>
    bab4:	4603      	mov	r3, r0
    bab6:	e020      	b.n	bafa <HandleStdDeviceReq+0xc6>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    bab8:	4b12      	ldr	r3, [pc, #72]	; (bb04 <HandleStdDeviceReq+0xd0>)
    baba:	781a      	ldrb	r2, [r3, #0]
    babc:	697b      	ldr	r3, [r7, #20]
    babe:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    bac0:	68bb      	ldr	r3, [r7, #8]
    bac2:	2201      	movs	r2, #1
    bac4:	601a      	str	r2, [r3, #0]
		break;
    bac6:	e017      	b.n	baf8 <HandleStdDeviceReq+0xc4>

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    bac8:	68fb      	ldr	r3, [r7, #12]
    baca:	885b      	ldrh	r3, [r3, #2]
    bacc:	b2db      	uxtb	r3, r3
    bace:	4618      	mov	r0, r3
    bad0:	2100      	movs	r1, #0
    bad2:	f7ff ff53 	bl	b97c <USBSetConfiguration>
    bad6:	4603      	mov	r3, r0
    bad8:	2b00      	cmp	r3, #0
    bada:	d101      	bne.n	bae0 <HandleStdDeviceReq+0xac>
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
    badc:	2300      	movs	r3, #0
    bade:	e00c      	b.n	bafa <HandleStdDeviceReq+0xc6>
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    bae0:	68fb      	ldr	r3, [r7, #12]
    bae2:	885b      	ldrh	r3, [r3, #2]
    bae4:	b2da      	uxtb	r2, r3
    bae6:	4b07      	ldr	r3, [pc, #28]	; (bb04 <HandleStdDeviceReq+0xd0>)
    bae8:	701a      	strb	r2, [r3, #0]
		break;
    baea:	e005      	b.n	baf8 <HandleStdDeviceReq+0xc4>
			// put DEVICE_REMOTE_WAKEUP code here
		}
		if (pSetup->wValue == FEA_TEST_MODE) {
			// put TEST_MODE code here
		}
		return FALSE;
    baec:	2300      	movs	r3, #0
    baee:	e004      	b.n	bafa <HandleStdDeviceReq+0xc6>

	case REQ_SET_DESCRIPTOR:
		DBG("Device req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    baf0:	2300      	movs	r3, #0
    baf2:	e002      	b.n	bafa <HandleStdDeviceReq+0xc6>

	default:
		DBG("Illegal device req %d\n", pSetup->bRequest);
		return FALSE;
    baf4:	2300      	movs	r3, #0
    baf6:	e000      	b.n	bafa <HandleStdDeviceReq+0xc6>
	}
	
	return TRUE;
    baf8:	2301      	movs	r3, #1
}
    bafa:	4618      	mov	r0, r3
    bafc:	3718      	adds	r7, #24
    bafe:	46bd      	mov	sp, r7
    bb00:	bd80      	pop	{r7, pc}
    bb02:	bf00      	nop
    bb04:	10000af0 	.word	0x10000af0

0000bb08 <HandleStdInterfaceReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    bb08:	b480      	push	{r7}
    bb0a:	b087      	sub	sp, #28
    bb0c:	af00      	add	r7, sp, #0
    bb0e:	60f8      	str	r0, [r7, #12]
    bb10:	60b9      	str	r1, [r7, #8]
    bb12:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    bb14:	687b      	ldr	r3, [r7, #4]
    bb16:	681b      	ldr	r3, [r3, #0]
    bb18:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    bb1a:	68fb      	ldr	r3, [r7, #12]
    bb1c:	785b      	ldrb	r3, [r3, #1]
    bb1e:	2b0b      	cmp	r3, #11
    bb20:	d838      	bhi.n	bb94 <HandleStdInterfaceReq+0x8c>
    bb22:	a201      	add	r2, pc, #4	; (adr r2, bb28 <HandleStdInterfaceReq+0x20>)
    bb24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    bb28:	0000bb59 	.word	0x0000bb59
    bb2c:	0000bb6f 	.word	0x0000bb6f
    bb30:	0000bb95 	.word	0x0000bb95
    bb34:	0000bb6f 	.word	0x0000bb6f
    bb38:	0000bb95 	.word	0x0000bb95
    bb3c:	0000bb95 	.word	0x0000bb95
    bb40:	0000bb95 	.word	0x0000bb95
    bb44:	0000bb95 	.word	0x0000bb95
    bb48:	0000bb95 	.word	0x0000bb95
    bb4c:	0000bb95 	.word	0x0000bb95
    bb50:	0000bb73 	.word	0x0000bb73
    bb54:	0000bb81 	.word	0x0000bb81

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    bb58:	697b      	ldr	r3, [r7, #20]
    bb5a:	2200      	movs	r2, #0
    bb5c:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    bb5e:	697b      	ldr	r3, [r7, #20]
    bb60:	3301      	adds	r3, #1
    bb62:	2200      	movs	r2, #0
    bb64:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    bb66:	68bb      	ldr	r3, [r7, #8]
    bb68:	2202      	movs	r2, #2
    bb6a:	601a      	str	r2, [r3, #0]
		break;
    bb6c:	e014      	b.n	bb98 <HandleStdInterfaceReq+0x90>

	case REQ_CLEAR_FEATURE:
	case REQ_SET_FEATURE:
		// not defined for interface
		return FALSE;
    bb6e:	2300      	movs	r3, #0
    bb70:	e013      	b.n	bb9a <HandleStdInterfaceReq+0x92>
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    bb72:	697b      	ldr	r3, [r7, #20]
    bb74:	2200      	movs	r2, #0
    bb76:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    bb78:	68bb      	ldr	r3, [r7, #8]
    bb7a:	2201      	movs	r2, #1
    bb7c:	601a      	str	r2, [r3, #0]
		break;
    bb7e:	e00b      	b.n	bb98 <HandleStdInterfaceReq+0x90>
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    bb80:	68fb      	ldr	r3, [r7, #12]
    bb82:	885b      	ldrh	r3, [r3, #2]
    bb84:	2b00      	cmp	r3, #0
    bb86:	d001      	beq.n	bb8c <HandleStdInterfaceReq+0x84>
			return FALSE;
    bb88:	2300      	movs	r3, #0
    bb8a:	e006      	b.n	bb9a <HandleStdInterfaceReq+0x92>
		}
		*piLen = 0;
    bb8c:	68bb      	ldr	r3, [r7, #8]
    bb8e:	2200      	movs	r2, #0
    bb90:	601a      	str	r2, [r3, #0]
		break;
    bb92:	e001      	b.n	bb98 <HandleStdInterfaceReq+0x90>

	default:
		DBG("Illegal interface req %d\n", pSetup->bRequest);
		return FALSE;
    bb94:	2300      	movs	r3, #0
    bb96:	e000      	b.n	bb9a <HandleStdInterfaceReq+0x92>
	}

	return TRUE;
    bb98:	2301      	movs	r3, #1
}
    bb9a:	4618      	mov	r0, r3
    bb9c:	371c      	adds	r7, #28
    bb9e:	46bd      	mov	sp, r7
    bba0:	f85d 7b04 	ldr.w	r7, [sp], #4
    bba4:	4770      	bx	lr
    bba6:	bf00      	nop

0000bba8 <HandleStdEndPointReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    bba8:	b580      	push	{r7, lr}
    bbaa:	b086      	sub	sp, #24
    bbac:	af00      	add	r7, sp, #0
    bbae:	60f8      	str	r0, [r7, #12]
    bbb0:	60b9      	str	r1, [r7, #8]
    bbb2:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    bbb4:	687b      	ldr	r3, [r7, #4]
    bbb6:	681b      	ldr	r3, [r3, #0]
    bbb8:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    bbba:	68fb      	ldr	r3, [r7, #12]
    bbbc:	785b      	ldrb	r3, [r3, #1]
    bbbe:	2b0c      	cmp	r3, #12
    bbc0:	d853      	bhi.n	bc6a <HandleStdEndPointReq+0xc2>
    bbc2:	a201      	add	r2, pc, #4	; (adr r2, bbc8 <HandleStdEndPointReq+0x20>)
    bbc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    bbc8:	0000bbfd 	.word	0x0000bbfd
    bbcc:	0000bc2f 	.word	0x0000bc2f
    bbd0:	0000bc6b 	.word	0x0000bc6b
    bbd4:	0000bc4b 	.word	0x0000bc4b
    bbd8:	0000bc6b 	.word	0x0000bc6b
    bbdc:	0000bc6b 	.word	0x0000bc6b
    bbe0:	0000bc6b 	.word	0x0000bc6b
    bbe4:	0000bc6b 	.word	0x0000bc6b
    bbe8:	0000bc6b 	.word	0x0000bc6b
    bbec:	0000bc6b 	.word	0x0000bc6b
    bbf0:	0000bc6b 	.word	0x0000bc6b
    bbf4:	0000bc6b 	.word	0x0000bc6b
    bbf8:	0000bc67 	.word	0x0000bc67
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    bbfc:	68fb      	ldr	r3, [r7, #12]
    bbfe:	889b      	ldrh	r3, [r3, #4]
    bc00:	b2db      	uxtb	r3, r3
    bc02:	4618      	mov	r0, r3
    bc04:	f7ff fb50 	bl	b2a8 <USBHwEPGetStatus>
    bc08:	4603      	mov	r3, r0
    bc0a:	f003 0302 	and.w	r3, r3, #2
    bc0e:	2b00      	cmp	r3, #0
    bc10:	bf14      	ite	ne
    bc12:	2301      	movne	r3, #1
    bc14:	2300      	moveq	r3, #0
    bc16:	b2db      	uxtb	r3, r3
    bc18:	461a      	mov	r2, r3
    bc1a:	697b      	ldr	r3, [r7, #20]
    bc1c:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    bc1e:	697b      	ldr	r3, [r7, #20]
    bc20:	3301      	adds	r3, #1
    bc22:	2200      	movs	r2, #0
    bc24:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    bc26:	68bb      	ldr	r3, [r7, #8]
    bc28:	2202      	movs	r2, #2
    bc2a:	601a      	str	r2, [r3, #0]
		break;
    bc2c:	e01f      	b.n	bc6e <HandleStdEndPointReq+0xc6>
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    bc2e:	68fb      	ldr	r3, [r7, #12]
    bc30:	885b      	ldrh	r3, [r3, #2]
    bc32:	2b00      	cmp	r3, #0
    bc34:	d107      	bne.n	bc46 <HandleStdEndPointReq+0x9e>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    bc36:	68fb      	ldr	r3, [r7, #12]
    bc38:	889b      	ldrh	r3, [r3, #4]
    bc3a:	b2db      	uxtb	r3, r3
    bc3c:	4618      	mov	r0, r3
    bc3e:	2100      	movs	r1, #0
    bc40:	f7ff fb4a 	bl	b2d8 <USBHwEPStall>
			break;
    bc44:	e013      	b.n	bc6e <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    bc46:	2300      	movs	r3, #0
    bc48:	e012      	b.n	bc70 <HandleStdEndPointReq+0xc8>
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    bc4a:	68fb      	ldr	r3, [r7, #12]
    bc4c:	885b      	ldrh	r3, [r3, #2]
    bc4e:	2b00      	cmp	r3, #0
    bc50:	d107      	bne.n	bc62 <HandleStdEndPointReq+0xba>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    bc52:	68fb      	ldr	r3, [r7, #12]
    bc54:	889b      	ldrh	r3, [r3, #4]
    bc56:	b2db      	uxtb	r3, r3
    bc58:	4618      	mov	r0, r3
    bc5a:	2101      	movs	r1, #1
    bc5c:	f7ff fb3c 	bl	b2d8 <USBHwEPStall>
			break;
    bc60:	e005      	b.n	bc6e <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    bc62:	2300      	movs	r3, #0
    bc64:	e004      	b.n	bc70 <HandleStdEndPointReq+0xc8>

	case REQ_SYNCH_FRAME:
		DBG("EP req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    bc66:	2300      	movs	r3, #0
    bc68:	e002      	b.n	bc70 <HandleStdEndPointReq+0xc8>

	default:
		DBG("Illegal EP req %d\n", pSetup->bRequest);
		return FALSE;
    bc6a:	2300      	movs	r3, #0
    bc6c:	e000      	b.n	bc70 <HandleStdEndPointReq+0xc8>
	}
	
	return TRUE;
    bc6e:	2301      	movs	r3, #1
}
    bc70:	4618      	mov	r0, r3
    bc72:	3718      	adds	r7, #24
    bc74:	46bd      	mov	sp, r7
    bc76:	bd80      	pop	{r7, pc}

0000bc78 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    bc78:	b580      	push	{r7, lr}
    bc7a:	b084      	sub	sp, #16
    bc7c:	af00      	add	r7, sp, #0
    bc7e:	60f8      	str	r0, [r7, #12]
    bc80:	60b9      	str	r1, [r7, #8]
    bc82:	607a      	str	r2, [r7, #4]
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    bc84:	4b19      	ldr	r3, [pc, #100]	; (bcec <USBHandleStandardRequest+0x74>)
    bc86:	681b      	ldr	r3, [r3, #0]
    bc88:	2b00      	cmp	r3, #0
    bc8a:	d00a      	beq.n	bca2 <USBHandleStandardRequest+0x2a>
    bc8c:	4b17      	ldr	r3, [pc, #92]	; (bcec <USBHandleStandardRequest+0x74>)
    bc8e:	681b      	ldr	r3, [r3, #0]
    bc90:	68f8      	ldr	r0, [r7, #12]
    bc92:	68b9      	ldr	r1, [r7, #8]
    bc94:	687a      	ldr	r2, [r7, #4]
    bc96:	4798      	blx	r3
    bc98:	4603      	mov	r3, r0
    bc9a:	2b00      	cmp	r3, #0
    bc9c:	d001      	beq.n	bca2 <USBHandleStandardRequest+0x2a>
		return TRUE;
    bc9e:	2301      	movs	r3, #1
    bca0:	e01f      	b.n	bce2 <USBHandleStandardRequest+0x6a>
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    bca2:	68fb      	ldr	r3, [r7, #12]
    bca4:	781b      	ldrb	r3, [r3, #0]
    bca6:	f003 031f 	and.w	r3, r3, #31
    bcaa:	2b01      	cmp	r3, #1
    bcac:	d00a      	beq.n	bcc4 <USBHandleStandardRequest+0x4c>
    bcae:	2b02      	cmp	r3, #2
    bcb0:	d00f      	beq.n	bcd2 <USBHandleStandardRequest+0x5a>
    bcb2:	2b00      	cmp	r3, #0
    bcb4:	d114      	bne.n	bce0 <USBHandleStandardRequest+0x68>
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
    bcb6:	68f8      	ldr	r0, [r7, #12]
    bcb8:	68b9      	ldr	r1, [r7, #8]
    bcba:	687a      	ldr	r2, [r7, #4]
    bcbc:	f7ff feba 	bl	ba34 <HandleStdDeviceReq>
    bcc0:	4603      	mov	r3, r0
    bcc2:	e00e      	b.n	bce2 <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
    bcc4:	68f8      	ldr	r0, [r7, #12]
    bcc6:	68b9      	ldr	r1, [r7, #8]
    bcc8:	687a      	ldr	r2, [r7, #4]
    bcca:	f7ff ff1d 	bl	bb08 <HandleStdInterfaceReq>
    bcce:	4603      	mov	r3, r0
    bcd0:	e007      	b.n	bce2 <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
    bcd2:	68f8      	ldr	r0, [r7, #12]
    bcd4:	68b9      	ldr	r1, [r7, #8]
    bcd6:	687a      	ldr	r2, [r7, #4]
    bcd8:	f7ff ff66 	bl	bba8 <HandleStdEndPointReq>
    bcdc:	4603      	mov	r3, r0
    bcde:	e000      	b.n	bce2 <USBHandleStandardRequest+0x6a>
	default: 						return FALSE;
    bce0:	2300      	movs	r3, #0
	}
}
    bce2:	4618      	mov	r0, r3
    bce4:	3710      	adds	r7, #16
    bce6:	46bd      	mov	sp, r7
    bce8:	bd80      	pop	{r7, pc}
    bcea:	bf00      	nop
    bcec:	10000af4 	.word	0x10000af4

0000bcf0 <__aeabi_drsub>:
    bcf0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    bcf4:	e002      	b.n	bcfc <__adddf3>
    bcf6:	bf00      	nop

0000bcf8 <__aeabi_dsub>:
    bcf8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000bcfc <__adddf3>:
    bcfc:	b530      	push	{r4, r5, lr}
    bcfe:	ea4f 0441 	mov.w	r4, r1, lsl #1
    bd02:	ea4f 0543 	mov.w	r5, r3, lsl #1
    bd06:	ea94 0f05 	teq	r4, r5
    bd0a:	bf08      	it	eq
    bd0c:	ea90 0f02 	teqeq	r0, r2
    bd10:	bf1f      	itttt	ne
    bd12:	ea54 0c00 	orrsne.w	ip, r4, r0
    bd16:	ea55 0c02 	orrsne.w	ip, r5, r2
    bd1a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    bd1e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    bd22:	f000 80e2 	beq.w	beea <__adddf3+0x1ee>
    bd26:	ea4f 5454 	mov.w	r4, r4, lsr #21
    bd2a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    bd2e:	bfb8      	it	lt
    bd30:	426d      	neglt	r5, r5
    bd32:	dd0c      	ble.n	bd4e <__adddf3+0x52>
    bd34:	442c      	add	r4, r5
    bd36:	ea80 0202 	eor.w	r2, r0, r2
    bd3a:	ea81 0303 	eor.w	r3, r1, r3
    bd3e:	ea82 0000 	eor.w	r0, r2, r0
    bd42:	ea83 0101 	eor.w	r1, r3, r1
    bd46:	ea80 0202 	eor.w	r2, r0, r2
    bd4a:	ea81 0303 	eor.w	r3, r1, r3
    bd4e:	2d36      	cmp	r5, #54	; 0x36
    bd50:	bf88      	it	hi
    bd52:	bd30      	pophi	{r4, r5, pc}
    bd54:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    bd58:	ea4f 3101 	mov.w	r1, r1, lsl #12
    bd5c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    bd60:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    bd64:	d002      	beq.n	bd6c <__adddf3+0x70>
    bd66:	4240      	negs	r0, r0
    bd68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    bd6c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    bd70:	ea4f 3303 	mov.w	r3, r3, lsl #12
    bd74:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    bd78:	d002      	beq.n	bd80 <__adddf3+0x84>
    bd7a:	4252      	negs	r2, r2
    bd7c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    bd80:	ea94 0f05 	teq	r4, r5
    bd84:	f000 80a7 	beq.w	bed6 <__adddf3+0x1da>
    bd88:	f1a4 0401 	sub.w	r4, r4, #1
    bd8c:	f1d5 0e20 	rsbs	lr, r5, #32
    bd90:	db0d      	blt.n	bdae <__adddf3+0xb2>
    bd92:	fa02 fc0e 	lsl.w	ip, r2, lr
    bd96:	fa22 f205 	lsr.w	r2, r2, r5
    bd9a:	1880      	adds	r0, r0, r2
    bd9c:	f141 0100 	adc.w	r1, r1, #0
    bda0:	fa03 f20e 	lsl.w	r2, r3, lr
    bda4:	1880      	adds	r0, r0, r2
    bda6:	fa43 f305 	asr.w	r3, r3, r5
    bdaa:	4159      	adcs	r1, r3
    bdac:	e00e      	b.n	bdcc <__adddf3+0xd0>
    bdae:	f1a5 0520 	sub.w	r5, r5, #32
    bdb2:	f10e 0e20 	add.w	lr, lr, #32
    bdb6:	2a01      	cmp	r2, #1
    bdb8:	fa03 fc0e 	lsl.w	ip, r3, lr
    bdbc:	bf28      	it	cs
    bdbe:	f04c 0c02 	orrcs.w	ip, ip, #2
    bdc2:	fa43 f305 	asr.w	r3, r3, r5
    bdc6:	18c0      	adds	r0, r0, r3
    bdc8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    bdcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bdd0:	d507      	bpl.n	bde2 <__adddf3+0xe6>
    bdd2:	f04f 0e00 	mov.w	lr, #0
    bdd6:	f1dc 0c00 	rsbs	ip, ip, #0
    bdda:	eb7e 0000 	sbcs.w	r0, lr, r0
    bdde:	eb6e 0101 	sbc.w	r1, lr, r1
    bde2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    bde6:	d31b      	bcc.n	be20 <__adddf3+0x124>
    bde8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    bdec:	d30c      	bcc.n	be08 <__adddf3+0x10c>
    bdee:	0849      	lsrs	r1, r1, #1
    bdf0:	ea5f 0030 	movs.w	r0, r0, rrx
    bdf4:	ea4f 0c3c 	mov.w	ip, ip, rrx
    bdf8:	f104 0401 	add.w	r4, r4, #1
    bdfc:	ea4f 5244 	mov.w	r2, r4, lsl #21
    be00:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    be04:	f080 809a 	bcs.w	bf3c <__adddf3+0x240>
    be08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    be0c:	bf08      	it	eq
    be0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    be12:	f150 0000 	adcs.w	r0, r0, #0
    be16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    be1a:	ea41 0105 	orr.w	r1, r1, r5
    be1e:	bd30      	pop	{r4, r5, pc}
    be20:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    be24:	4140      	adcs	r0, r0
    be26:	eb41 0101 	adc.w	r1, r1, r1
    be2a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    be2e:	f1a4 0401 	sub.w	r4, r4, #1
    be32:	d1e9      	bne.n	be08 <__adddf3+0x10c>
    be34:	f091 0f00 	teq	r1, #0
    be38:	bf04      	itt	eq
    be3a:	4601      	moveq	r1, r0
    be3c:	2000      	moveq	r0, #0
    be3e:	fab1 f381 	clz	r3, r1
    be42:	bf08      	it	eq
    be44:	3320      	addeq	r3, #32
    be46:	f1a3 030b 	sub.w	r3, r3, #11
    be4a:	f1b3 0220 	subs.w	r2, r3, #32
    be4e:	da0c      	bge.n	be6a <__adddf3+0x16e>
    be50:	320c      	adds	r2, #12
    be52:	dd08      	ble.n	be66 <__adddf3+0x16a>
    be54:	f102 0c14 	add.w	ip, r2, #20
    be58:	f1c2 020c 	rsb	r2, r2, #12
    be5c:	fa01 f00c 	lsl.w	r0, r1, ip
    be60:	fa21 f102 	lsr.w	r1, r1, r2
    be64:	e00c      	b.n	be80 <__adddf3+0x184>
    be66:	f102 0214 	add.w	r2, r2, #20
    be6a:	bfd8      	it	le
    be6c:	f1c2 0c20 	rsble	ip, r2, #32
    be70:	fa01 f102 	lsl.w	r1, r1, r2
    be74:	fa20 fc0c 	lsr.w	ip, r0, ip
    be78:	bfdc      	itt	le
    be7a:	ea41 010c 	orrle.w	r1, r1, ip
    be7e:	4090      	lslle	r0, r2
    be80:	1ae4      	subs	r4, r4, r3
    be82:	bfa2      	ittt	ge
    be84:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    be88:	4329      	orrge	r1, r5
    be8a:	bd30      	popge	{r4, r5, pc}
    be8c:	ea6f 0404 	mvn.w	r4, r4
    be90:	3c1f      	subs	r4, #31
    be92:	da1c      	bge.n	bece <__adddf3+0x1d2>
    be94:	340c      	adds	r4, #12
    be96:	dc0e      	bgt.n	beb6 <__adddf3+0x1ba>
    be98:	f104 0414 	add.w	r4, r4, #20
    be9c:	f1c4 0220 	rsb	r2, r4, #32
    bea0:	fa20 f004 	lsr.w	r0, r0, r4
    bea4:	fa01 f302 	lsl.w	r3, r1, r2
    bea8:	ea40 0003 	orr.w	r0, r0, r3
    beac:	fa21 f304 	lsr.w	r3, r1, r4
    beb0:	ea45 0103 	orr.w	r1, r5, r3
    beb4:	bd30      	pop	{r4, r5, pc}
    beb6:	f1c4 040c 	rsb	r4, r4, #12
    beba:	f1c4 0220 	rsb	r2, r4, #32
    bebe:	fa20 f002 	lsr.w	r0, r0, r2
    bec2:	fa01 f304 	lsl.w	r3, r1, r4
    bec6:	ea40 0003 	orr.w	r0, r0, r3
    beca:	4629      	mov	r1, r5
    becc:	bd30      	pop	{r4, r5, pc}
    bece:	fa21 f004 	lsr.w	r0, r1, r4
    bed2:	4629      	mov	r1, r5
    bed4:	bd30      	pop	{r4, r5, pc}
    bed6:	f094 0f00 	teq	r4, #0
    beda:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    bede:	bf06      	itte	eq
    bee0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    bee4:	3401      	addeq	r4, #1
    bee6:	3d01      	subne	r5, #1
    bee8:	e74e      	b.n	bd88 <__adddf3+0x8c>
    beea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    beee:	bf18      	it	ne
    bef0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    bef4:	d029      	beq.n	bf4a <__adddf3+0x24e>
    bef6:	ea94 0f05 	teq	r4, r5
    befa:	bf08      	it	eq
    befc:	ea90 0f02 	teqeq	r0, r2
    bf00:	d005      	beq.n	bf0e <__adddf3+0x212>
    bf02:	ea54 0c00 	orrs.w	ip, r4, r0
    bf06:	bf04      	itt	eq
    bf08:	4619      	moveq	r1, r3
    bf0a:	4610      	moveq	r0, r2
    bf0c:	bd30      	pop	{r4, r5, pc}
    bf0e:	ea91 0f03 	teq	r1, r3
    bf12:	bf1e      	ittt	ne
    bf14:	2100      	movne	r1, #0
    bf16:	2000      	movne	r0, #0
    bf18:	bd30      	popne	{r4, r5, pc}
    bf1a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    bf1e:	d105      	bne.n	bf2c <__adddf3+0x230>
    bf20:	0040      	lsls	r0, r0, #1
    bf22:	4149      	adcs	r1, r1
    bf24:	bf28      	it	cs
    bf26:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    bf2a:	bd30      	pop	{r4, r5, pc}
    bf2c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    bf30:	bf3c      	itt	cc
    bf32:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    bf36:	bd30      	popcc	{r4, r5, pc}
    bf38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bf3c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    bf40:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    bf44:	f04f 0000 	mov.w	r0, #0
    bf48:	bd30      	pop	{r4, r5, pc}
    bf4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    bf4e:	bf1a      	itte	ne
    bf50:	4619      	movne	r1, r3
    bf52:	4610      	movne	r0, r2
    bf54:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    bf58:	bf1c      	itt	ne
    bf5a:	460b      	movne	r3, r1
    bf5c:	4602      	movne	r2, r0
    bf5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    bf62:	bf06      	itte	eq
    bf64:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    bf68:	ea91 0f03 	teqeq	r1, r3
    bf6c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    bf70:	bd30      	pop	{r4, r5, pc}
    bf72:	bf00      	nop

0000bf74 <__aeabi_ui2d>:
    bf74:	f090 0f00 	teq	r0, #0
    bf78:	bf04      	itt	eq
    bf7a:	2100      	moveq	r1, #0
    bf7c:	4770      	bxeq	lr
    bf7e:	b530      	push	{r4, r5, lr}
    bf80:	f44f 6480 	mov.w	r4, #1024	; 0x400
    bf84:	f104 0432 	add.w	r4, r4, #50	; 0x32
    bf88:	f04f 0500 	mov.w	r5, #0
    bf8c:	f04f 0100 	mov.w	r1, #0
    bf90:	e750      	b.n	be34 <__adddf3+0x138>
    bf92:	bf00      	nop

0000bf94 <__aeabi_i2d>:
    bf94:	f090 0f00 	teq	r0, #0
    bf98:	bf04      	itt	eq
    bf9a:	2100      	moveq	r1, #0
    bf9c:	4770      	bxeq	lr
    bf9e:	b530      	push	{r4, r5, lr}
    bfa0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    bfa4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    bfa8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    bfac:	bf48      	it	mi
    bfae:	4240      	negmi	r0, r0
    bfb0:	f04f 0100 	mov.w	r1, #0
    bfb4:	e73e      	b.n	be34 <__adddf3+0x138>
    bfb6:	bf00      	nop

0000bfb8 <__aeabi_f2d>:
    bfb8:	0042      	lsls	r2, r0, #1
    bfba:	ea4f 01e2 	mov.w	r1, r2, asr #3
    bfbe:	ea4f 0131 	mov.w	r1, r1, rrx
    bfc2:	ea4f 7002 	mov.w	r0, r2, lsl #28
    bfc6:	bf1f      	itttt	ne
    bfc8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    bfcc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    bfd0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    bfd4:	4770      	bxne	lr
    bfd6:	f092 0f00 	teq	r2, #0
    bfda:	bf14      	ite	ne
    bfdc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    bfe0:	4770      	bxeq	lr
    bfe2:	b530      	push	{r4, r5, lr}
    bfe4:	f44f 7460 	mov.w	r4, #896	; 0x380
    bfe8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    bfec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    bff0:	e720      	b.n	be34 <__adddf3+0x138>
    bff2:	bf00      	nop

0000bff4 <__aeabi_ul2d>:
    bff4:	ea50 0201 	orrs.w	r2, r0, r1
    bff8:	bf08      	it	eq
    bffa:	4770      	bxeq	lr
    bffc:	b530      	push	{r4, r5, lr}
    bffe:	f04f 0500 	mov.w	r5, #0
    c002:	e00a      	b.n	c01a <__aeabi_l2d+0x16>

0000c004 <__aeabi_l2d>:
    c004:	ea50 0201 	orrs.w	r2, r0, r1
    c008:	bf08      	it	eq
    c00a:	4770      	bxeq	lr
    c00c:	b530      	push	{r4, r5, lr}
    c00e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    c012:	d502      	bpl.n	c01a <__aeabi_l2d+0x16>
    c014:	4240      	negs	r0, r0
    c016:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c01a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c01e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c022:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    c026:	f43f aedc 	beq.w	bde2 <__adddf3+0xe6>
    c02a:	f04f 0203 	mov.w	r2, #3
    c02e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c032:	bf18      	it	ne
    c034:	3203      	addne	r2, #3
    c036:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c03a:	bf18      	it	ne
    c03c:	3203      	addne	r2, #3
    c03e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    c042:	f1c2 0320 	rsb	r3, r2, #32
    c046:	fa00 fc03 	lsl.w	ip, r0, r3
    c04a:	fa20 f002 	lsr.w	r0, r0, r2
    c04e:	fa01 fe03 	lsl.w	lr, r1, r3
    c052:	ea40 000e 	orr.w	r0, r0, lr
    c056:	fa21 f102 	lsr.w	r1, r1, r2
    c05a:	4414      	add	r4, r2
    c05c:	e6c1      	b.n	bde2 <__adddf3+0xe6>
    c05e:	bf00      	nop

0000c060 <__aeabi_dmul>:
    c060:	b570      	push	{r4, r5, r6, lr}
    c062:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c066:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c06a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c06e:	bf1d      	ittte	ne
    c070:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c074:	ea94 0f0c 	teqne	r4, ip
    c078:	ea95 0f0c 	teqne	r5, ip
    c07c:	f000 f8de 	bleq	c23c <__aeabi_dmul+0x1dc>
    c080:	442c      	add	r4, r5
    c082:	ea81 0603 	eor.w	r6, r1, r3
    c086:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    c08a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    c08e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    c092:	bf18      	it	ne
    c094:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    c098:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c09c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    c0a0:	d038      	beq.n	c114 <__aeabi_dmul+0xb4>
    c0a2:	fba0 ce02 	umull	ip, lr, r0, r2
    c0a6:	f04f 0500 	mov.w	r5, #0
    c0aa:	fbe1 e502 	umlal	lr, r5, r1, r2
    c0ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    c0b2:	fbe0 e503 	umlal	lr, r5, r0, r3
    c0b6:	f04f 0600 	mov.w	r6, #0
    c0ba:	fbe1 5603 	umlal	r5, r6, r1, r3
    c0be:	f09c 0f00 	teq	ip, #0
    c0c2:	bf18      	it	ne
    c0c4:	f04e 0e01 	orrne.w	lr, lr, #1
    c0c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    c0cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    c0d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    c0d4:	d204      	bcs.n	c0e0 <__aeabi_dmul+0x80>
    c0d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    c0da:	416d      	adcs	r5, r5
    c0dc:	eb46 0606 	adc.w	r6, r6, r6
    c0e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    c0e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    c0e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    c0ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    c0f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    c0f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c0f8:	bf88      	it	hi
    c0fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c0fe:	d81e      	bhi.n	c13e <__aeabi_dmul+0xde>
    c100:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    c104:	bf08      	it	eq
    c106:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    c10a:	f150 0000 	adcs.w	r0, r0, #0
    c10e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c112:	bd70      	pop	{r4, r5, r6, pc}
    c114:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    c118:	ea46 0101 	orr.w	r1, r6, r1
    c11c:	ea40 0002 	orr.w	r0, r0, r2
    c120:	ea81 0103 	eor.w	r1, r1, r3
    c124:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    c128:	bfc2      	ittt	gt
    c12a:	ebd4 050c 	rsbsgt	r5, r4, ip
    c12e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c132:	bd70      	popgt	{r4, r5, r6, pc}
    c134:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c138:	f04f 0e00 	mov.w	lr, #0
    c13c:	3c01      	subs	r4, #1
    c13e:	f300 80ab 	bgt.w	c298 <__aeabi_dmul+0x238>
    c142:	f114 0f36 	cmn.w	r4, #54	; 0x36
    c146:	bfde      	ittt	le
    c148:	2000      	movle	r0, #0
    c14a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    c14e:	bd70      	pople	{r4, r5, r6, pc}
    c150:	f1c4 0400 	rsb	r4, r4, #0
    c154:	3c20      	subs	r4, #32
    c156:	da35      	bge.n	c1c4 <__aeabi_dmul+0x164>
    c158:	340c      	adds	r4, #12
    c15a:	dc1b      	bgt.n	c194 <__aeabi_dmul+0x134>
    c15c:	f104 0414 	add.w	r4, r4, #20
    c160:	f1c4 0520 	rsb	r5, r4, #32
    c164:	fa00 f305 	lsl.w	r3, r0, r5
    c168:	fa20 f004 	lsr.w	r0, r0, r4
    c16c:	fa01 f205 	lsl.w	r2, r1, r5
    c170:	ea40 0002 	orr.w	r0, r0, r2
    c174:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    c178:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c17c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c180:	fa21 f604 	lsr.w	r6, r1, r4
    c184:	eb42 0106 	adc.w	r1, r2, r6
    c188:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c18c:	bf08      	it	eq
    c18e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c192:	bd70      	pop	{r4, r5, r6, pc}
    c194:	f1c4 040c 	rsb	r4, r4, #12
    c198:	f1c4 0520 	rsb	r5, r4, #32
    c19c:	fa00 f304 	lsl.w	r3, r0, r4
    c1a0:	fa20 f005 	lsr.w	r0, r0, r5
    c1a4:	fa01 f204 	lsl.w	r2, r1, r4
    c1a8:	ea40 0002 	orr.w	r0, r0, r2
    c1ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c1b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c1b4:	f141 0100 	adc.w	r1, r1, #0
    c1b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c1bc:	bf08      	it	eq
    c1be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c1c2:	bd70      	pop	{r4, r5, r6, pc}
    c1c4:	f1c4 0520 	rsb	r5, r4, #32
    c1c8:	fa00 f205 	lsl.w	r2, r0, r5
    c1cc:	ea4e 0e02 	orr.w	lr, lr, r2
    c1d0:	fa20 f304 	lsr.w	r3, r0, r4
    c1d4:	fa01 f205 	lsl.w	r2, r1, r5
    c1d8:	ea43 0302 	orr.w	r3, r3, r2
    c1dc:	fa21 f004 	lsr.w	r0, r1, r4
    c1e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c1e4:	fa21 f204 	lsr.w	r2, r1, r4
    c1e8:	ea20 0002 	bic.w	r0, r0, r2
    c1ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    c1f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c1f4:	bf08      	it	eq
    c1f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c1fa:	bd70      	pop	{r4, r5, r6, pc}
    c1fc:	f094 0f00 	teq	r4, #0
    c200:	d10f      	bne.n	c222 <__aeabi_dmul+0x1c2>
    c202:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    c206:	0040      	lsls	r0, r0, #1
    c208:	eb41 0101 	adc.w	r1, r1, r1
    c20c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c210:	bf08      	it	eq
    c212:	3c01      	subeq	r4, #1
    c214:	d0f7      	beq.n	c206 <__aeabi_dmul+0x1a6>
    c216:	ea41 0106 	orr.w	r1, r1, r6
    c21a:	f095 0f00 	teq	r5, #0
    c21e:	bf18      	it	ne
    c220:	4770      	bxne	lr
    c222:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    c226:	0052      	lsls	r2, r2, #1
    c228:	eb43 0303 	adc.w	r3, r3, r3
    c22c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    c230:	bf08      	it	eq
    c232:	3d01      	subeq	r5, #1
    c234:	d0f7      	beq.n	c226 <__aeabi_dmul+0x1c6>
    c236:	ea43 0306 	orr.w	r3, r3, r6
    c23a:	4770      	bx	lr
    c23c:	ea94 0f0c 	teq	r4, ip
    c240:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c244:	bf18      	it	ne
    c246:	ea95 0f0c 	teqne	r5, ip
    c24a:	d00c      	beq.n	c266 <__aeabi_dmul+0x206>
    c24c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c250:	bf18      	it	ne
    c252:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c256:	d1d1      	bne.n	c1fc <__aeabi_dmul+0x19c>
    c258:	ea81 0103 	eor.w	r1, r1, r3
    c25c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c260:	f04f 0000 	mov.w	r0, #0
    c264:	bd70      	pop	{r4, r5, r6, pc}
    c266:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c26a:	bf06      	itte	eq
    c26c:	4610      	moveq	r0, r2
    c26e:	4619      	moveq	r1, r3
    c270:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c274:	d019      	beq.n	c2aa <__aeabi_dmul+0x24a>
    c276:	ea94 0f0c 	teq	r4, ip
    c27a:	d102      	bne.n	c282 <__aeabi_dmul+0x222>
    c27c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    c280:	d113      	bne.n	c2aa <__aeabi_dmul+0x24a>
    c282:	ea95 0f0c 	teq	r5, ip
    c286:	d105      	bne.n	c294 <__aeabi_dmul+0x234>
    c288:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    c28c:	bf1c      	itt	ne
    c28e:	4610      	movne	r0, r2
    c290:	4619      	movne	r1, r3
    c292:	d10a      	bne.n	c2aa <__aeabi_dmul+0x24a>
    c294:	ea81 0103 	eor.w	r1, r1, r3
    c298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c29c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c2a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c2a4:	f04f 0000 	mov.w	r0, #0
    c2a8:	bd70      	pop	{r4, r5, r6, pc}
    c2aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c2ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    c2b2:	bd70      	pop	{r4, r5, r6, pc}

0000c2b4 <__aeabi_ddiv>:
    c2b4:	b570      	push	{r4, r5, r6, lr}
    c2b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c2ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c2be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c2c2:	bf1d      	ittte	ne
    c2c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c2c8:	ea94 0f0c 	teqne	r4, ip
    c2cc:	ea95 0f0c 	teqne	r5, ip
    c2d0:	f000 f8a7 	bleq	c422 <__aeabi_ddiv+0x16e>
    c2d4:	eba4 0405 	sub.w	r4, r4, r5
    c2d8:	ea81 0e03 	eor.w	lr, r1, r3
    c2dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c2e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c2e4:	f000 8088 	beq.w	c3f8 <__aeabi_ddiv+0x144>
    c2e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c2ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    c2f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    c2f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    c2f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    c2fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    c300:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    c304:	ea4f 2600 	mov.w	r6, r0, lsl #8
    c308:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    c30c:	429d      	cmp	r5, r3
    c30e:	bf08      	it	eq
    c310:	4296      	cmpeq	r6, r2
    c312:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    c316:	f504 7440 	add.w	r4, r4, #768	; 0x300
    c31a:	d202      	bcs.n	c322 <__aeabi_ddiv+0x6e>
    c31c:	085b      	lsrs	r3, r3, #1
    c31e:	ea4f 0232 	mov.w	r2, r2, rrx
    c322:	1ab6      	subs	r6, r6, r2
    c324:	eb65 0503 	sbc.w	r5, r5, r3
    c328:	085b      	lsrs	r3, r3, #1
    c32a:	ea4f 0232 	mov.w	r2, r2, rrx
    c32e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    c332:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    c336:	ebb6 0e02 	subs.w	lr, r6, r2
    c33a:	eb75 0e03 	sbcs.w	lr, r5, r3
    c33e:	bf22      	ittt	cs
    c340:	1ab6      	subcs	r6, r6, r2
    c342:	4675      	movcs	r5, lr
    c344:	ea40 000c 	orrcs.w	r0, r0, ip
    c348:	085b      	lsrs	r3, r3, #1
    c34a:	ea4f 0232 	mov.w	r2, r2, rrx
    c34e:	ebb6 0e02 	subs.w	lr, r6, r2
    c352:	eb75 0e03 	sbcs.w	lr, r5, r3
    c356:	bf22      	ittt	cs
    c358:	1ab6      	subcs	r6, r6, r2
    c35a:	4675      	movcs	r5, lr
    c35c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    c360:	085b      	lsrs	r3, r3, #1
    c362:	ea4f 0232 	mov.w	r2, r2, rrx
    c366:	ebb6 0e02 	subs.w	lr, r6, r2
    c36a:	eb75 0e03 	sbcs.w	lr, r5, r3
    c36e:	bf22      	ittt	cs
    c370:	1ab6      	subcs	r6, r6, r2
    c372:	4675      	movcs	r5, lr
    c374:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    c378:	085b      	lsrs	r3, r3, #1
    c37a:	ea4f 0232 	mov.w	r2, r2, rrx
    c37e:	ebb6 0e02 	subs.w	lr, r6, r2
    c382:	eb75 0e03 	sbcs.w	lr, r5, r3
    c386:	bf22      	ittt	cs
    c388:	1ab6      	subcs	r6, r6, r2
    c38a:	4675      	movcs	r5, lr
    c38c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    c390:	ea55 0e06 	orrs.w	lr, r5, r6
    c394:	d018      	beq.n	c3c8 <__aeabi_ddiv+0x114>
    c396:	ea4f 1505 	mov.w	r5, r5, lsl #4
    c39a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    c39e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    c3a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    c3a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    c3aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    c3ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    c3b2:	d1c0      	bne.n	c336 <__aeabi_ddiv+0x82>
    c3b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c3b8:	d10b      	bne.n	c3d2 <__aeabi_ddiv+0x11e>
    c3ba:	ea41 0100 	orr.w	r1, r1, r0
    c3be:	f04f 0000 	mov.w	r0, #0
    c3c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    c3c6:	e7b6      	b.n	c336 <__aeabi_ddiv+0x82>
    c3c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c3cc:	bf04      	itt	eq
    c3ce:	4301      	orreq	r1, r0
    c3d0:	2000      	moveq	r0, #0
    c3d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c3d6:	bf88      	it	hi
    c3d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c3dc:	f63f aeaf 	bhi.w	c13e <__aeabi_dmul+0xde>
    c3e0:	ebb5 0c03 	subs.w	ip, r5, r3
    c3e4:	bf04      	itt	eq
    c3e6:	ebb6 0c02 	subseq.w	ip, r6, r2
    c3ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c3ee:	f150 0000 	adcs.w	r0, r0, #0
    c3f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c3f6:	bd70      	pop	{r4, r5, r6, pc}
    c3f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    c3fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    c400:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    c404:	bfc2      	ittt	gt
    c406:	ebd4 050c 	rsbsgt	r5, r4, ip
    c40a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c40e:	bd70      	popgt	{r4, r5, r6, pc}
    c410:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c414:	f04f 0e00 	mov.w	lr, #0
    c418:	3c01      	subs	r4, #1
    c41a:	e690      	b.n	c13e <__aeabi_dmul+0xde>
    c41c:	ea45 0e06 	orr.w	lr, r5, r6
    c420:	e68d      	b.n	c13e <__aeabi_dmul+0xde>
    c422:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c426:	ea94 0f0c 	teq	r4, ip
    c42a:	bf08      	it	eq
    c42c:	ea95 0f0c 	teqeq	r5, ip
    c430:	f43f af3b 	beq.w	c2aa <__aeabi_dmul+0x24a>
    c434:	ea94 0f0c 	teq	r4, ip
    c438:	d10a      	bne.n	c450 <__aeabi_ddiv+0x19c>
    c43a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c43e:	f47f af34 	bne.w	c2aa <__aeabi_dmul+0x24a>
    c442:	ea95 0f0c 	teq	r5, ip
    c446:	f47f af25 	bne.w	c294 <__aeabi_dmul+0x234>
    c44a:	4610      	mov	r0, r2
    c44c:	4619      	mov	r1, r3
    c44e:	e72c      	b.n	c2aa <__aeabi_dmul+0x24a>
    c450:	ea95 0f0c 	teq	r5, ip
    c454:	d106      	bne.n	c464 <__aeabi_ddiv+0x1b0>
    c456:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c45a:	f43f aefd 	beq.w	c258 <__aeabi_dmul+0x1f8>
    c45e:	4610      	mov	r0, r2
    c460:	4619      	mov	r1, r3
    c462:	e722      	b.n	c2aa <__aeabi_dmul+0x24a>
    c464:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c468:	bf18      	it	ne
    c46a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c46e:	f47f aec5 	bne.w	c1fc <__aeabi_dmul+0x19c>
    c472:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    c476:	f47f af0d 	bne.w	c294 <__aeabi_dmul+0x234>
    c47a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    c47e:	f47f aeeb 	bne.w	c258 <__aeabi_dmul+0x1f8>
    c482:	e712      	b.n	c2aa <__aeabi_dmul+0x24a>

0000c484 <__aeabi_d2uiz>:
    c484:	004a      	lsls	r2, r1, #1
    c486:	d211      	bcs.n	c4ac <__aeabi_d2uiz+0x28>
    c488:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    c48c:	d211      	bcs.n	c4b2 <__aeabi_d2uiz+0x2e>
    c48e:	d50d      	bpl.n	c4ac <__aeabi_d2uiz+0x28>
    c490:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    c494:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    c498:	d40e      	bmi.n	c4b8 <__aeabi_d2uiz+0x34>
    c49a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c49e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    c4a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    c4a6:	fa23 f002 	lsr.w	r0, r3, r2
    c4aa:	4770      	bx	lr
    c4ac:	f04f 0000 	mov.w	r0, #0
    c4b0:	4770      	bx	lr
    c4b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    c4b6:	d102      	bne.n	c4be <__aeabi_d2uiz+0x3a>
    c4b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    c4bc:	4770      	bx	lr
    c4be:	f04f 0000 	mov.w	r0, #0
    c4c2:	4770      	bx	lr

0000c4c4 <memcmp>:
    c4c4:	2a03      	cmp	r2, #3
    c4c6:	b470      	push	{r4, r5, r6}
    c4c8:	d926      	bls.n	c518 <memcmp+0x54>
    c4ca:	ea40 0301 	orr.w	r3, r0, r1
    c4ce:	079b      	lsls	r3, r3, #30
    c4d0:	d011      	beq.n	c4f6 <memcmp+0x32>
    c4d2:	7804      	ldrb	r4, [r0, #0]
    c4d4:	780d      	ldrb	r5, [r1, #0]
    c4d6:	42ac      	cmp	r4, r5
    c4d8:	d122      	bne.n	c520 <memcmp+0x5c>
    c4da:	4402      	add	r2, r0
    c4dc:	1c43      	adds	r3, r0, #1
    c4de:	e005      	b.n	c4ec <memcmp+0x28>
    c4e0:	f813 4b01 	ldrb.w	r4, [r3], #1
    c4e4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    c4e8:	42ac      	cmp	r4, r5
    c4ea:	d119      	bne.n	c520 <memcmp+0x5c>
    c4ec:	4293      	cmp	r3, r2
    c4ee:	d1f7      	bne.n	c4e0 <memcmp+0x1c>
    c4f0:	2000      	movs	r0, #0
    c4f2:	bc70      	pop	{r4, r5, r6}
    c4f4:	4770      	bx	lr
    c4f6:	460c      	mov	r4, r1
    c4f8:	4603      	mov	r3, r0
    c4fa:	681e      	ldr	r6, [r3, #0]
    c4fc:	6825      	ldr	r5, [r4, #0]
    c4fe:	4618      	mov	r0, r3
    c500:	42ae      	cmp	r6, r5
    c502:	4621      	mov	r1, r4
    c504:	f103 0304 	add.w	r3, r3, #4
    c508:	f104 0404 	add.w	r4, r4, #4
    c50c:	d104      	bne.n	c518 <memcmp+0x54>
    c50e:	3a04      	subs	r2, #4
    c510:	2a03      	cmp	r2, #3
    c512:	4618      	mov	r0, r3
    c514:	4621      	mov	r1, r4
    c516:	d8f0      	bhi.n	c4fa <memcmp+0x36>
    c518:	2a00      	cmp	r2, #0
    c51a:	d1da      	bne.n	c4d2 <memcmp+0xe>
    c51c:	4610      	mov	r0, r2
    c51e:	e7e8      	b.n	c4f2 <memcmp+0x2e>
    c520:	1b60      	subs	r0, r4, r5
    c522:	bc70      	pop	{r4, r5, r6}
    c524:	4770      	bx	lr
    c526:	bf00      	nop

0000c528 <memcpy>:
    c528:	4684      	mov	ip, r0
    c52a:	ea41 0300 	orr.w	r3, r1, r0
    c52e:	f013 0303 	ands.w	r3, r3, #3
    c532:	d149      	bne.n	c5c8 <memcpy+0xa0>
    c534:	3a40      	subs	r2, #64	; 0x40
    c536:	d323      	bcc.n	c580 <memcpy+0x58>
    c538:	680b      	ldr	r3, [r1, #0]
    c53a:	6003      	str	r3, [r0, #0]
    c53c:	684b      	ldr	r3, [r1, #4]
    c53e:	6043      	str	r3, [r0, #4]
    c540:	688b      	ldr	r3, [r1, #8]
    c542:	6083      	str	r3, [r0, #8]
    c544:	68cb      	ldr	r3, [r1, #12]
    c546:	60c3      	str	r3, [r0, #12]
    c548:	690b      	ldr	r3, [r1, #16]
    c54a:	6103      	str	r3, [r0, #16]
    c54c:	694b      	ldr	r3, [r1, #20]
    c54e:	6143      	str	r3, [r0, #20]
    c550:	698b      	ldr	r3, [r1, #24]
    c552:	6183      	str	r3, [r0, #24]
    c554:	69cb      	ldr	r3, [r1, #28]
    c556:	61c3      	str	r3, [r0, #28]
    c558:	6a0b      	ldr	r3, [r1, #32]
    c55a:	6203      	str	r3, [r0, #32]
    c55c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    c55e:	6243      	str	r3, [r0, #36]	; 0x24
    c560:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    c562:	6283      	str	r3, [r0, #40]	; 0x28
    c564:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    c566:	62c3      	str	r3, [r0, #44]	; 0x2c
    c568:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    c56a:	6303      	str	r3, [r0, #48]	; 0x30
    c56c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    c56e:	6343      	str	r3, [r0, #52]	; 0x34
    c570:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    c572:	6383      	str	r3, [r0, #56]	; 0x38
    c574:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    c576:	63c3      	str	r3, [r0, #60]	; 0x3c
    c578:	3040      	adds	r0, #64	; 0x40
    c57a:	3140      	adds	r1, #64	; 0x40
    c57c:	3a40      	subs	r2, #64	; 0x40
    c57e:	d2db      	bcs.n	c538 <memcpy+0x10>
    c580:	3230      	adds	r2, #48	; 0x30
    c582:	d30b      	bcc.n	c59c <memcpy+0x74>
    c584:	680b      	ldr	r3, [r1, #0]
    c586:	6003      	str	r3, [r0, #0]
    c588:	684b      	ldr	r3, [r1, #4]
    c58a:	6043      	str	r3, [r0, #4]
    c58c:	688b      	ldr	r3, [r1, #8]
    c58e:	6083      	str	r3, [r0, #8]
    c590:	68cb      	ldr	r3, [r1, #12]
    c592:	60c3      	str	r3, [r0, #12]
    c594:	3010      	adds	r0, #16
    c596:	3110      	adds	r1, #16
    c598:	3a10      	subs	r2, #16
    c59a:	d2f3      	bcs.n	c584 <memcpy+0x5c>
    c59c:	320c      	adds	r2, #12
    c59e:	d305      	bcc.n	c5ac <memcpy+0x84>
    c5a0:	f851 3b04 	ldr.w	r3, [r1], #4
    c5a4:	f840 3b04 	str.w	r3, [r0], #4
    c5a8:	3a04      	subs	r2, #4
    c5aa:	d2f9      	bcs.n	c5a0 <memcpy+0x78>
    c5ac:	3204      	adds	r2, #4
    c5ae:	d008      	beq.n	c5c2 <memcpy+0x9a>
    c5b0:	07d2      	lsls	r2, r2, #31
    c5b2:	bf1c      	itt	ne
    c5b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c5b8:	f800 3b01 	strbne.w	r3, [r0], #1
    c5bc:	d301      	bcc.n	c5c2 <memcpy+0x9a>
    c5be:	880b      	ldrh	r3, [r1, #0]
    c5c0:	8003      	strh	r3, [r0, #0]
    c5c2:	4660      	mov	r0, ip
    c5c4:	4770      	bx	lr
    c5c6:	bf00      	nop
    c5c8:	2a08      	cmp	r2, #8
    c5ca:	d313      	bcc.n	c5f4 <memcpy+0xcc>
    c5cc:	078b      	lsls	r3, r1, #30
    c5ce:	d0b1      	beq.n	c534 <memcpy+0xc>
    c5d0:	f010 0303 	ands.w	r3, r0, #3
    c5d4:	d0ae      	beq.n	c534 <memcpy+0xc>
    c5d6:	f1c3 0304 	rsb	r3, r3, #4
    c5da:	1ad2      	subs	r2, r2, r3
    c5dc:	07db      	lsls	r3, r3, #31
    c5de:	bf1c      	itt	ne
    c5e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c5e4:	f800 3b01 	strbne.w	r3, [r0], #1
    c5e8:	d3a4      	bcc.n	c534 <memcpy+0xc>
    c5ea:	f831 3b02 	ldrh.w	r3, [r1], #2
    c5ee:	f820 3b02 	strh.w	r3, [r0], #2
    c5f2:	e79f      	b.n	c534 <memcpy+0xc>
    c5f4:	3a04      	subs	r2, #4
    c5f6:	d3d9      	bcc.n	c5ac <memcpy+0x84>
    c5f8:	3a01      	subs	r2, #1
    c5fa:	f811 3b01 	ldrb.w	r3, [r1], #1
    c5fe:	f800 3b01 	strb.w	r3, [r0], #1
    c602:	d2f9      	bcs.n	c5f8 <memcpy+0xd0>
    c604:	780b      	ldrb	r3, [r1, #0]
    c606:	7003      	strb	r3, [r0, #0]
    c608:	784b      	ldrb	r3, [r1, #1]
    c60a:	7043      	strb	r3, [r0, #1]
    c60c:	788b      	ldrb	r3, [r1, #2]
    c60e:	7083      	strb	r3, [r0, #2]
    c610:	4660      	mov	r0, ip
    c612:	4770      	bx	lr

0000c614 <strlen>:
    c614:	f020 0103 	bic.w	r1, r0, #3
    c618:	f010 0003 	ands.w	r0, r0, #3
    c61c:	f1c0 0000 	rsb	r0, r0, #0
    c620:	f851 3b04 	ldr.w	r3, [r1], #4
    c624:	f100 0c04 	add.w	ip, r0, #4
    c628:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    c62c:	f06f 0200 	mvn.w	r2, #0
    c630:	bf1c      	itt	ne
    c632:	fa22 f20c 	lsrne.w	r2, r2, ip
    c636:	4313      	orrne	r3, r2
    c638:	f04f 0c01 	mov.w	ip, #1
    c63c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    c640:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    c644:	eba3 020c 	sub.w	r2, r3, ip
    c648:	ea22 0203 	bic.w	r2, r2, r3
    c64c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    c650:	bf04      	itt	eq
    c652:	f851 3b04 	ldreq.w	r3, [r1], #4
    c656:	3004      	addeq	r0, #4
    c658:	d0f4      	beq.n	c644 <strlen+0x30>
    c65a:	f1c2 0100 	rsb	r1, r2, #0
    c65e:	ea02 0201 	and.w	r2, r2, r1
    c662:	fab2 f282 	clz	r2, r2
    c666:	f1c2 021f 	rsb	r2, r2, #31
    c66a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    c66e:	4770      	bx	lr
    c670:	00000043 	.word	0x00000043

0000c674 <_global_impure_ptr>:
    c674:	10000020                                 ...

0000c678 <advertising_channels>:
    c678:	00270c00                                ..'.

0000c67c <data_channels>:
    c67c:	04030201 08070605 0d0b0a09 11100f0e     ................
    c68c:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    c69c:	25242322 00000026                       "#$%&...

0000c6a4 <payload>:
    c6a4:	aaaaaaca aaaaaaaa aaaaaaaa aaaaaaaa     ................
    c6b4:	aaaaaaaa                                ....

0000c6b8 <whitening>:
    c6b8:	01010101 01000100 00000100 00010000     ................
    c6c8:	01000101 00010101 01010100 00010000     ................
    c6d8:	01010001 01010000 00000000 00010100     ................
    c6e8:	01000101 01010100 00000100 00010100     ................
    c6f8:	00000100 00000100 00000000 01000001     ................
    c708:	01010000 00000100 01010101 01010100     ................
    c718:	00000000 01010101 00010101 01010000     ................
    c728:	01010001 01000000 00000100 00010001     ................

0000c738 <whitening_index>:
    c738:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    c748:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    c758:	5a541b28 662f703f                       (.TZ?p/f

0000c760 <hop_interval_lut>:
    c760:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    c770:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    c780:	120c0916 00000024                       ....$...

0000c788 <whitening_word>:
    c788:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    c798:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    c7a8:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    c7b8:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    c7c8:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    c7d8:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    c7e8:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    c7f8:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    c808:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    c818:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    c828:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    c838:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    c848:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    c858:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    c868:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    c878:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    c888:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    c898:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    c8a8:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    c8b8:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    c8c8:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    c8d8:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    c8e8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    c8f8:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    c908:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    c918:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    c928:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    c938:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    c948:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    c958:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    c968:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    c978:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    c988:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    c998:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    c9a8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    c9b8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    c9c8:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    c9d8:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    c9e8:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    c9f8:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    ca08:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    ca18:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    ca28:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    ca38:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    ca48:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    ca58:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    ca68:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    ca78:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    ca88:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    ca98:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    caa8:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    cab8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    cac8:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    cad8:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    cae8:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    caf8:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    cb08:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    cb18:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    cb28:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    cb38:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    cb48:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    cb58:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    cb68:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    cb78:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    cb88:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    cb98:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    cba8:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    cbb8:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    cbc8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    cbd8:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    cbe8:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    cbf8:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    cc08:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    cc18:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    cc28:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    cc38:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    cc48:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    cc58:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    cc68:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    cc78:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    cc88:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    cc98:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    cca8:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    ccb8:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    ccc8:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    ccd8:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    cce8:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    ccf8:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    cd08:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    cd18:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    cd28:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    cd38:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    cd48:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    cd58:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    cd68:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    cd78:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    cd88:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    cd98:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    cda8:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    cdb8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    cdc8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    cdd8:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    cde8:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    cdf8:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    ce08:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    ce18:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    ce28:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    ce38:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    ce48:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    ce58:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    ce68:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    ce78:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    ce88:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    ce98:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    cea8:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    ceb8:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    cec8:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    ced8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    cee8:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    cef8:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000cf08 <compile_info>:
    cf08:	72656275 746f6f74 30322068 312d3531     ubertooth 2015-1
    cf18:	31522d30 6f722820 7740746f 69706965     0-R1 (root@weipi
    cf28:	2029676e 20657554 20766f4e 32203531     ng) Tue Nov 15 2
    cf38:	31353a30 2031333a 2054534b 36313032     0:51:31 KST 2016
    cf48:	00000000 35313032 2d30312d 00003152     ....2015-10-R1..
    cf58:	00000001 00000001 00000001 00000001     ................
    cf68:	ffff0900 ffffffff ff050102 0000ffff     ................
    cf78:	0985096c 0000099e 03010200 03000100     l...............
    cf88:	01020001 00000100 04020301 04020304     ................
    cf98:	03040304 00000203                       ........

0000cfa0 <abDescriptors>:
    cfa0:	02000112 400000ff 60021d50 02010101     .......@P..`....
    cfb0:	02090103 01010020 096e8000 02000004     .... .....n.....
    cfc0:	000000ff 02820507 07000040 40020505     ........@......@
    cfd0:	03040000 035c0409 00740068 00700074     ......\.h.t.t.p.
    cfe0:	002f003a 0067002f 00740069 00750068     :././.g.i.t.h.u.
    cff0:	002e0062 006f0063 002f006d 00720067     b...c.o.m./.g.r.
    d000:	00610065 00730074 006f0063 00740074     e.a.t.s.c.o.t.t.
    d010:	00610067 00670064 00740065 002f0073     g.a.d.g.e.t.s./.
    d020:	00620075 00720065 006f0074 0074006f     u.b.e.r.t.o.o.t.
    d030:	031e0068 006c0062 00650075 006f0074     h...b.l.u.e.t.o.
    d040:	0074006f 005f0068 00780072 00780074     o.t.h._.r.x.t.x.
    d050:	00300312 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    d060:	00000031 6361387b 38613734 63632d38     1...{8ac47a88-cc
    d070:	342d3632 2d396161 62373838 6332342d     26-4aa9-887b-42c
    d080:	66633861 36613730 00007d33 00009fe1     a8cf07a63}......
    d090:	0000a015 0000a02d 0000a115 00009fcd     ....-...........
    d0a0:	00009fcd 00009fcd 0000a179 0000a015     ........y.......
    d0b0:	0000a191 00009fcd 00009fcd 00009fcd     ................
    d0c0:	00009fe1 0000a015 0000a265 0000a425     ........e...%...
    d0d0:	0000a2e5 0000a3a9                       ........

0000d0d8 <abExtendedOsFeatureDescriptor>:
    d0d8:	00000028 00040100 00000001 00000000     (...............
    d0e8:	49570100 4253554e 00000000 00000000     ..WINUSB........
    d0f8:	00000000 00000000                       ........

0000d100 <_init>:
    d100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d102:	bf00      	nop
    d104:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d106:	bc08      	pop	{r3}
    d108:	469e      	mov	lr, r3
    d10a:	4770      	bx	lr

0000d10c <__init_array_start>:
    d10c:	00004215 	.word	0x00004215

0000d110 <__frame_dummy_init_array_entry>:
    d110:	000040f1                                .@..

0000d114 <_fini>:
    d114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d116:	bf00      	nop
    d118:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d11a:	bc08      	pop	{r3}
    d11c:	469e      	mov	lr, r3
    d11e:	4770      	bx	lr

0000d120 <__fini_array_start>:
    d120:	000040cd 	.word	0x000040cd

0000d124 <__fini_array_end>:
    d124:	00000000 	.word	0x00000000
