Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  7 21:24:05 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               31          
TIMING-16  Warning           Large setup violation                                      71          
TIMING-20  Warning           Non-clocked latch                                          17          
XDCB-5     Warning           Runtime inefficient way to find pin objects                1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (239)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (239)
--------------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.475    -1362.200                     71                 1846        0.059        0.000                      0                 1846       -0.808       -3.370                       9                  1158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
ext_clk                               {0.000 41.666}       83.333          12.000          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1       -2.020       -2.020                      1                  940        0.122        0.000                      0                  940        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
ext_clk                                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0          -22.513    -1143.316                     54                  864        0.102        0.000                      0                  864        4.500        0.000                       0                   346  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_blockdesign_clk_wiz_0      clk_hdmi_blockdesign_clk_wiz_0_0_1      -36.475     -216.864                     16                   16        0.164        0.000                      0                   16  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              0.745        0.000                      0                   38        0.059        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.020ns,  Total Violation       -2.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.020ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.432ns (39.659%)  route 5.222ns (60.341%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 8.507 - 6.734 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.961     1.961    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X94Y123        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y123        FDRE (Prop_fdre_C_Q)         0.518     2.479 r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/Q
                         net (fo=15, routed)          1.250     3.729    blockdesign_i/paint_centerline_0/U0/pxl_y_i[4]
    SLICE_X99Y129        LUT3 (Prop_lut3_I1_O)        0.124     3.853 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.275     4.128    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_11_n_0
    SLICE_X99Y129        LUT5 (Prop_lut5_I1_O)        0.124     4.252 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_3/O
                         net (fo=2, routed)           1.116     5.368    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_3_n_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.492 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.492    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_7_n_0
    SLICE_X98Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.135 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.595     6.730    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_4
    SLICE_X97Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     7.284 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.719     8.003    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_7
    SLICE_X97Y126        LUT2 (Prop_lut2_I1_O)        0.299     8.302 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.302    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X97Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.703 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.703    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_n_0
    SLICE_X97Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.925 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[0]
                         net (fo=1, routed)           0.658     9.583    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_7
    SLICE_X96Y127        LUT6 (Prop_lut6_I3_O)        0.299     9.882 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.608    10.491    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X100Y128       LUT4 (Prop_lut4_I3_O)        0.124    10.615 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    10.615    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y128       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.773     8.507    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X100Y128       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.639    
                         clock uncertainty           -0.121     8.518    
    SLICE_X100Y128       FDRE (Setup_fdre_C_D)        0.077     8.595    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                 -2.020    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.664ns (27.571%)  route 4.371ns (72.429%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 8.519 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.053     2.053    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X108Y136       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y136       FDRE (Prop_fdre_C_Q)         0.518     2.571 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           1.064     3.635    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_x_i[2]
    SLICE_X108Y136       LUT4 (Prop_lut4_I0_O)        0.124     3.759 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.759    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X108Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.292 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.292    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_n_0
    SLICE_X108Y137       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.449 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           3.308     7.756    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry__0_n_2
    SLICE_X105Y141       LUT6 (Prop_lut6_I3_O)        0.332     8.088 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.088    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785     8.519    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X105Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.651    
                         clock uncertainty           -0.121     8.530    
    SLICE_X105Y141       FDRE (Setup_fdre_C_D)        0.029     8.559    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.584ns (26.942%)  route 4.295ns (73.058%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.967     1.967    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X104Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y129       FDRE (Prop_fdre_C_Q)         0.518     2.485 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[7]/Q
                         net (fo=5, routed)           1.613     4.098    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_i[7]
    SLICE_X105Y124       LUT2 (Prop_lut2_I0_O)        0.124     4.222 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.222    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__0_i_1_n_0
    SLICE_X105Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.623 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.632    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__0_n_0
    SLICE_X105Y125       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.860 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__1/CO[2]
                         net (fo=1, routed)           2.673     7.533    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/_carry__1_n_1
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.313     7.846 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.846    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779     8.513    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.645    
                         clock uncertainty           -0.121     8.524    
    SLICE_X100Y134       FDRE (Setup_fdre_C_D)        0.079     8.603    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.400ns (24.160%)  route 4.395ns (75.840%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 8.519 - 6.734 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.978     1.978    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X105Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.456     2.434 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[10]/Q
                         net (fo=5, routed)           1.231     3.665    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_i[10]
    SLICE_X106Y138       LUT2 (Prop_lut2_I1_O)        0.124     3.789 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.789    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_3_n_0
    SLICE_X106Y138       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.280 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           3.164     7.444    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_n_2
    SLICE_X104Y141       LUT6 (Prop_lut6_I3_O)        0.329     7.773 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.773    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785     8.519    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.169     8.688    
                         clock uncertainty           -0.121     8.567    
    SLICE_X104Y141       FDRE (Setup_fdre_C_D)        0.077     8.644    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.526ns (27.680%)  route 3.987ns (72.320%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 8.517 - 6.734 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.050     2.050    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X108Y133       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDRE (Prop_fdre_C_Q)         0.518     2.568 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[4]/Q
                         net (fo=5, routed)           1.196     3.764    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_x_i[4]
    SLICE_X105Y134       LUT3 (Prop_lut3_I0_O)        0.124     3.888 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_i_6/O
                         net (fo=1, routed)           0.000     3.888    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_i_6_n_0
    SLICE_X105Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.286 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.286    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_n_0
    SLICE_X105Y135       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.443 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.791     7.234    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry__0_n_2
    SLICE_X101Y139       LUT6 (Prop_lut6_I3_O)        0.329     7.563 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.563    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783     8.517    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X101Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.649    
                         clock uncertainty           -0.121     8.528    
    SLICE_X101Y139       FDRE (Setup_fdre_C_D)        0.029     8.557    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.557    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.678ns (29.741%)  route 3.964ns (70.259%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 8.517 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.979     1.979    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X98Y141        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y141        FDRE (Prop_fdre_C_Q)         0.518     2.497 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[2]/Q
                         net (fo=5, routed)           0.967     3.464    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_i[2]
    SLICE_X97Y143        LUT3 (Prop_lut3_I0_O)        0.124     3.588 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.588    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_7_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.138 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.138    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_n_0
    SLICE_X97Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.295 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           2.997     7.292    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0_n_2
    SLICE_X100Y140       LUT6 (Prop_lut6_I1_O)        0.329     7.621 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.621    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783     8.517    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.170     8.687    
                         clock uncertainty           -0.121     8.566    
    SLICE_X100Y140       FDRE (Setup_fdre_C_D)        0.077     8.643    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.582ns (28.376%)  route 3.993ns (71.624%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.968     1.968    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X101Y130       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y130       FDRE (Prop_fdre_C_Q)         0.456     2.424 f  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[0]/Q
                         net (fo=5, routed)           1.287     3.711    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_x_i[0]
    SLICE_X102Y126       LUT3 (Prop_lut3_I0_O)        0.124     3.835 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_i_8/O
                         net (fo=1, routed)           0.000     3.835    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_i_8_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.348 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.505 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.706     7.211    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.332     7.543 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.543    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779     8.513    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.170     8.683    
                         clock uncertainty           -0.121     8.562    
    SLICE_X100Y134       FDRE (Setup_fdre_C_D)        0.077     8.639    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.831ns (34.095%)  route 3.539ns (65.905%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 8.514 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.518     2.558 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[1]/Q
                         net (fo=5, routed)           0.997     3.555    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_i[1]
    SLICE_X108Y128       LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry_i_3/O
                         net (fo=1, routed)           0.000     3.679    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry_i_3_n_0
    SLICE_X108Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.212 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.212    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry_n_0
    SLICE_X108Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.329 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.329    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry__0_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.558 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry__1/CO[2]
                         net (fo=1, routed)           2.543     7.100    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/_carry__1_n_1
    SLICE_X101Y135       LUT6 (Prop_lut6_I4_O)        0.310     7.410 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.410    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.780     8.514    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X101Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.646    
                         clock uncertainty           -0.121     8.525    
    SLICE_X101Y135       FDRE (Setup_fdre_C_D)        0.029     8.554    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.636ns (30.050%)  route 3.808ns (69.950%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 8.514 - 6.734 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.962     1.962    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X105Y126       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.456     2.418 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           1.186     3.604    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_i[3]
    SLICE_X109Y126       LUT2 (Prop_lut2_I0_O)        0.124     3.728 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.728    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry_i_1_n_0
    SLICE_X109Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.129 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.129    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry_n_0
    SLICE_X109Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.243 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.243    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__0_n_0
    SLICE_X109Y128       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.471 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__1/CO[2]
                         net (fo=1, routed)           2.623     7.093    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__1_n_1
    SLICE_X100Y135       LUT6 (Prop_lut6_I4_O)        0.313     7.406 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.406    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.780     8.514    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X100Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.646    
                         clock uncertainty           -0.121     8.525    
    SLICE_X100Y135       FDRE (Setup_fdre_C_D)        0.077     8.602    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.616ns (30.045%)  route 3.763ns (69.955%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.593 - 6.734 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.054     2.054    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X109Y137       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDRE (Prop_fdre_C_Q)         0.456     2.510 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[3]/Q
                         net (fo=4, routed)           1.042     3.552    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_x_i[3]
    SLICE_X111Y136       LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.676    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X111Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.226 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X111Y137       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.383 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.721     7.104    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X109Y141       LUT6 (Prop_lut6_I3_O)        0.329     7.433 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.433    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.859     8.593    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.173     8.766    
                         clock uncertainty           -0.121     8.645    
    SLICE_X109Y141       FDRE (Setup_fdre_C_D)        0.029     8.674    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.716    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.714     0.714    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.141     0.855 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.911    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.988     0.988    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X113Y117       FDPE (Hold_fdpe_C_D)         0.075     0.789    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164     0.805 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.860    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060     0.701    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/pixel_counter_0/U0/vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.666     0.666    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X84Y140        FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/Q
                         net (fo=1, routed)           0.116     0.923    blockdesign_i/pixel_counter_0/U0/vsync_i
    SLICE_X86Y140        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.940     0.940    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X86Y140        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vsync_o_reg/C
                         clock pessimism             -0.238     0.702    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.060     0.762    blockdesign_i/pixel_counter_0/U0/vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.928%)  route 0.136ns (49.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.691     0.691    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X97Y144        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[10]/Q
                         net (fo=5, routed)           0.136     0.968    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_i[10]
    SLICE_X99Y145        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X99Y145        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[10]/C
                         clock pessimism             -0.238     0.728    
    SLICE_X99Y145        FDRE (Hold_fdre_C_D)         0.070     0.798    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_enable_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.707     0.707    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X108Y123       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_enable_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164     0.871 r  blockdesign_i/video_buffer_0/U0/Vdata_enable_o_reg/Q
                         net (fo=1, routed)           0.117     0.988    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X111Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.238     0.742    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.075     0.817    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.684     0.684    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X103Y130       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDRE (Prop_fdre_C_Q)         0.141     0.825 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[9]/Q
                         net (fo=5, routed)           0.136     0.962    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_i[9]
    SLICE_X105Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X105Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[9]/C
                         clock pessimism             -0.238     0.718    
    SLICE_X105Y129       FDRE (Hold_fdre_C_D)         0.072     0.790    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.767%)  route 0.137ns (49.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.683     0.683    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X103Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y129       FDRE (Prop_fdre_C_Q)         0.141     0.824 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_x_o_reg[8]/Q
                         net (fo=5, routed)           0.137     0.961    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_i[8]
    SLICE_X105Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X105Y129       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[8]/C
                         clock pessimism             -0.238     0.718    
    SLICE_X105Y129       FDRE (Hold_fdre_C_D)         0.070     0.788    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.963%)  route 0.141ns (50.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.691     0.691    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X97Y144        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[8]/Q
                         net (fo=5, routed)           0.141     0.973    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_i[8]
    SLICE_X99Y144        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X99Y144        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[8]/C
                         clock pessimism             -0.238     0.728    
    SLICE_X99Y144        FDRE (Hold_fdre_C_D)         0.072     0.800    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_paddle_l/U0/video_enable_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_r/U0/video_enable_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.686     0.686    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X90Y134        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/video_enable_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y134        FDRE (Prop_fdre_C_Q)         0.164     0.850 r  blockdesign_i/paint_paddle_l/U0/video_enable_o_reg/Q
                         net (fo=1, routed)           0.082     0.932    blockdesign_i/paint_paddle_r/U0/video_enable_i
    SLICE_X91Y134        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/video_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.958     0.958    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X91Y134        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/video_enable_o_reg/C
                         clock pessimism             -0.259     0.699    
    SLICE_X91Y134        FDRE (Hold_fdre_C_D)         0.057     0.756    blockdesign_i/paint_paddle_r/U0/video_enable_o_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X93Y132    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X90Y121    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X89Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y132    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y130    blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y132    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y132    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X90Y121    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X90Y121    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y132    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y132    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y132    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y132    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X90Y121    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X90Y121    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y129    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y132    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y132    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk
  To Clock:  ext_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ext_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :           54  Failing Endpoints,  Worst Slack      -22.513ns,  Total Violation    -1143.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.513ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.082ns  (logic 14.665ns (45.710%)  route 17.417ns (54.290%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 8.767 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.924    29.931    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X84Y107        LUT5 (Prop_lut5_I1_O)        0.355    30.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=4, routed)           0.958    31.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X95Y102        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.786     8.767    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y102        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/C
                         clock pessimism              0.477     9.244    
                         clock uncertainty           -0.243     9.001    
    SLICE_X95Y102        FDRE (Setup_fdre_C_D)       -0.269     8.732    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -31.245    
  -------------------------------------------------------------------
                         slack                                -22.513    

Slack (VIOLATED) :        -22.335ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.904ns  (logic 14.665ns (45.966%)  route 17.239ns (54.034%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.924    29.931    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X84Y107        LUT5 (Prop_lut5_I1_O)        0.355    30.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=4, routed)           0.780    31.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X93Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.783     8.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_1/C
                         clock pessimism              0.477     9.241    
                         clock uncertainty           -0.243     8.998    
    SLICE_X93Y104        FDRE (Setup_fdre_C_D)       -0.266     8.732    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -31.067    
  -------------------------------------------------------------------
                         slack                                -22.335    

Slack (VIOLATED) :        -22.293ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.803ns  (logic 14.665ns (46.112%)  route 17.138ns (53.888%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.924    29.931    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X84Y107        LUT5 (Prop_lut5_I1_O)        0.355    30.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=4, routed)           0.679    30.965    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X85Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.723     8.704    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X85Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_2/C
                         clock pessimism              0.477     9.181    
                         clock uncertainty           -0.243     8.938    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)       -0.266     8.672    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                         -30.965    
  -------------------------------------------------------------------
                         slack                                -22.293    

Slack (VIOLATED) :        -22.160ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.647ns  (logic 14.665ns (46.339%)  route 16.982ns (53.661%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.924    29.931    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X84Y107        LUT5 (Prop_lut5_I1_O)        0.355    30.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=4, routed)           0.523    30.809    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X85Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.723     8.704    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X85Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/C
                         clock pessimism              0.477     9.181    
                         clock uncertainty           -0.243     8.938    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)       -0.289     8.649    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                         -30.809    
  -------------------------------------------------------------------
                         slack                                -22.160    

Slack (VIOLATED) :        -22.106ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.886ns  (logic 14.639ns (45.910%)  route 17.247ns (54.090%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.050    30.057    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.329    30.386 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=4, routed)           0.662    31.048    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X95Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.785     8.766    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_1/C
                         clock pessimism              0.477     9.243    
                         clock uncertainty           -0.243     9.000    
    SLICE_X95Y106        FDRE (Setup_fdre_C_D)       -0.058     8.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -31.048    
  -------------------------------------------------------------------
                         slack                                -22.106    

Slack (VIOLATED) :        -22.093ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.884ns  (logic 14.639ns (45.913%)  route 17.245ns (54.087%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.050    30.057    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.329    30.386 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=4, routed)           0.660    31.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.783     8.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/C
                         clock pessimism              0.477     9.241    
                         clock uncertainty           -0.243     8.998    
    SLICE_X92Y104        FDRE (Setup_fdre_C_D)       -0.045     8.953    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -31.046    
  -------------------------------------------------------------------
                         slack                                -22.093    

Slack (VIOLATED) :        -21.985ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.740ns  (logic 14.639ns (46.122%)  route 17.101ns (53.878%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.050    30.057    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.329    30.386 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=4, routed)           0.516    30.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.783     8.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/C
                         clock pessimism              0.477     9.241    
                         clock uncertainty           -0.243     8.998    
    SLICE_X93Y106        FDRE (Setup_fdre_C_D)       -0.081     8.917    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                         -30.902    
  -------------------------------------------------------------------
                         slack                                -21.985    

Slack (VIOLATED) :        -21.958ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.726ns  (logic 14.639ns (46.142%)  route 17.087ns (53.858%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.050    30.057    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.329    30.386 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=4, routed)           0.502    30.889    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.783     8.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_2/C
                         clock pessimism              0.477     9.241    
                         clock uncertainty           -0.243     8.998    
    SLICE_X93Y106        FDRE (Setup_fdre_C_D)       -0.067     8.931    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica_2
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -30.889    
  -------------------------------------------------------------------
                         slack                                -21.958    

Slack (VIOLATED) :        -21.946ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.737ns  (logic 14.639ns (46.126%)  route 17.098ns (53.874%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.957    29.965    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X92Y104        LUT5 (Prop_lut5_I1_O)        0.329    30.294 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[0]_i_1/O
                         net (fo=2, routed)           0.605    30.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[0]
    SLICE_X92Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.783     8.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/C
                         clock pessimism              0.477     9.241    
                         clock uncertainty           -0.243     8.998    
    SLICE_X92Y103        FDRE (Setup_fdre_C_D)       -0.045     8.953    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -30.899    
  -------------------------------------------------------------------
                         slack                                -21.946    

Slack (VIOLATED) :        -21.840ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.619ns  (logic 14.639ns (46.298%)  route 16.980ns (53.702%))
  Logic Levels:           51  (CARRY4=33 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.719    -0.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]/Q
                         net (fo=30, routed)          0.997     0.615    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[5]
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.149     0.764 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419/O
                         net (fo=4, routed)           0.717     1.481    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_419_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     2.215 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.215    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.329    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.443    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384/O[2]
                         net (fo=2, routed)           1.051     3.962    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_384_n_5
    SLICE_X84Y91         LUT3 (Prop_lut3_I2_O)        0.331     4.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310/O
                         net (fo=2, routed)           0.811     5.104    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_310_n_0
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.327     5.431 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314/O
                         net (fo=1, routed)           0.000     5.431    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_314_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.832 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[0]
                         net (fo=3, routed)           0.751     6.806    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_7
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.299     7.105 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218/O
                         net (fo=2, routed)           0.502     7.608    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_218_n_0
    SLICE_X86Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.732 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149/O
                         net (fo=2, routed)           0.644     8.376    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_149_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153/O
                         net (fo=1, routed)           0.000     8.500    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_153_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.901 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     8.901    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.015    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.129    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.243 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.243    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.820    10.396    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_6
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.699 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    10.699    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_249_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.249    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.363 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.363    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.697 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.579    12.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X80Y94         LUT4 (Prop_lut4_I2_O)        0.303    12.580 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    12.580    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X80Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.130 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.130    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.401 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.971    14.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    14.745 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.121    15.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.990 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333/O
                         net (fo=2, routed)           0.725    16.714    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_333_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337/O
                         net (fo=1, routed)           0.000    16.838    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_337_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.236    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_236_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    17.350    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_170_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.464    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_113_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.578 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.578    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_112_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.692 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.693    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_92_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.027 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38/O[1]
                         net (fo=2, routed)           1.019    19.046    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_38_n_6
    SLICE_X82Y96         LUT3 (Prop_lut3_I1_O)        0.327    19.373 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16/O
                         net (fo=2, routed)           0.454    19.826    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_16_n_0
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.328    20.154 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20/O
                         net (fo=1, routed)           0.000    20.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_20_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.687 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.687    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.010 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.129    22.139    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.332    22.471 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.490    22.961    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.328    23.289 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.289    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.939 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.939    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.262 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.688    24.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_6
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.306    25.256 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.764    26.020    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.527 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    26.527    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.861 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.367    27.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6
    SLICE_X84Y108        LUT6 (Prop_lut6_I0_O)        0.303    27.531 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.935    28.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.851 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.851    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.008 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.957    29.965    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X92Y104        LUT5 (Prop_lut5_I1_O)        0.329    30.294 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[0]_i_1/O
                         net (fo=2, routed)           0.488    30.782    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[0]
    SLICE_X95Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.785     8.766    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica/C
                         clock pessimism              0.477     9.243    
                         clock uncertainty           -0.243     9.000    
    SLICE_X95Y104        FDRE (Setup_fdre_C_D)       -0.058     8.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -30.782    
  -------------------------------------------------------------------
                         slack                                -21.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.090 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.079 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.637    -0.487    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.290    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[2]
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.412    blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.637    -0.487    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X110Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.281    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[0]
    SLICE_X110Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X110Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.075    -0.412    blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.054 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.054    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.054 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.054    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.560    -0.564    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y44         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  blockdesign_i/clk_divider_0/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.159    -0.264    blockdesign_i/clk_divider_0/U0/count_reg[5]
    SLICE_X46Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  blockdesign_i/clk_divider_0/U0/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.219    blockdesign_i/clk_divider_0/U0/clk_o_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X46Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/clk_o_reg/C
                         clock pessimism              0.255    -0.548    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.120    -0.428    blockdesign_i/clk_divider_0/U0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.579    -0.545    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X67Y88         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.228    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg_n_0_[0]
    SLICE_X66Y88         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.848    -0.782    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X66Y88         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[0]/C
                         clock pessimism              0.250    -0.532    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.059    -0.473    blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.637    -0.487    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.170    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[1]
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.070    -0.417    blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.637    -0.487    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.359 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[2]/Q
                         net (fo=11, routed)          0.113    -0.246    blockdesign_i/controllers/controller_ultrasoni_1/U0/state[2]
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.099    -0.147 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[2]
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091    -0.396    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -36.475ns,  Total Violation     -216.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.475ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        38.052ns  (logic 19.205ns (50.470%)  route 18.847ns (49.530%))
  Logic Levels:           51  (CARRY4=27 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        2.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 2001.770 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1999.413 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978  1999.413    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518  1999.931 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924  2000.855    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124  2000.979 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763  2001.742    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124  2001.866 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181  2003.047    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154  2003.201 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690  2003.891    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327  2004.218 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000  2004.218    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2004.619 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2004.619    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2004.733 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000  2004.733    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2005.067 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882  2005.949    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329  2006.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666  2006.944    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326  2007.270 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000  2007.270    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2007.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2007.820    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2007.934 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2007.934    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2008.268 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854  2009.122    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329  2009.451 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817  2010.268    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332  2010.600 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000  2010.600    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2011.132 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2011.132    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  2011.355 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951  2012.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328  2012.634 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679  2013.314    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331  2013.645 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000  2013.645    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2014.021 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2014.021    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2014.344 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412  2014.756    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299  2015.055 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555  2015.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332  2015.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000  2015.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2016.474 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2016.474    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.588 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2016.588    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.702 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2016.702    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.816 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730  2017.545    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124  2017.669 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940  2018.610    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124  2018.734 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590  2019.324    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124  2019.448 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673  2020.121    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656  2023.777 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814  2024.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124  2024.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2024.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2025.266 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2025.266    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2025.380 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2025.380    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2025.693 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733  2026.425    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306  2026.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000  2026.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2027.264 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000  2027.264    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2027.587 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016  2028.604    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334  2028.938 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859  2029.797    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326  2030.123 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000  2030.123    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2030.673 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000  2030.673    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2030.787 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2030.787    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2031.121 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730  2031.850    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303  2032.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2032.153    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2032.703 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.972  2033.676    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y115        LUT5 (Prop_lut5_I1_O)        0.124  2033.800 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.533  2034.333    blockdesign_i/paint_paddle_l/U0/rect_pos_y[0]
    SLICE_X90Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  2034.883 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2034.883    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X90Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2035.206 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.450  2035.656    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.306  2035.962 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000  2035.962    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2036.495 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2036.495    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2036.724 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.432  2037.156    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X90Y121        LUT6 (Prop_lut6_I2_O)        0.310  2037.466 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2037.466    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.770  2001.770    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.770    
                         clock uncertainty           -0.861  2000.909    
    SLICE_X90Y121        FDRE (Setup_fdre_C_D)        0.081  2000.990    blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.990    
                         arrival time                       -2037.465    
  -------------------------------------------------------------------
                         slack                                -36.475    

Slack (VIOLATED) :        -36.016ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        37.546ns  (logic 18.143ns (48.322%)  route 19.403ns (51.678%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=3 LUT3=5 LUT4=6 LUT5=4 LUT6=4)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 2001.774 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 1999.414 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.979  1999.414    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X96Y103        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y103        FDRE (Prop_fdre_C_Q)         0.518  1999.932 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[3]/Q
                         net (fo=12, routed)          0.735  2000.667    blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[3]
    SLICE_X95Y103        LUT5 (Prop_lut5_I1_O)        0.124  2000.791 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=8, routed)           0.689  2001.481    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y103        LUT5 (Prop_lut5_I1_O)        0.124  2001.605 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2/O
                         net (fo=23, routed)          0.675  2002.280    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I1_O)        0.124  2002.404 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1/O
                         net (fo=22, routed)          0.801  2003.205    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0
    SLICE_X101Y100       LUT3 (Prop_lut3_I0_O)        0.153  2003.358 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690  2004.048    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_1_n_0
    SLICE_X101Y100       LUT4 (Prop_lut4_I3_O)        0.327  2004.375 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000  2004.375    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2004.776 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2004.776    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2004.890 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000  2004.890    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2005.004 f  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=46, routed)          1.496  2006.500    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X101Y106       LUT3 (Prop_lut3_I2_O)        0.149  2006.649 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_4/O
                         net (fo=2, routed)           0.594  2007.243    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_4_n_0
    SLICE_X101Y107       LUT4 (Prop_lut4_I0_O)        0.332  2007.575 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_8/O
                         net (fo=1, routed)           0.000  2007.575    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_8_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2008.107 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2008.107    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2008.329 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/O[0]
                         net (fo=13, routed)          0.670  2008.999    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_7
    SLICE_X100Y107       LUT3 (Prop_lut3_I1_O)        0.328  2009.327 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry_i_1/O
                         net (fo=2, routed)           0.708  2010.035    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry_i_1_n_0
    SLICE_X100Y107       LUT4 (Prop_lut4_I3_O)        0.331  2010.366 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry_i_4/O
                         net (fo=1, routed)           0.000  2010.366    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry_i_4_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2010.742 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry/CO[3]
                         net (fo=1, routed)           0.000  2010.742    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry_n_0
    SLICE_X100Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2011.065 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0/O[1]
                         net (fo=3, routed)           0.557  2011.622    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_n_6
    SLICE_X99Y107        LUT3 (Prop_lut3_I1_O)        0.299  2011.921 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_4/O
                         net (fo=2, routed)           0.766  2012.687    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_4_n_0
    SLICE_X99Y108        LUT4 (Prop_lut4_I3_O)        0.332  2013.019 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_8/O
                         net (fo=1, routed)           0.000  2013.019    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_8_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2013.551 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2013.551    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2013.885 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.749  2014.634    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_n_6
    SLICE_X96Y106        LUT2 (Prop_lut2_I0_O)        0.298  2014.932 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.673  2015.605    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0
    SLICE_X96Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781  2016.386 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2016.386    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2016.503 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2016.503    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__3_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2016.620 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2016.620    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__4_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2016.737 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.867  2017.604    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X98Y111        LUT6 (Prop_lut6_I3_O)        0.124  2017.728 f  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_10/O
                         net (fo=5, routed)           0.629  2018.356    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_10_n_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I5_O)        0.124  2018.480 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.690  2019.170    blockdesign_i/controllers/controller_interconn_0/U0/data[3]_INST_0_i_1_n_0_alias
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.124  2019.294 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.749  2020.043    blockdesign_i/position_paddles_0/U0/controller_value_r[3]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_B[3]_P[9])
                                                      3.656  2023.699 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.797  2024.496    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X96Y111        LUT2 (Prop_lut2_I0_O)        0.124  2024.620 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2024.620    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2025.153 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2025.153    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X96Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2025.270 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2025.270    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X96Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  2025.584 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.917  2026.501    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.307  2026.808 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124/O
                         net (fo=1, routed)           0.000  2026.808    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2027.341 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000  2027.341    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2027.458 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63/CO[3]
                         net (fo=1, routed)           0.000  2027.458    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63_n_0
    SLICE_X98Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2027.781 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40/O[1]
                         net (fo=2, routed)           0.793  2028.574    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40_n_6
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.331  2028.905 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_17/O
                         net (fo=2, routed)           0.810  2029.715    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_17_n_0
    SLICE_X95Y119        LUT4 (Prop_lut4_I3_O)        0.332  2030.047 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_21/O
                         net (fo=1, routed)           0.000  2030.047    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_21_n_0
    SLICE_X95Y119        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547  2030.594 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.913  2031.508    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_5
    SLICE_X99Y118        LUT4 (Prop_lut4_I1_O)        0.302  2031.810 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000  2031.810    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_10_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2032.211 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.716  2032.927    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X96Y117        LUT5 (Prop_lut5_I1_O)        0.124  2033.051 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.666  2033.717    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X101Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  2034.373 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2034.373    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2034.686 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.617  2035.303    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X100Y119       LUT2 (Prop_lut2_I1_O)        0.306  2035.609 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000  2035.609    blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1_n_0
    SLICE_X100Y119       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2035.985 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2035.985    blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0
    SLICE_X100Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2036.214 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.436  2036.650    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X97Y120        LUT6 (Prop_lut6_I2_O)        0.310  2036.960 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2036.960    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.774  2001.774    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.774    
                         clock uncertainty           -0.861  2000.913    
    SLICE_X97Y120        FDRE (Setup_fdre_C_D)        0.031  2000.944    blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.944    
                         arrival time                       -2036.960    
  -------------------------------------------------------------------
                         slack                                -36.016    

Slack (VIOLATED) :        -12.043ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        13.627ns  (logic 4.118ns (30.220%)  route 9.509ns (69.780%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 2001.780 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1999.413 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978  1999.413    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.518  1999.931 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          3.167  2003.098    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_y[2]
    SLICE_X93Y135        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438  2003.536 f  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          1.923  2005.458    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[3]
    SLICE_X93Y138        LUT1 (Prop_lut1_I0_O)        0.306  2005.764 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry_i_1/O
                         net (fo=1, routed)           0.000  2005.764    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry_i_1_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2006.165 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  2006.165    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2006.499 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/O[1]
                         net (fo=4, routed)           1.799  2008.298    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/rect_pos_y[5]
    SLICE_X96Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881  2009.179 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__0/O[2]
                         net (fo=1, routed)           1.417  2010.597    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__0_n_5
    SLICE_X97Y139        LUT2 (Prop_lut2_I1_O)        0.301  2010.898 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__0_i_2/O
                         net (fo=1, routed)           0.000  2010.898    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__0_i_2_n_0
    SLICE_X97Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2011.296 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2011.296    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__0_n_0
    SLICE_X97Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228  2011.524 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.203  2012.727    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X100Y136       LUT6 (Prop_lut6_I2_O)        0.313  2013.040 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2013.040    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y136       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.780  2001.780    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X100Y136       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.780    
                         clock uncertainty           -0.861  2000.919    
    SLICE_X100Y136       FDRE (Setup_fdre_C_D)        0.077  2000.996    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.996    
                         arrival time                       -2013.040    
  -------------------------------------------------------------------
                         slack                                -12.043    

Slack (VIOLATED) :        -12.039ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        13.624ns  (logic 3.804ns (27.922%)  route 9.820ns (72.078%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 2001.779 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1999.413 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978  1999.413    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.518  1999.931 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          3.167  2003.098    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_y[2]
    SLICE_X93Y135        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438  2003.536 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          2.718  2006.254    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[3]
    SLICE_X88Y133        LUT2 (Prop_lut2_I1_O)        0.306  2006.560 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4/O
                         net (fo=1, routed)           0.000  2006.560    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2006.961 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  2006.961    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2007.200 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/O[2]
                         net (fo=4, routed)           0.958  2008.158    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/rect_pos_y[6]
    SLICE_X87Y135        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654  2008.812 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           1.480  2010.292    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X89Y135        LUT2 (Prop_lut2_I1_O)        0.306  2010.598 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000  2010.598    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_i_1_n_0
    SLICE_X89Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2010.999 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2010.999    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_n_0
    SLICE_X89Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228  2011.227 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.497  2012.724    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X100Y134       LUT6 (Prop_lut6_I2_O)        0.313  2013.037 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2013.037    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779  2001.779    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.779    
                         clock uncertainty           -0.861  2000.918    
    SLICE_X100Y134       FDRE (Setup_fdre_C_D)        0.079  2000.997    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.997    
                         arrival time                       -2013.037    
  -------------------------------------------------------------------
                         slack                                -12.039    

Slack (VIOLATED) :        -12.003ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        13.512ns  (logic 3.603ns (26.665%)  route 9.909ns (73.335%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 2001.783 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 1999.490 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         2.055  1999.490    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X110Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456  1999.946 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/Q
                         net (fo=23, routed)          4.051  2003.997    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X104Y135       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657  2004.654 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  2004.654    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X104Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2004.977 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[1]
                         net (fo=8, routed)           2.663  2007.640    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/rect_pos_x[5]
    SLICE_X99Y136        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946  2008.586 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__0/O[3]
                         net (fo=1, routed)           1.632  2010.218    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__0_n_4
    SLICE_X98Y138        LUT2 (Prop_lut2_I1_O)        0.306  2010.524 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__0_i_1/O
                         net (fo=1, routed)           0.000  2010.524    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__0_i_1_n_0
    SLICE_X98Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2010.900 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2010.900    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__0_n_0
    SLICE_X98Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2011.129 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.563  2012.692    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X100Y140       LUT6 (Prop_lut6_I4_O)        0.310  2013.002 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2013.002    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783  2001.783    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.783    
                         clock uncertainty           -0.861  2000.922    
    SLICE_X100Y140       FDRE (Setup_fdre_C_D)        0.077  2000.999    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.000    
                         arrival time                       -2013.002    
  -------------------------------------------------------------------
                         slack                                -12.003    

Slack (VIOLATED) :        -11.486ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.997ns  (logic 3.585ns (27.584%)  route 9.412ns (72.416%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 2001.784 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 1999.490 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         2.055  1999.490    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X110Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456  1999.946 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/Q
                         net (fo=23, routed)          4.051  2003.997    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X104Y135       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702  2004.699 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry/O[2]
                         net (fo=8, routed)           2.446  2007.145    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/rect_pos_x[2]
    SLICE_X103Y137       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699  2007.844 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2007.844    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry_n_0
    SLICE_X103Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2008.178 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__0/O[1]
                         net (fo=1, routed)           1.609  2009.787    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__0_n_6
    SLICE_X105Y139       LUT2 (Prop_lut2_I1_O)        0.303  2010.090 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_i_3/O
                         net (fo=1, routed)           0.000  2010.090    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_i_3_n_0
    SLICE_X105Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2010.640 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2010.640    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_n_0
    SLICE_X105Y140       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228  2010.868 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.306  2012.174    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X102Y140       LUT6 (Prop_lut6_I4_O)        0.313  2012.487 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2012.487    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.784  2001.784    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X102Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.784    
                         clock uncertainty           -0.861  2000.923    
    SLICE_X102Y140       FDRE (Setup_fdre_C_D)        0.077  2001.000    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.000    
                         arrival time                       -2012.487    
  -------------------------------------------------------------------
                         slack                                -11.486    

Slack (VIOLATED) :        -11.216ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.831ns  (logic 3.305ns (25.758%)  route 9.526ns (74.242%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 2001.859 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1999.413 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978  1999.413    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.518  1999.931 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/Q
                         net (fo=28, routed)          2.252  2002.183    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_y[4]
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.124  2002.307 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000  2002.307    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0_i_4_n_0
    SLICE_X97Y145        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  2002.554 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0/O[0]
                         net (fo=11, routed)          2.805  2005.359    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]
    SLICE_X105Y143       LUT1 (Prop_lut1_I0_O)        0.299  2005.658 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0_i_4/O
                         net (fo=1, routed)           0.000  2005.658    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0_i_4_n_0
    SLICE_X105Y143       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  2005.905 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/O[0]
                         net (fo=4, routed)           1.693  2007.598    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/rect_pos_y[4]
    SLICE_X109Y143       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701  2008.299 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2008.299    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X109Y144       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2008.538 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__1/O[2]
                         net (fo=1, routed)           1.494  2010.033    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__1_n_5
    SLICE_X108Y145       LUT2 (Prop_lut2_I1_O)        0.302  2010.335 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_i_1/O
                         net (fo=1, routed)           0.000  2010.335    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_i_1_n_0
    SLICE_X108Y145       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318  2010.653 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.281  2011.934    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X109Y141       LUT6 (Prop_lut6_I2_O)        0.310  2012.244 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2012.244    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.859  2001.859    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.859    
                         clock uncertainty           -0.861  2000.998    
    SLICE_X109Y141       FDRE (Setup_fdre_C_D)        0.029  2001.027    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.027    
                         arrival time                       -2012.244    
  -------------------------------------------------------------------
                         slack                                -11.216    

Slack (VIOLATED) :        -10.651ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.239ns  (logic 3.738ns (30.542%)  route 8.501ns (69.458%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 2001.785 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1999.413 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978  1999.413    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.518  1999.931 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/Q
                         net (fo=28, routed)          2.477  2002.409    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_y[4]
    SLICE_X97Y145        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556  2002.965 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0/O[2]
                         net (fo=13, routed)          1.732  2004.697    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[6]
    SLICE_X100Y146       LUT1 (Prop_lut1_I0_O)        0.302  2004.999 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_i_5/O
                         net (fo=1, routed)           0.000  2004.999    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_i_5_n_0
    SLICE_X100Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2005.375 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2005.375    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_n_0
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2005.594 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__1/O[0]
                         net (fo=4, routed)           1.616  2007.210    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/rect_pos_y[8]
    SLICE_X100Y144       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839  2008.049 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1/O[2]
                         net (fo=1, routed)           1.285  2009.334    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1_n_5
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.301  2009.635 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_1/O
                         net (fo=1, routed)           0.000  2009.635    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_1_n_0
    SLICE_X101Y144       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314  2009.949 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.390  2011.339    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X104Y141       LUT6 (Prop_lut6_I2_O)        0.313  2011.652 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.652    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785  2001.785    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.785    
                         clock uncertainty           -0.861  2000.924    
    SLICE_X104Y141       FDRE (Setup_fdre_C_D)        0.077  2001.001    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.001    
                         arrival time                       -2011.652    
  -------------------------------------------------------------------
                         slack                                -10.651    

Slack (VIOLATED) :        -10.518ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.113ns  (logic 3.569ns (29.464%)  route 8.544ns (70.536%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 2001.779 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1999.404 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.969  1999.404    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X103Y131       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDRE (Prop_fdre_C_Q)         0.456  1999.860 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          3.340  2003.200    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704  2003.904 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/O[2]
                         net (fo=8, routed)           2.313  2006.217    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/rect_pos_x[2]
    SLICE_X103Y127       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700  2006.917 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2006.917    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry_n_0
    SLICE_X103Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2007.251 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0/O[1]
                         net (fo=1, routed)           1.450  2008.701    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0_n_6
    SLICE_X102Y129       LUT2 (Prop_lut2_I1_O)        0.303  2009.004 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__0_i_3/O
                         net (fo=1, routed)           0.000  2009.004    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__0_i_3_n_0
    SLICE_X102Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2009.537 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2009.537    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__0_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2009.766 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.441  2011.207    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.310  2011.517 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.517    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779  2001.779    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.779    
                         clock uncertainty           -0.861  2000.918    
    SLICE_X100Y134       FDRE (Setup_fdre_C_D)        0.081  2000.999    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.000    
                         arrival time                       -2011.517    
  -------------------------------------------------------------------
                         slack                                -10.518    

Slack (VIOLATED) :        -10.307ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        11.900ns  (logic 3.531ns (29.671%)  route 8.369ns (70.328%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 2001.779 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1999.404 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.969  1999.404    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X103Y131       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDRE (Prop_fdre_C_Q)         0.456  1999.860 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          3.340  2003.200    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764  2003.964 f  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/O[3]
                         net (fo=8, routed)           2.414  2006.378    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/rect_pos_x[3]
    SLICE_X104Y130       LUT1 (Prop_lut1_I0_O)        0.306  2006.684 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry_i_1/O
                         net (fo=1, routed)           0.000  2006.684    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry_i_1_n_0
    SLICE_X104Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2007.060 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2007.060    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry_n_0
    SLICE_X104Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2007.177 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2007.177    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2007.500 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.401  2008.901    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X105Y133       LUT2 (Prop_lut2_I1_O)        0.306  2009.207 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2009.207    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_i_2_n_0
    SLICE_X105Y133       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2009.777 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.214  2010.991    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.313  2011.304 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.304    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779  2001.779    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.779    
                         clock uncertainty           -0.861  2000.918    
    SLICE_X100Y134       FDRE (Setup_fdre_C_D)        0.079  2000.997    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.997    
                         arrival time                       -2011.304    
  -------------------------------------------------------------------
                         slack                                -10.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.485ns (19.071%)  route 2.058ns (80.929%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.270 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          0.738     0.468    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/rect_pos_y[2]
    SLICE_X97Y143        LUT3 (Prop_lut3_I1_O)        0.043     0.511 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.511    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_3_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.630 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.630    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_n_0
    SLICE_X97Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.675 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.320     1.996    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0_n_2
    SLICE_X100Y140       LUT6 (Prop_lut6_I1_O)        0.114     2.110 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.110    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.965     0.965    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X100Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.861     1.826    
    SLICE_X100Y140       FDRE (Hold_fdre_C_D)         0.120     1.946    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.396ns (15.223%)  route 2.205ns (84.777%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.717    -0.407    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X107Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.266 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[10]/Q
                         net (fo=16, routed)          0.871     0.605    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/rect_pos_x[10]
    SLICE_X106Y138       LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.650    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_1_n_0
    SLICE_X106Y138       CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.746 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.335     2.081    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_n_2
    SLICE_X104Y141       LUT6 (Prop_lut6_I3_O)        0.114     2.195 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.195    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X104Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.966    
                         clock uncertainty            0.861     1.827    
    SLICE_X104Y141       FDRE (Hold_fdre_C_D)         0.120     1.947    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.254ns (9.763%)  route 2.348ns (90.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.270 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.847     1.578    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X105Y141       LUT4 (Prop_lut4_I1_O)        0.045     1.623 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e__0/O
                         net (fo=1, routed)           0.501     2.123    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/enable
    SLICE_X105Y141       LUT6 (Prop_lut6_I5_O)        0.045     2.168 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.168    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X105Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.966    
                         clock uncertainty            0.861     1.827    
    SLICE_X105Y141       FDRE (Hold_fdre_C_D)         0.091     1.918    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.462ns (17.282%)  route 2.211ns (82.718%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.716    -0.408    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X110Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.267 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[2]/Q
                         net (fo=23, routed)          1.075     0.809    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/rect_pos_x[2]
    SLICE_X111Y136       LUT4 (Prop_lut4_I1_O)        0.043     0.852 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_3/O
                         net (fo=1, routed)           0.000     0.852    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_3_n_0
    SLICE_X111Y136       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.971 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.971    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X111Y137       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.016 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.136     2.152    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X109Y141       LUT6 (Prop_lut6_I3_O)        0.114     2.266 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.266    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.992     0.992    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X109Y141       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.861     1.853    
    SLICE_X109Y141       FDRE (Hold_fdre_C_D)         0.091     1.944    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.254ns (9.401%)  route 2.448ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.196     0.926    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X102Y140       LUT4 (Prop_lut4_I0_O)        0.045     0.971 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_c__0/O
                         net (fo=1, routed)           1.252     2.223    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/enable
    SLICE_X102Y140       LUT6 (Prop_lut6_I5_O)        0.045     2.268 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.268    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.965     0.965    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X102Y140       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.861     1.826    
    SLICE_X102Y140       FDRE (Hold_fdre_C_D)         0.120     1.946    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.430ns (16.084%)  route 2.243ns (83.916%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.706    -0.418    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.277 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[5]/Q
                         net (fo=21, routed)          1.053     0.776    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/rect_pos_x[5]
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.044     0.820 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_i_2/O
                         net (fo=1, routed)           0.000     0.820    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_i_2_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.904 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.904    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.949 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.190     2.140    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_n_2
    SLICE_X101Y135       LUT6 (Prop_lut6_I3_O)        0.116     2.256 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.256    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X101Y135       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.861     1.822    
    SLICE_X101Y135       FDRE (Hold_fdre_C_D)         0.091     1.913    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.480ns (17.820%)  route 2.214ns (82.180%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.270 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          1.201     0.931    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/rect_pos_y[2]
    SLICE_X98Y142        LUT3 (Prop_lut3_I1_O)        0.044     0.975 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.975    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_i_3_n_0
    SLICE_X98Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.086 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_n_0
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.131 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.013     2.144    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry__0_n_2
    SLICE_X101Y139       LUT6 (Prop_lut6_I1_O)        0.116     2.260 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.260    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.964     0.964    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X101Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.861     1.825    
    SLICE_X101Y139       FDRE (Hold_fdre_C_D)         0.091     1.916    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.409ns (14.880%)  route 2.340ns (85.120%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.688    -0.436    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X103Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.295 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/Q
                         net (fo=23, routed)          1.281     0.986    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/rect_pos_x[8]
    SLICE_X105Y130       LUT4 (Prop_lut4_I1_O)        0.048     1.034 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.034    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0_i_2_n_0
    SLICE_X105Y130       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.140 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.059     2.199    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.114     2.313 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.313    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.960     0.960    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X100Y134       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.960    
                         clock uncertainty            0.861     1.821    
    SLICE_X100Y134       FDRE (Hold_fdre_C_D)         0.121     1.942    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.231ns (8.313%)  route 2.548ns (91.687%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.688    -0.436    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           1.078     0.783    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[3]
    SLICE_X100Y136       LUT4 (Prop_lut4_I1_O)        0.045     0.828 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g__0/O
                         net (fo=1, routed)           1.470     2.298    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/enable
    SLICE_X100Y136       LUT6 (Prop_lut6_I5_O)        0.045     2.343 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.343    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y136       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X100Y136       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.861     1.822    
    SLICE_X100Y136       FDRE (Hold_fdre_C_D)         0.120     1.942    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.468ns (16.797%)  route 2.318ns (83.203%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X96Y142        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.270 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/Q
                         net (fo=28, routed)          1.413     1.144    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/rect_pos_y[4]
    SLICE_X106Y145       LUT3 (Prop_lut3_I1_O)        0.051     1.195 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.195    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry_i_2_n_0
    SLICE_X106Y145       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.289 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.289    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry_n_0
    SLICE_X106Y146       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.334 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.905     2.239    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o2_carry__0_n_2
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.114     2.353 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.353    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y142       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.992     0.992    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X107Y142       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.861     1.853    
    SLICE_X107Y142       FDRE (Hold_fdre_C_D)         0.091     1.944    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 0.419ns (5.268%)  route 7.534ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.534    10.004    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.419ns (5.362%)  route 7.396ns (94.638%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.396     9.866    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.419ns (5.465%)  route 7.248ns (94.535%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.248     9.718    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 0.419ns (5.573%)  route 7.099ns (94.427%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.099     9.569    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 0.419ns (5.685%)  route 6.951ns (94.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.951     9.421    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.518ns (6.782%)  route 7.120ns (93.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.047     2.047    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.518     2.565 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.120     9.685    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.149    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.419ns (5.802%)  route 6.803ns (94.198%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.803     9.273    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.419ns (6.071%)  route 6.483ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.051     2.051    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419     2.470 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.483     8.953    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 0.478ns (6.749%)  route 6.605ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.478     2.524 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.605     9.129    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    10.976    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.518ns (7.233%)  route 6.643ns (92.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.048     2.048    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.643     9.209    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.149    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.367ns (8.284%)  route 4.063ns (91.716%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.367     2.213 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.063     6.276    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.276    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.367ns (8.277%)  route 4.067ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.367     2.218 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.067     6.285    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     6.220    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.367ns (8.268%)  route 4.072ns (91.732%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDSE (Prop_fdse_C_Q)         0.367     2.213 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.072     6.285    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.385ns (8.892%)  route 3.945ns (91.108%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.385     2.237 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.945     6.182    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.205     6.080    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.080    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.367ns (8.202%)  route 4.108ns (91.798%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.848     1.848    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.367     2.215 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.108     6.323    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.323    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.385ns (8.860%)  route 3.961ns (91.140%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.385     2.236 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.961     6.197    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.201     6.084    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.084    
                         arrival time                           6.197    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.418ns (9.313%)  route 4.070ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.418     2.270 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.070     6.341    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.222    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.385ns (8.805%)  route 3.988ns (91.195%))
  Logic Levels:           0  
  Clock Path Skew:        4.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.385     2.237 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.988     6.225    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     6.082    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.082    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.418ns (9.216%)  route 4.118ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418     2.264 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.118     6.382    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.164ns (7.060%)  route 2.159ns (92.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     0.876 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.159     3.035    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.522    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.316     2.838    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.857    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530     7.941    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148     0.506    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 0.124ns (3.175%)  route 3.782ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.255     3.255    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y117       LUT1 (Prop_lut1_I0_O)        0.124     3.379 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     3.906    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y117       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.855     1.855    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 0.124ns (3.175%)  route 3.782ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.255     3.255    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y117       LUT1 (Prop_lut1_I0_O)        0.124     3.379 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     3.906    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y117       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.855     1.855    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     1.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.045ns (2.892%)  route 1.511ns (97.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.339     1.339    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.556    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y117       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.988     0.988    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.045ns (2.892%)  route 1.511ns (97.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.339     1.339    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.556    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y117       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.988     0.988    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.326ns  (logic 13.235ns (39.714%)  route 20.091ns (60.286%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    31.470    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    31.802 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    32.615    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    32.739 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    33.326    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.326ns  (logic 13.235ns (39.714%)  route 20.091ns (60.286%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    31.470    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    31.802 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    32.615    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    32.739 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    33.326    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.326ns  (logic 13.235ns (39.714%)  route 20.091ns (60.286%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    31.470    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    31.802 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    32.615    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    32.739 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    33.326    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.326ns  (logic 13.235ns (39.714%)  route 20.091ns (60.286%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    31.470    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    31.802 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    32.615    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    32.739 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    33.326    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.232ns  (logic 13.235ns (39.827%)  route 19.997ns (60.173%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    30.642    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    30.974 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.134    33.108    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I2_O)        0.124    33.232 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    33.232    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X88Y126        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.881ns  (logic 13.235ns (40.252%)  route 19.646ns (59.748%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    30.642    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    30.974 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.783    32.757    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X100Y122       LUT6 (Prop_lut6_I3_O)        0.124    32.881 r  blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    32.881    blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X100Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.781ns  (logic 13.111ns (39.997%)  route 19.670ns (60.003%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.565    30.799    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.332    31.131 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.650    32.781    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X92Y130        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.597ns  (logic 13.235ns (40.603%)  route 19.361ns (59.397%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    30.642    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    30.974 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.498    32.473    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.124    32.597 r  blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    32.597    blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X101Y125       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.498ns  (logic 13.111ns (40.345%)  route 19.387ns (59.655%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.565    30.799    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.332    31.131 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.367    32.498    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X93Y129        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.447ns  (logic 13.235ns (40.791%)  route 19.212ns (59.209%))
  Logic Levels:           30  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=2 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    20.415    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    20.539 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    23.001    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    23.125    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.526 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.526    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.640 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.640    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.974 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    24.786    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.089 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    25.089    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.659 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    27.349    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    27.662 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    29.082    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    29.234 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    30.642    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    30.974 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.349    32.323    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X93Y124        LUT6 (Prop_lut6_I2_O)        0.124    32.447 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    32.447    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X93Y124        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.112     0.253    blockdesign_i/score_counter_0/U0/game_reset_s
    SLICE_X97Y137        FDRE                                         r  blockdesign_i/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
    SLICE_X88Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.108     0.249    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C_n_0
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  blockdesign_i/position_ball_0/U0/x_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.294    blockdesign_i/position_ball_0/U0/p_2_in[0]
    SLICE_X89Y126        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
    SLICE_X97Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.109     0.250    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C_n_0
    SLICE_X96Y124        LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.295    blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1_n_0
    SLICE_X96Y124        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
    SLICE_X89Y126        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/Q
                         net (fo=3, routed)           0.119     0.260    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.305    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X88Y126        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y125       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
    SLICE_X101Y125       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.098     0.226    blockdesign_i/position_ball_0/U0/angle_counter[1]
    SLICE_X101Y125       LUT6 (Prop_lut6_I0_O)        0.099     0.325 r  blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X101Y125       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.550%)  route 0.131ns (38.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/C
    SLICE_X100Y122       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/Q
                         net (fo=4, routed)           0.131     0.295    blockdesign_i/position_ball_0/U0/angle_counter[8]
    SLICE_X101Y124       LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.340    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2_n_0
    SLICE_X101Y124       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/Q
                         net (fo=4, routed)           0.167     0.308    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C_n_0
    SLICE_X93Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.353    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X93Y124        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_dir_reg/C
    SLICE_X95Y124        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_dir
    SLICE_X95Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X95Y124        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/C
    SLICE_X93Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C_n_0
    SLICE_X93Y126        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[2]_C_i_1_n_0
    SLICE_X93Y126        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C/C
    SLICE_X95Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C_n_0
    SLICE_X95Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[5]_C_i_1_n_0
    SLICE_X95Y125        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     5.170    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.377 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.266    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     5.195    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.283 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.297    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.655    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.387 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.387    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.386 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.386    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.335 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.335    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.334 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.334    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.296 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.296    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.295 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.295    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.908 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.908    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.909    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.909    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.910    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.944 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.944    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.945 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.945    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.996 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.996    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.997 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.997    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.880ns  (logic 19.721ns (42.067%)  route 27.159ns (57.933%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    44.446    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    44.778 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    45.591    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    45.715 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    46.302    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.880ns  (logic 19.721ns (42.067%)  route 27.159ns (57.933%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    44.446    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    44.778 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    45.591    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    45.715 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    46.302    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.880ns  (logic 19.721ns (42.067%)  route 27.159ns (57.933%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    44.446    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    44.778 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    45.591    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    45.715 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    46.302    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.880ns  (logic 19.721ns (42.067%)  route 27.159ns (57.933%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.236    44.446    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X99Y122        LUT4 (Prop_lut4_I2_O)        0.332    44.778 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.813    45.591    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X101Y122       LUT6 (Prop_lut6_I5_O)        0.124    45.715 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.587    46.302    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X101Y122       FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.786ns  (logic 19.721ns (42.151%)  route 27.065ns (57.849%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=5 LUT3=6 LUT4=8 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    43.618    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    43.950 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.134    46.084    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I2_O)        0.124    46.208 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    46.208    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X88Y126        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.435ns  (logic 19.721ns (42.470%)  route 26.714ns (57.530%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=5 LUT3=6 LUT4=8 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    43.618    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    43.950 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.783    45.732    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X100Y122       LUT6 (Prop_lut6_I3_O)        0.124    45.856 r  blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    45.856    blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X100Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.335ns  (logic 19.597ns (42.294%)  route 26.738ns (57.706%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.565    43.775    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.332    44.107 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.650    45.756    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X92Y130        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.151ns  (logic 19.721ns (42.732%)  route 26.430ns (57.268%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=5 LUT3=6 LUT4=8 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    43.618    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    43.950 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.498    45.448    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.124    45.572 r  blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    45.572    blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X101Y125       FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.052ns  (logic 19.597ns (42.554%)  route 26.455ns (57.446%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=4 LUT3=6 LUT4=9 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.565    43.775    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.332    44.107 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.367    45.473    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X93Y129        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.001ns  (logic 19.721ns (42.871%)  route 26.280ns (57.129%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=1 LUT1=2 LUT2=5 LUT3=6 LUT4=8 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.978    -0.579    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X92Y104        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/Q
                         net (fo=17, routed)          0.924     0.863    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[3]
    SLICE_X94Y104        LUT6 (Prop_lut6_I1_O)        0.124     0.987 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_replica/O
                         net (fo=4, routed)           0.763     1.751    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0_repN
    SLICE_X92Y105        LUT6 (Prop_lut6_I5_O)        0.124     1.875 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_11/O
                         net (fo=26, routed)          1.181     3.055    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I1_O)        0.154     3.209 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.899    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0
    SLICE_X89Y101        LUT4 (Prop_lut4_I3_O)        0.327     4.226 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.226    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.627 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.627    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.741 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.741    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0
    SLICE_X89Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2/O[1]
                         net (fo=2, routed)           0.882     5.957    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6
    SLICE_X87Y102        LUT3 (Prop_lut3_I0_O)        0.329     6.286 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3/O
                         net (fo=2, routed)           0.666     6.952    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.278 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.278    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.828    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.942    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/O[1]
                         net (fo=13, routed)          0.854     9.131    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6
    SLICE_X89Y104        LUT3 (Prop_lut3_I0_O)        0.329     9.460 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.817    10.277    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I3_O)        0.332    10.609 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.609    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.141 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0
    SLICE_X89Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.364 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.951    12.315    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7
    SLICE_X90Y103        LUT3 (Prop_lut3_I1_O)        0.328    12.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.679    13.322    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0
    SLICE_X90Y103        LUT4 (Prop_lut4_I3_O)        0.331    13.653 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.653    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.029 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.029    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.352 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.412    14.764    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6
    SLICE_X91Y103        LUT2 (Prop_lut2_I0_O)        0.299    15.063 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.555    15.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I0_O)        0.332    15.950 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8/O
                         net (fo=1, routed)           0.000    15.950    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.482 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.482    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.596    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.710    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.730    17.553    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y106        LUT4 (Prop_lut4_I2_O)        0.124    17.677 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.940    18.618    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.742 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.590    19.332    blockdesign_i/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.673    20.129    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    23.785 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    24.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    24.724 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.724    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.274 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.274    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.388 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.388    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.701 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    26.434    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    26.740 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    26.740    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.273 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    27.273    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.596 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    28.612    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    28.946 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    29.805    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    30.131 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    30.131    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.795 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.795    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.129 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    31.859    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    32.162 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.162    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.712 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.679    33.391    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y114        LUT5 (Prop_lut5_I1_O)        0.124    33.515 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.462    35.977    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X85Y110        LUT1 (Prop_lut1_I0_O)        0.124    36.101 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    36.101    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.502 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.502    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.616    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.950 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    37.762    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.303    38.065 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    38.065    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.635 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.689    40.324    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X92Y129        LUT4 (Prop_lut4_I2_O)        0.313    40.637 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.421    42.058    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.152    42.210 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.408    43.618    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X94Y128        LUT2 (Prop_lut2_I1_O)        0.332    43.950 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.349    45.298    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X93Y124        LUT6 (Prop_lut6_I2_O)        0.124    45.422 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    45.422    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X93Y124        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.488ns (81.933%)  route 0.328ns (18.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/Q
                         net (fo=1, routed)           0.328     0.006    trigger_r_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.324     1.330 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    trigger_r
    U13                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.448ns (56.793%)  route 1.101ns (43.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.579    -0.545    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X66Y89         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/Q
                         net (fo=1, routed)           1.101     0.720    trigger_l_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     2.004 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     2.004    trigger_l
    T14                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/point_r_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.684ns  (logic 1.184ns (32.143%)  route 2.500ns (67.857%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.615     2.843    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y129        LUT4 (Prop_lut4_I1_O)        0.114     2.957 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.293     3.250    blockdesign_i/score_counter_0/U0/point_r
    SLICE_X97Y137        FDRE                                         r  blockdesign_i/score_counter_0/U0/point_r_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.027ns  (logic 1.229ns (30.521%)  route 2.798ns (69.479%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.750     2.978    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y128        LUT6 (Prop_lut6_I0_O)        0.114     3.092 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.456     3.548    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X95Y124        LUT6 (Prop_lut6_I1_O)        0.045     3.593 r  blockdesign_i/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     3.593    blockdesign_i/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X95Y124        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.053ns  (logic 1.229ns (30.322%)  route 2.824ns (69.678%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.750     2.978    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y128        LUT6 (Prop_lut6_I0_O)        0.114     3.092 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.482     3.574    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X99Y122        LUT4 (Prop_lut4_I0_O)        0.045     3.619 r  blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.619    blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_i_1_n_0
    SLICE_X99Y122        FDRE                                         r  blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/point_l_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.085ns  (logic 1.189ns (29.103%)  route 2.896ns (70.897%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.692    -0.432    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X100Y105       FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/Q
                         net (fo=8, routed)           0.306     0.038    blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[8]
    SLICE_X99Y106        LUT6 (Prop_lut6_I3_O)        0.045     0.083 f  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.344     0.427    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_5_n_0_alias_1
    SLICE_X95Y111        LUT5 (Prop_lut5_I2_O)        0.045     0.472 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.213     0.685    blockdesign_i/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.256 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.373     1.629    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_86
    SLICE_X96Y117        LUT5 (Prop_lut5_I2_O)        0.045     1.674 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          0.761     2.435    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X86Y116        LUT4 (Prop_lut4_I1_O)        0.047     2.482 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.482    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry_i_3_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     2.593 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.593    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.638 f  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           0.542     3.180    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0_n_2
    SLICE_X92Y128        LUT4 (Prop_lut4_I1_O)        0.116     3.296 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.358     3.654    blockdesign_i/score_counter_0/U0/point_l
    SLICE_X97Y137        FDRE                                         r  blockdesign_i/score_counter_0/U0/point_l_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.228ns (29.660%)  route 2.912ns (70.340%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.615     2.843    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y129        LUT4 (Prop_lut4_I1_O)        0.114     2.957 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.530     3.487    blockdesign_i/score_counter_0/U0/point_r
    SLICE_X97Y137        LUT4 (Prop_lut4_I1_O)        0.044     3.531 r  blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1/O
                         net (fo=4, routed)           0.176     3.707    blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1_n_0
    SLICE_X100Y138       FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.228ns (29.660%)  route 2.912ns (70.340%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.615     2.843    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y129        LUT4 (Prop_lut4_I1_O)        0.114     2.957 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.530     3.487    blockdesign_i/score_counter_0/U0/point_r
    SLICE_X97Y137        LUT4 (Prop_lut4_I1_O)        0.044     3.531 r  blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1/O
                         net (fo=4, routed)           0.176     3.707    blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1_n_0
    SLICE_X100Y138       FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.228ns (29.660%)  route 2.912ns (70.340%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.615     2.843    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y129        LUT4 (Prop_lut4_I1_O)        0.114     2.957 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.530     3.487    blockdesign_i/score_counter_0/U0/point_r
    SLICE_X97Y137        LUT4 (Prop_lut4_I1_O)        0.044     3.531 r  blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1/O
                         net (fo=4, routed)           0.176     3.707    blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1_n_0
    SLICE_X100Y138       FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.228ns (29.660%)  route 2.912ns (70.340%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.690    -0.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X93Y105        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.308     0.016    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[8]
    SLICE_X95Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.061 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=1, routed)           0.202     0.262    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_6_alias
    SLICE_X95Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.286     0.594    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.165 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.436     1.600    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.645 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.360     2.005    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X87Y116        LUT4 (Prop_lut4_I1_O)        0.046     2.051 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.051    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X87Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.183 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.228 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.615     2.843    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X92Y129        LUT4 (Prop_lut4_I1_O)        0.114     2.957 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.530     3.487    blockdesign_i/score_counter_0/U0/point_r
    SLICE_X97Y137        LUT4 (Prop_lut4_I1_O)        0.044     3.531 r  blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1/O
                         net (fo=4, routed)           0.176     3.707    blockdesign_i/score_counter_0/U0/score_right_u[3]_i_1_n_0
    SLICE_X100Y138       FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  ext_clk (IN)
                         net (fo=0)                   0.000    41.667    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501    42.168 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.648    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    39.444 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    40.008    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.037 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    40.881    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.452    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.803    21.803    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.010 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.899    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.803    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.498ns  (logic 12.719ns (51.919%)  route 11.779ns (48.081%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=1 IBUF=1 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.302     4.844    blockdesign_i/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_comp/O
                         net (fo=2, routed)           0.951     5.919    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]
    SLICE_X92Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.594     6.637    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_repN_1_alias
    SLICE_X92Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.761 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.393     7.154    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.810 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.814    11.624    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X91Y109        LUT2 (Prop_lut2_I0_O)        0.124    11.748 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.748    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.298 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.298    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.412 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.412    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.725 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.733    13.458    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.764 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    13.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.297    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.620 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/O[1]
                         net (fo=2, routed)           1.016    15.636    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_6
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.334    15.970 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           0.859    16.829    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I3_O)        0.326    17.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    17.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.705 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.705    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.819 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.819    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.153 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.730    18.883    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y114        LUT4 (Prop_lut4_I2_O)        0.303    19.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.972    20.708    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y115        LUT5 (Prop_lut5_I1_O)        0.124    20.832 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.533    21.365    blockdesign_i/paint_paddle_l/U0/rect_pos_y[0]
    SLICE_X90Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.915 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    21.915    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X90Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.238 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.450    22.689    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.306    22.995 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    22.995    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0
    SLICE_X90Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.528 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.528    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.757 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.432    24.188    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X90Y121        LUT6 (Prop_lut6_I2_O)        0.310    24.498 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.498    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.770     1.770    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.710ns  (logic 11.918ns (52.480%)  route 10.792ns (47.520%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.393     4.935    blockdesign_i/controllers/controller_interconn_0/U0/switch
    SLICE_X95Y111        LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.734     5.793    blockdesign_i/position_paddles_0/U0/controller_value_r[4]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656     9.449 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.797    10.246    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X96Y111        LUT2 (Prop_lut2_I0_O)        0.124    10.370 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.370    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.903 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.903    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X96Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.020    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X96Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.335 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.917    12.251    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.307    12.558 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.558    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.091 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.091    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.208 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.208    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63_n_0
    SLICE_X98Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.531 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40/O[1]
                         net (fo=2, routed)           0.793    14.324    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40_n_6
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.331    14.655 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_17/O
                         net (fo=2, routed)           0.810    15.465    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_17_n_0
    SLICE_X95Y119        LUT4 (Prop_lut4_I3_O)        0.332    15.797 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.797    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_21_n_0
    SLICE_X95Y119        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.344 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.913    17.258    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_5
    SLICE_X99Y118        LUT4 (Prop_lut4_I1_O)        0.302    17.560 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.560    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_10_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.961 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.716    18.677    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X96Y117        LUT5 (Prop_lut5_I1_O)        0.124    18.801 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.666    19.467    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X101Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    20.123 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    20.123    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.436 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.617    21.053    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X100Y119       LUT2 (Prop_lut2_I1_O)        0.306    21.359 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    21.359    blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1_n_0
    SLICE_X100Y119       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.735 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.735    blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0
    SLICE_X100Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.964 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.436    22.400    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X97Y120        LUT6 (Prop_lut6_I2_O)        0.310    22.710 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    22.710    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.774     1.774    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.712ns  (logic 4.643ns (29.550%)  route 11.069ns (70.450%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LDCE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          3.765     5.313    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X97Y137        LUT2 (Prop_lut2_I0_O)        0.124     5.437 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          1.381     6.818    blockdesign_i/position_ball_0/U0/reset
    SLICE_X97Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.356     7.298    blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_2_n_0
    SLICE_X98Y125        LDCE (SetClr_ldce_CLR_Q)     0.898     8.196 f  blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC/Q
                         net (fo=3, routed)           1.005     9.201    blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_n_0
    SLICE_X96Y127        LUT3 (Prop_lut3_I1_O)        0.124     9.325 f  blockdesign_i/position_ball_0/U0/ball_pos_x[4]_INST_0/O
                         net (fo=10, routed)          2.421    11.746    blockdesign_i/paint_ball/U0/rect_pos_x[4]
    SLICE_X87Y130        LUT1 (Prop_lut1_I0_O)        0.124    11.870 r  blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.870    blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__0_i_4_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.402 r  blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.641 r  blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__1/O[2]
                         net (fo=1, routed)           0.941    13.582    blockdesign_i/paint_ball/U0/pxl_value_o4__6_carry__1_n_5
    SLICE_X86Y132        LUT2 (Prop_lut2_I1_O)        0.302    13.884 r  blockdesign_i/paint_ball/U0/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.884    blockdesign_i/paint_ball/U0/_carry__1_i_1_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    14.202 f  blockdesign_i/paint_ball/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.200    15.402    blockdesign_i/paint_ball/U0/_carry__1_n_1
    SLICE_X90Y121        LUT5 (Prop_lut5_I3_O)        0.310    15.712 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    15.712    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.770     1.770    blockdesign_i/paint_ball/U0/clk
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.479ns (39.280%)  route 0.740ns (60.720%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/Q
                         net (fo=4, routed)           0.146     0.287    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C_n_0
    SLICE_X93Y124        LUT3 (Prop_lut3_I2_O)        0.045     0.332 f  blockdesign_i/position_ball_0/U0/ball_pox_y[6]_INST_0/O
                         net (fo=60, routed)          0.396     0.729    blockdesign_i/paint_ball/U0/rect_pos_y[6]
    SLICE_X91Y119        LUT4 (Prop_lut4_I1_O)        0.042     0.771 r  blockdesign_i/paint_ball/U0/pxl_value_o2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.771    blockdesign_i/paint_ball/U0/pxl_value_o2_carry_i_1_n_0
    SLICE_X91Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.863 r  blockdesign_i/paint_ball/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.863    blockdesign_i/paint_ball/U0/pxl_value_o2_carry_n_0
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.908 r  blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.198     1.105    blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0_n_2
    SLICE_X90Y121        LUT5 (Prop_lut5_I0_O)        0.114     1.219 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.219    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.952     0.952    blockdesign_i/paint_ball/U0/clk
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.345ns (21.228%)  route 1.280ns (78.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.280     1.580    blockdesign_i/paint_paddle_r/U0/enable
    SLICE_X97Y120        LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.625    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.954     0.954    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X97Y120        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.345ns (18.790%)  route 1.491ns (81.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.491     1.791    blockdesign_i/paint_paddle_l/U0/enable
    SLICE_X90Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.836    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.952     0.952    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X90Y121        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.672ns (17.127%)  route 8.091ns (82.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     9.763    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.672ns (17.127%)  route 8.091ns (82.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     9.763    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.672ns (17.127%)  route 8.091ns (82.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     9.763    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.672ns (17.127%)  route 8.091ns (82.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     9.763    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.672ns (17.655%)  route 7.799ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.471    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.672ns (17.655%)  route 7.799ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.471    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.672ns (17.655%)  route 7.799ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.471    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.672ns (17.655%)  route 7.799ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.471    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.672ns (17.657%)  route 7.798ns (82.343%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.470    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.672ns (17.657%)  route 7.798ns (82.343%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=31, routed)          6.320     7.868    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.992 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     9.470    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.148ns (50.809%)  route 0.143ns (49.191%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
    SLICE_X100Y138       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.143     0.291    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[1]
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.964    -0.666    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.148ns (50.185%)  route 0.147ns (49.815%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/C
    SLICE_X100Y138       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.147     0.295    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[3]
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.964    -0.666    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.853%)  route 0.165ns (50.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/C
    SLICE_X98Y136        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.165     0.329    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[2]
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.961    -0.669    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.433%)  route 0.193ns (56.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/C
    SLICE_X98Y136        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/Q
                         net (fo=4, routed)           0.193     0.341    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[3]
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.961    -0.669    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.873%)  route 0.186ns (53.127%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/C
    SLICE_X100Y138       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.186     0.350    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[2]
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.964    -0.666    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.097%)  route 0.226ns (57.903%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X100Y138       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.226     0.390    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[0]
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.964    -0.666    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y139       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.097%)  route 0.251ns (62.903%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/C
    SLICE_X98Y136        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.251     0.399    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[1]
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.961    -0.669    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/C
    SLICE_X98Y136        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.306     0.470    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[0]
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.961    -0.669    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y136        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.382ns (41.021%)  route 0.549ns (58.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  sensor_r_IBUF_inst/O
                         net (fo=4, routed)           0.549     0.886    blockdesign_i/controllers/controller_ultrasoni_1/U0/echo
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.931 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.931    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[2]
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.382ns (37.520%)  route 0.636ns (62.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  sensor_r_IBUF_inst/O
                         net (fo=4, routed)           0.636     0.973    blockdesign_i/controllers/controller_ultrasoni_1/U0/echo
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.045     1.018 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state[0]
    SLICE_X110Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=345, routed)         0.909    -0.721    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X110Y90        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C





