// Seed: 1160413751
module module_0 (
    input wor void id_0
    , id_2
);
  union packed {logic id_3;} id_4 = id_4.id_3;
  wire id_5;
  ;
  wire id_6, id_7;
  assign id_5 = id_4.id_3;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    output supply0 id_11,
    output uwire id_12,
    input tri0 id_13,
    inout wand id_14,
    output supply0 id_15,
    input wire id_16,
    input wand id_17,
    input wire id_18,
    output uwire id_19,
    input wand id_20,
    input wand id_21,
    input tri1 id_22,
    input tri id_23,
    input tri0 id_24,
    input tri1 id_25
);
  assign id_14 = id_6;
  module_0 modCall_1 (id_2);
endmodule
