;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SLT <231, <6
	SUB @127, 106
	SUB 0, 2
	SUB 300, 90
	MOV -7, <-20
	MOV -7, <-20
	SPL <127, 106
	ADD 10, 20
	SUB @-127, 100
	SUB #2, -1
	SUB #2, -1
	MOV -7, <-20
	SUB @-127, 100
	SUB 0, 20
	SUB 702, 10
	MOV -7, <-20
	SUB 0, 2
	SUB @127, 106
	CMP -207, <-120
	JMN 600, 10
	JMN 600, 10
	SLT 702, 10
	ADD #270, <1
	SLT 20, @12
	CMP 600, 10
	ADD 0, 0
	CMP @127, 4
	SUB 20, @12
	CMP #0, 8
	JMZ 20, <16
	MOV 21, 31
	SPL 0, <402
	CMP #2, -1
	JMN 0, <80
	SPL 0, <402
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-20
	SPL 0, <402
	SLT <231, <6
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
