

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Sep 30 22:34:47 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 26/03/2025 GMT
    12                           ; 
    13                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F887 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     008F                     OSCCON          equ	143	;# 
    98     0090                     OSCTUNE         equ	144	;# 
    99     0091                     SSPCON2         equ	145	;# 
   100     0092                     PR2             equ	146	;# 
   101     0093                     SSPADD          equ	147	;# 
   102     0093                     SSPMSK          equ	147	;# 
   103     0093                     MSK             equ	147	;# 
   104     0094                     SSPSTAT         equ	148	;# 
   105     0095                     WPUB            equ	149	;# 
   106     0096                     IOCB            equ	150	;# 
   107     0097                     VRCON           equ	151	;# 
   108     0098                     TXSTA           equ	152	;# 
   109     0099                     SPBRG           equ	153	;# 
   110     009A                     SPBRGH          equ	154	;# 
   111     009B                     PWM1CON         equ	155	;# 
   112     009C                     ECCPAS          equ	156	;# 
   113     009D                     PSTRCON         equ	157	;# 
   114     009E                     ADRESL          equ	158	;# 
   115     009F                     ADCON1          equ	159	;# 
   116     0105                     WDTCON          equ	261	;# 
   117     0107                     CM1CON0         equ	263	;# 
   118     0108                     CM2CON0         equ	264	;# 
   119     0109                     CM2CON1         equ	265	;# 
   120     010C                     EEDATA          equ	268	;# 
   121     010C                     EEDAT           equ	268	;# 
   122     010D                     EEADR           equ	269	;# 
   123     010E                     EEDATH          equ	270	;# 
   124     010F                     EEADRH          equ	271	;# 
   125     0185                     SRCON           equ	389	;# 
   126     0187                     BAUDCTL         equ	391	;# 
   127     0188                     ANSEL           equ	392	;# 
   128     0189                     ANSELH          equ	393	;# 
   129     018C                     EECON1          equ	396	;# 
   130     018D                     EECON2          equ	397	;# 
   131     0000                     INDF            equ	0	;# 
   132     0001                     TMR0            equ	1	;# 
   133     0002                     PCL             equ	2	;# 
   134     0003                     STATUS          equ	3	;# 
   135     0004                     FSR             equ	4	;# 
   136     0005                     PORTA           equ	5	;# 
   137     0006                     PORTB           equ	6	;# 
   138     0007                     PORTC           equ	7	;# 
   139     0008                     PORTD           equ	8	;# 
   140     0009                     PORTE           equ	9	;# 
   141     000A                     PCLATH          equ	10	;# 
   142     000B                     INTCON          equ	11	;# 
   143     000C                     PIR1            equ	12	;# 
   144     000D                     PIR2            equ	13	;# 
   145     000E                     TMR1            equ	14	;# 
   146     000E                     TMR1L           equ	14	;# 
   147     000F                     TMR1H           equ	15	;# 
   148     0010                     T1CON           equ	16	;# 
   149     0011                     TMR2            equ	17	;# 
   150     0012                     T2CON           equ	18	;# 
   151     0013                     SSPBUF          equ	19	;# 
   152     0014                     SSPCON          equ	20	;# 
   153     0015                     CCPR1           equ	21	;# 
   154     0015                     CCPR1L          equ	21	;# 
   155     0016                     CCPR1H          equ	22	;# 
   156     0017                     CCP1CON         equ	23	;# 
   157     0018                     RCSTA           equ	24	;# 
   158     0019                     TXREG           equ	25	;# 
   159     001A                     RCREG           equ	26	;# 
   160     001B                     CCPR2           equ	27	;# 
   161     001B                     CCPR2L          equ	27	;# 
   162     001C                     CCPR2H          equ	28	;# 
   163     001D                     CCP2CON         equ	29	;# 
   164     001E                     ADRESH          equ	30	;# 
   165     001F                     ADCON0          equ	31	;# 
   166     0081                     OPTION_REG      equ	129	;# 
   167     0085                     TRISA           equ	133	;# 
   168     0086                     TRISB           equ	134	;# 
   169     0087                     TRISC           equ	135	;# 
   170     0088                     TRISD           equ	136	;# 
   171     0089                     TRISE           equ	137	;# 
   172     008C                     PIE1            equ	140	;# 
   173     008D                     PIE2            equ	141	;# 
   174     008E                     PCON            equ	142	;# 
   175     008F                     OSCCON          equ	143	;# 
   176     0090                     OSCTUNE         equ	144	;# 
   177     0091                     SSPCON2         equ	145	;# 
   178     0092                     PR2             equ	146	;# 
   179     0093                     SSPADD          equ	147	;# 
   180     0093                     SSPMSK          equ	147	;# 
   181     0093                     MSK             equ	147	;# 
   182     0094                     SSPSTAT         equ	148	;# 
   183     0095                     WPUB            equ	149	;# 
   184     0096                     IOCB            equ	150	;# 
   185     0097                     VRCON           equ	151	;# 
   186     0098                     TXSTA           equ	152	;# 
   187     0099                     SPBRG           equ	153	;# 
   188     009A                     SPBRGH          equ	154	;# 
   189     009B                     PWM1CON         equ	155	;# 
   190     009C                     ECCPAS          equ	156	;# 
   191     009D                     PSTRCON         equ	157	;# 
   192     009E                     ADRESL          equ	158	;# 
   193     009F                     ADCON1          equ	159	;# 
   194     0105                     WDTCON          equ	261	;# 
   195     0107                     CM1CON0         equ	263	;# 
   196     0108                     CM2CON0         equ	264	;# 
   197     0109                     CM2CON1         equ	265	;# 
   198     010C                     EEDATA          equ	268	;# 
   199     010C                     EEDAT           equ	268	;# 
   200     010D                     EEADR           equ	269	;# 
   201     010E                     EEDATH          equ	270	;# 
   202     010F                     EEADRH          equ	271	;# 
   203     0185                     SRCON           equ	389	;# 
   204     0187                     BAUDCTL         equ	391	;# 
   205     0188                     ANSEL           equ	392	;# 
   206     0189                     ANSELH          equ	393	;# 
   207     018C                     EECON1          equ	396	;# 
   208     018D                     EECON2          equ	397	;# 
   209     000C                     _PIR1bits       set	12
   210     0011                     _TMR2           set	17
   211     0012                     _T2CONbits      set	18
   212     0008                     _PORTD          set	8
   213     0092                     _PR2            set	146
   214     0088                     _TRISD          set	136
   215                           
   216                           	psect	cinit
   217     07FA                     start_initialization:	
   218                           ; #config settings
   219                           
   220     07FA                     __initialization:
   221                           
   222                           ; Clear objects allocated to COMMON
   223     07FA  01F0               	clrf	__pbssCOMMON& (0+127)
   224     07FB  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   225     07FC                     end_of_initialization:	
   226                           ;End of C runtime variable initialization code
   227                           
   228     07FC                     __end_of__initialization:
   229     07FC  0183               	clrf	3
   230     07FD  120A  118A  2FD8   	ljmp	_main	;jump to C main() function
   231                           
   232                           	psect	bssCOMMON
   233     0070                     __pbssCOMMON:
   234     0070                     _d:
   235     0070                     	ds	2
   236                           
   237                           	psect	cstackCOMMON
   238     0000                     __pcstackCOMMON:
   239     0000                     ?_main:
   240     0000                     ??_main:	
   241                           ; 1 bytes @ 0x0
   242                           
   243                           
   244                           	psect	maintext
   245     07D8                     __pmaintext:	
   246                           ; 1 bytes @ 0x0
   247 ;;
   248 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   249 ;;
   250 ;; *************** function _main *****************
   251 ;; Defined at:
   252 ;;		line 22 in file "606.c"
   253 ;; Parameters:    Size  Location     Type
   254 ;;		None
   255 ;; Auto vars:     Size  Location     Type
   256 ;;		None
   257 ;; Return value:  Size  Location     Type
   258 ;;                  1    wreg      void 
   259 ;; Registers used:
   260 ;;		wreg, status,2, status,0
   261 ;; Tracked objects:
   262 ;;		On entry : B00/0
   263 ;;		On exit  : 0/0
   264 ;;		Unchanged: 0/0
   265 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   266 ;;      Params:         0       0       0       0       0
   267 ;;      Locals:         0       0       0       0       0
   268 ;;      Temps:          0       0       0       0       0
   269 ;;      Totals:         0       0       0       0       0
   270 ;;Total ram usage:        0 bytes
   271 ;; This function calls:
   272 ;;		Nothing
   273 ;; This function is called by:
   274 ;;		Startup code after reset
   275 ;; This function uses a non-reentrant model
   276 ;;
   277                           
   278     07D8                     _main:	
   279                           ;psect for function _main
   280                           
   281     07D8                     l567:	
   282                           ;incstack = 0
   283                           ; Regs used in _main: [wreg+status,2+status,0]
   284                           
   285     07D8  1683               	bsf	3,5	;RP0=1, select bank1
   286     07D9  1303               	bcf	3,6	;RP1=0, select bank1
   287     07DA  0188               	clrf	8	;volatile
   288     07DB  01F0               	clrf	_d
   289     07DC  01F1               	clrf	_d+1
   290     07DD                     l569:
   291     07DD  1283               	bcf	3,5	;RP0=0, select bank0
   292     07DE  1303               	bcf	3,6	;RP1=0, select bank0
   293     07DF  0188               	clrf	8	;volatile
   294     07E0                     l571:
   295     07E0  3003               	movlw	3
   296     07E1  0492               	iorwf	18,f	;volatile
   297     07E2                     l573:
   298     07E2  3078               	movlw	120
   299     07E3  0492               	iorwf	18,f	;volatile
   300     07E4                     l575:
   301     07E4  30FF               	movlw	255
   302     07E5  1683               	bsf	3,5	;RP0=1, select bank1
   303     07E6  1303               	bcf	3,6	;RP1=0, select bank1
   304     07E7  0092               	movwf	18	;volatile
   305     07E8                     l577:
   306     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   307     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   308     07EA  0191               	clrf	17	;volatile
   309     07EB                     l579:
   310     07EB  108C               	bcf	12,1	;volatile
   311     07EC                     l581:
   312     07EC  1512               	bsf	18,2	;volatile
   313     07ED                     l583:
   314     07ED  1C8C               	btfss	12,1	;volatile
   315     07EE  2FF0               	goto	u11
   316     07EF  2FF1               	goto	u10
   317     07F0                     u11:
   318     07F0  2FED               	goto	l583
   319     07F1                     u10:
   320     07F1                     l585:
   321     07F1  09F0               	comf	_d,f
   322     07F2  09F1               	comf	_d+1,f
   323     07F3                     l587:
   324     07F3  0870               	movf	_d,w
   325     07F4  0088               	movwf	8	;volatile
   326     07F5                     l589:
   327     07F5  108C               	bcf	12,1	;volatile
   328     07F6  2FED               	goto	l583
   329     07F7  120A  118A  2800   	ljmp	start
   330     07FA                     __end_of_main:
   331     0002                     ___latbits      equ	2
   332     007E                     btemp           set	126	;btemp
   333     007E                     wtemp0          set	126
   334                           
   335                           	psect	config
   336                           
   337                           ;Config register CONFIG1 @ 0x2007
   338                           ;	Oscillator Selection bits
   339                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   340                           ;	Watchdog Timer Enable bit
   341                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   342                           ;	Power-up Timer Enable bit
   343                           ;	PWRTE = OFF, PWRT disabled
   344                           ;	RE3/MCLR pin function select bit
   345                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   346                           ;	Code Protection bit
   347                           ;	CP = OFF, Program memory code protection is disabled
   348                           ;	Data Code Protection bit
   349                           ;	CPD = OFF, Data memory code protection is disabled
   350                           ;	Brown Out Reset Selection bits
   351                           ;	BOREN = OFF, BOR disabled
   352                           ;	Internal External Switchover bit
   353                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   354                           ;	Fail-Safe Clock Monitor Enabled bit
   355                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   356                           ;	Low Voltage Programming Enable bit
   357                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   358                           ;	In-Circuit Debugger Mode bit
   359                           ;	DEBUG = 0x1, unprogrammed default
   360     2007                     	org	8199
   361     2007  20F2               	dw	8434
   362                           
   363                           ;Config register CONFIG2 @ 0x2008
   364                           ;	Brown-out Reset Selection bit
   365                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   366                           ;	Flash Program Memory Self Write Enable bits
   367                           ;	WRT = OFF, Write protection off
   368     2008                     	org	8200
   369     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Sep 30 22:34:47 2025

                      _d 0070                       u10 07F1                       u11 07F0  
                    l571 07E0                      l581 07EC                      l573 07E2  
                    l583 07ED                      l575 07E4                      l567 07D8  
                    l585 07F1                      l577 07E8                      l569 07DD  
                    l587 07F3                      l579 07EB                      l589 07F5  
                    _PR2 0092                     _TMR2 0011                     _main 07D8  
                   btemp 007E                     start 0000                    ?_main 0000  
                  _PORTD 0008                    _TRISD 0088                    status 0003  
                  wtemp0 007E          __initialization 07FA             __end_of_main 07FA  
                 ??_main 0000  __end_of__initialization 07FC           __pcstackCOMMON 0000  
             __pmaintext 07D8                _T2CONbits 0012     end_of_initialization 07FC  
    start_initialization 07FA              __pbssCOMMON 0070                ___latbits 0002  
               _PIR1bits 000C  
