--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.262(R)|    0.823(R)|clk               |   0.000|
flashData<0> |   -0.936(R)|    3.391(R)|clk               |   0.000|
flashData<1> |   -0.938(R)|    3.393(R)|clk               |   0.000|
flashData<2> |   -0.875(R)|    3.342(R)|clk               |   0.000|
flashData<3> |   -1.008(R)|    3.449(R)|clk               |   0.000|
flashData<4> |   -1.160(R)|    3.570(R)|clk               |   0.000|
flashData<5> |   -0.928(R)|    3.385(R)|clk               |   0.000|
flashData<6> |   -0.824(R)|    3.302(R)|clk               |   0.000|
flashData<7> |   -0.309(R)|    2.890(R)|clk               |   0.000|
flashData<8> |   -0.709(R)|    3.209(R)|clk               |   0.000|
flashData<9> |   -0.426(R)|    2.983(R)|clk               |   0.000|
flashData<10>|   -0.564(R)|    3.094(R)|clk               |   0.000|
flashData<11>|   -0.741(R)|    3.235(R)|clk               |   0.000|
flashData<12>|   -0.449(R)|    3.002(R)|clk               |   0.000|
flashData<13>|   -0.919(R)|    3.378(R)|clk               |   0.000|
flashData<14>|   -0.216(R)|    2.815(R)|clk               |   0.000|
flashData<15>|   -0.014(R)|    2.654(R)|clk               |   0.000|
ram1Data<0>  |   -0.873(R)|    3.335(R)|clk               |   0.000|
ram1Data<1>  |   -0.810(R)|    3.280(R)|clk               |   0.000|
ram1Data<2>  |   -0.649(R)|    3.173(R)|clk               |   0.000|
ram1Data<3>  |   -0.701(R)|    3.216(R)|clk               |   0.000|
ram1Data<4>  |   -1.045(R)|    3.478(R)|clk               |   0.000|
ram1Data<5>  |   -1.408(R)|    3.773(R)|clk               |   0.000|
ram1Data<6>  |   -0.897(R)|    3.363(R)|clk               |   0.000|
ram1Data<7>  |   -0.928(R)|    3.384(R)|clk               |   0.000|
ram2Data<0>  |   -0.008(R)|    3.076(R)|clk               |   0.000|
ram2Data<1>  |    0.144(R)|    2.604(R)|clk               |   0.000|
ram2Data<2>  |   -0.077(R)|    3.167(R)|clk               |   0.000|
ram2Data<3>  |    0.640(R)|    3.198(R)|clk               |   0.000|
ram2Data<4>  |   -0.409(R)|    3.414(R)|clk               |   0.000|
ram2Data<5>  |    0.072(R)|    3.210(R)|clk               |   0.000|
ram2Data<6>  |   -0.052(R)|    3.043(R)|clk               |   0.000|
ram2Data<7>  |   -0.594(R)|    3.540(R)|clk               |   0.000|
ram2Data<8>  |   -0.877(R)|    3.869(R)|clk               |   0.000|
ram2Data<9>  |   -1.381(R)|    4.277(R)|clk               |   0.000|
ram2Data<10> |   -0.906(R)|    3.723(R)|clk               |   0.000|
ram2Data<11> |   -1.005(R)|    3.775(R)|clk               |   0.000|
ram2Data<12> |   -1.472(R)|    4.178(R)|clk               |   0.000|
ram2Data<13> |   -1.406(R)|    4.043(R)|clk               |   0.000|
ram2Data<14> |   -0.982(R)|    3.604(R)|clk               |   0.000|
ram2Data<15> |   -1.359(R)|    4.052(R)|clk               |   0.000|
tbre         |    1.937(R)|    1.088(R)|clk               |   0.000|
tsre         |    1.528(R)|    1.415(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.403(R)|    1.898(R)|clk               |   0.000|
flashData<0> |   -1.795(R)|    4.466(R)|clk               |   0.000|
flashData<1> |   -1.797(R)|    4.468(R)|clk               |   0.000|
flashData<2> |   -1.734(R)|    4.417(R)|clk               |   0.000|
flashData<3> |   -1.867(R)|    4.524(R)|clk               |   0.000|
flashData<4> |   -2.019(R)|    4.645(R)|clk               |   0.000|
flashData<5> |   -1.787(R)|    4.460(R)|clk               |   0.000|
flashData<6> |   -1.683(R)|    4.377(R)|clk               |   0.000|
flashData<7> |   -1.168(R)|    3.965(R)|clk               |   0.000|
flashData<8> |   -1.568(R)|    4.284(R)|clk               |   0.000|
flashData<9> |   -1.285(R)|    4.058(R)|clk               |   0.000|
flashData<10>|   -1.423(R)|    4.169(R)|clk               |   0.000|
flashData<11>|   -1.600(R)|    4.310(R)|clk               |   0.000|
flashData<12>|   -1.308(R)|    4.077(R)|clk               |   0.000|
flashData<13>|   -1.778(R)|    4.453(R)|clk               |   0.000|
flashData<14>|   -1.075(R)|    3.890(R)|clk               |   0.000|
flashData<15>|   -0.873(R)|    3.729(R)|clk               |   0.000|
ram1Data<0>  |   -1.732(R)|    4.410(R)|clk               |   0.000|
ram1Data<1>  |   -1.669(R)|    4.355(R)|clk               |   0.000|
ram1Data<2>  |   -1.508(R)|    4.248(R)|clk               |   0.000|
ram1Data<3>  |   -1.560(R)|    4.291(R)|clk               |   0.000|
ram1Data<4>  |   -1.904(R)|    4.553(R)|clk               |   0.000|
ram1Data<5>  |   -2.267(R)|    4.848(R)|clk               |   0.000|
ram1Data<6>  |   -1.756(R)|    4.438(R)|clk               |   0.000|
ram1Data<7>  |   -1.787(R)|    4.459(R)|clk               |   0.000|
ram2Data<0>  |   -0.867(R)|    4.151(R)|clk               |   0.000|
ram2Data<1>  |   -0.715(R)|    3.679(R)|clk               |   0.000|
ram2Data<2>  |   -0.936(R)|    4.242(R)|clk               |   0.000|
ram2Data<3>  |   -0.219(R)|    4.273(R)|clk               |   0.000|
ram2Data<4>  |   -1.268(R)|    4.489(R)|clk               |   0.000|
ram2Data<5>  |   -0.787(R)|    4.285(R)|clk               |   0.000|
ram2Data<6>  |   -0.911(R)|    4.118(R)|clk               |   0.000|
ram2Data<7>  |   -1.453(R)|    4.615(R)|clk               |   0.000|
ram2Data<8>  |   -1.736(R)|    4.944(R)|clk               |   0.000|
ram2Data<9>  |   -2.240(R)|    5.352(R)|clk               |   0.000|
ram2Data<10> |   -1.765(R)|    4.798(R)|clk               |   0.000|
ram2Data<11> |   -1.864(R)|    4.850(R)|clk               |   0.000|
ram2Data<12> |   -2.331(R)|    5.253(R)|clk               |   0.000|
ram2Data<13> |   -2.265(R)|    5.118(R)|clk               |   0.000|
ram2Data<14> |   -1.841(R)|    4.679(R)|clk               |   0.000|
ram2Data<15> |   -2.218(R)|    5.127(R)|clk               |   0.000|
tbre         |    1.078(R)|    2.163(R)|clk               |   0.000|
tsre         |    0.669(R)|    2.490(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.901(R)|    2.524(R)|clk               |   0.000|
flashData<0> |   -2.297(R)|    5.092(R)|clk               |   0.000|
flashData<1> |   -2.299(R)|    5.094(R)|clk               |   0.000|
flashData<2> |   -2.236(R)|    5.043(R)|clk               |   0.000|
flashData<3> |   -2.369(R)|    5.150(R)|clk               |   0.000|
flashData<4> |   -2.521(R)|    5.271(R)|clk               |   0.000|
flashData<5> |   -2.289(R)|    5.086(R)|clk               |   0.000|
flashData<6> |   -2.185(R)|    5.003(R)|clk               |   0.000|
flashData<7> |   -1.670(R)|    4.591(R)|clk               |   0.000|
flashData<8> |   -2.070(R)|    4.910(R)|clk               |   0.000|
flashData<9> |   -1.787(R)|    4.684(R)|clk               |   0.000|
flashData<10>|   -1.925(R)|    4.795(R)|clk               |   0.000|
flashData<11>|   -2.102(R)|    4.936(R)|clk               |   0.000|
flashData<12>|   -1.810(R)|    4.703(R)|clk               |   0.000|
flashData<13>|   -2.280(R)|    5.079(R)|clk               |   0.000|
flashData<14>|   -1.577(R)|    4.516(R)|clk               |   0.000|
flashData<15>|   -1.375(R)|    4.355(R)|clk               |   0.000|
ram1Data<0>  |   -2.234(R)|    5.036(R)|clk               |   0.000|
ram1Data<1>  |   -2.171(R)|    4.981(R)|clk               |   0.000|
ram1Data<2>  |   -2.010(R)|    4.874(R)|clk               |   0.000|
ram1Data<3>  |   -2.062(R)|    4.917(R)|clk               |   0.000|
ram1Data<4>  |   -2.406(R)|    5.179(R)|clk               |   0.000|
ram1Data<5>  |   -2.769(R)|    5.474(R)|clk               |   0.000|
ram1Data<6>  |   -2.258(R)|    5.064(R)|clk               |   0.000|
ram1Data<7>  |   -2.289(R)|    5.085(R)|clk               |   0.000|
ram2Data<0>  |   -1.369(R)|    4.777(R)|clk               |   0.000|
ram2Data<1>  |   -1.217(R)|    4.305(R)|clk               |   0.000|
ram2Data<2>  |   -1.438(R)|    4.868(R)|clk               |   0.000|
ram2Data<3>  |   -0.721(R)|    4.899(R)|clk               |   0.000|
ram2Data<4>  |   -1.770(R)|    5.115(R)|clk               |   0.000|
ram2Data<5>  |   -1.289(R)|    4.911(R)|clk               |   0.000|
ram2Data<6>  |   -1.413(R)|    4.744(R)|clk               |   0.000|
ram2Data<7>  |   -1.955(R)|    5.241(R)|clk               |   0.000|
ram2Data<8>  |   -2.238(R)|    5.570(R)|clk               |   0.000|
ram2Data<9>  |   -2.742(R)|    5.978(R)|clk               |   0.000|
ram2Data<10> |   -2.267(R)|    5.424(R)|clk               |   0.000|
ram2Data<11> |   -2.366(R)|    5.476(R)|clk               |   0.000|
ram2Data<12> |   -2.833(R)|    5.879(R)|clk               |   0.000|
ram2Data<13> |   -2.767(R)|    5.744(R)|clk               |   0.000|
ram2Data<14> |   -2.343(R)|    5.305(R)|clk               |   0.000|
ram2Data<15> |   -2.720(R)|    5.753(R)|clk               |   0.000|
tbre         |    0.576(R)|    2.789(R)|clk               |   0.000|
tsre         |    0.167(R)|    3.116(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.719(R)|    2.752(R)|clk               |   0.000|
flashData<0> |   -2.479(R)|    5.320(R)|clk               |   0.000|
flashData<1> |   -2.481(R)|    5.322(R)|clk               |   0.000|
flashData<2> |   -2.418(R)|    5.271(R)|clk               |   0.000|
flashData<3> |   -2.551(R)|    5.378(R)|clk               |   0.000|
flashData<4> |   -2.703(R)|    5.499(R)|clk               |   0.000|
flashData<5> |   -2.471(R)|    5.314(R)|clk               |   0.000|
flashData<6> |   -2.367(R)|    5.231(R)|clk               |   0.000|
flashData<7> |   -1.852(R)|    4.819(R)|clk               |   0.000|
flashData<8> |   -2.252(R)|    5.138(R)|clk               |   0.000|
flashData<9> |   -1.969(R)|    4.912(R)|clk               |   0.000|
flashData<10>|   -2.107(R)|    5.023(R)|clk               |   0.000|
flashData<11>|   -2.284(R)|    5.164(R)|clk               |   0.000|
flashData<12>|   -1.992(R)|    4.931(R)|clk               |   0.000|
flashData<13>|   -2.462(R)|    5.307(R)|clk               |   0.000|
flashData<14>|   -1.759(R)|    4.744(R)|clk               |   0.000|
flashData<15>|   -1.557(R)|    4.583(R)|clk               |   0.000|
ram1Data<0>  |   -2.416(R)|    5.264(R)|clk               |   0.000|
ram1Data<1>  |   -2.353(R)|    5.209(R)|clk               |   0.000|
ram1Data<2>  |   -2.192(R)|    5.102(R)|clk               |   0.000|
ram1Data<3>  |   -2.244(R)|    5.145(R)|clk               |   0.000|
ram1Data<4>  |   -2.588(R)|    5.407(R)|clk               |   0.000|
ram1Data<5>  |   -2.951(R)|    5.702(R)|clk               |   0.000|
ram1Data<6>  |   -2.440(R)|    5.292(R)|clk               |   0.000|
ram1Data<7>  |   -2.471(R)|    5.313(R)|clk               |   0.000|
ram2Data<0>  |   -1.551(R)|    5.005(R)|clk               |   0.000|
ram2Data<1>  |   -1.399(R)|    4.533(R)|clk               |   0.000|
ram2Data<2>  |   -1.620(R)|    5.096(R)|clk               |   0.000|
ram2Data<3>  |   -0.903(R)|    5.127(R)|clk               |   0.000|
ram2Data<4>  |   -1.952(R)|    5.343(R)|clk               |   0.000|
ram2Data<5>  |   -1.471(R)|    5.139(R)|clk               |   0.000|
ram2Data<6>  |   -1.595(R)|    4.972(R)|clk               |   0.000|
ram2Data<7>  |   -2.137(R)|    5.469(R)|clk               |   0.000|
ram2Data<8>  |   -2.420(R)|    5.798(R)|clk               |   0.000|
ram2Data<9>  |   -2.924(R)|    6.206(R)|clk               |   0.000|
ram2Data<10> |   -2.449(R)|    5.652(R)|clk               |   0.000|
ram2Data<11> |   -2.548(R)|    5.704(R)|clk               |   0.000|
ram2Data<12> |   -3.015(R)|    6.107(R)|clk               |   0.000|
ram2Data<13> |   -2.949(R)|    5.972(R)|clk               |   0.000|
ram2Data<14> |   -2.525(R)|    5.533(R)|clk               |   0.000|
ram2Data<15> |   -2.902(R)|    5.981(R)|clk               |   0.000|
tbre         |    0.394(R)|    3.017(R)|clk               |   0.000|
tsre         |   -0.015(R)|    3.344(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.046(R)|clk               |   0.000|
digit1<1>    |   15.922(R)|clk               |   0.000|
digit1<2>    |   16.303(R)|clk               |   0.000|
digit1<3>    |   16.569(R)|clk               |   0.000|
digit1<4>    |   15.959(R)|clk               |   0.000|
digit1<5>    |   15.854(R)|clk               |   0.000|
digit1<6>    |   16.757(R)|clk               |   0.000|
digit2<0>    |   16.273(R)|clk               |   0.000|
digit2<1>    |   16.266(R)|clk               |   0.000|
digit2<2>    |   16.642(R)|clk               |   0.000|
digit2<3>    |   16.615(R)|clk               |   0.000|
digit2<4>    |   16.265(R)|clk               |   0.000|
digit2<5>    |   16.799(R)|clk               |   0.000|
digit2<6>    |   16.001(R)|clk               |   0.000|
flashAddr<1> |   13.446(R)|clk               |   0.000|
flashAddr<2> |   13.544(R)|clk               |   0.000|
flashAddr<3> |   13.546(R)|clk               |   0.000|
flashAddr<4> |   13.118(R)|clk               |   0.000|
flashAddr<5> |   13.717(R)|clk               |   0.000|
flashAddr<6> |   12.973(R)|clk               |   0.000|
flashAddr<7> |   13.314(R)|clk               |   0.000|
flashAddr<8> |   13.014(R)|clk               |   0.000|
flashAddr<9> |   12.590(R)|clk               |   0.000|
flashAddr<10>|   12.913(R)|clk               |   0.000|
flashAddr<11>|   12.537(R)|clk               |   0.000|
flashAddr<12>|   13.157(R)|clk               |   0.000|
flashAddr<13>|   12.837(R)|clk               |   0.000|
flashAddr<14>|   12.774(R)|clk               |   0.000|
flashAddr<15>|   12.225(R)|clk               |   0.000|
flashAddr<16>|   12.475(R)|clk               |   0.000|
flashCe      |   14.056(R)|clk               |   0.000|
flashData<0> |   13.876(R)|clk               |   0.000|
flashData<1> |   13.644(R)|clk               |   0.000|
flashData<2> |   13.893(R)|clk               |   0.000|
flashData<3> |   13.614(R)|clk               |   0.000|
flashData<4> |   14.664(R)|clk               |   0.000|
flashData<5> |   14.416(R)|clk               |   0.000|
flashData<6> |   14.401(R)|clk               |   0.000|
flashData<7> |   14.135(R)|clk               |   0.000|
flashData<8> |   14.141(R)|clk               |   0.000|
flashData<9> |   13.890(R)|clk               |   0.000|
flashData<10>|   14.924(R)|clk               |   0.000|
flashData<11>|   14.662(R)|clk               |   0.000|
flashData<12>|   14.938(R)|clk               |   0.000|
flashData<13>|   15.181(R)|clk               |   0.000|
flashData<14>|   15.185(R)|clk               |   0.000|
flashData<15>|   15.434(R)|clk               |   0.000|
flashOe      |   14.587(R)|clk               |   0.000|
flashWe      |   14.423(R)|clk               |   0.000|
led<9>       |   17.321(R)|clk               |   0.000|
led<10>      |   16.491(R)|clk               |   0.000|
led<11>      |   16.692(R)|clk               |   0.000|
led<12>      |   16.110(R)|clk               |   0.000|
led<13>      |   15.079(R)|clk               |   0.000|
led<14>      |   17.313(R)|clk               |   0.000|
led<15>      |   15.232(R)|clk               |   0.000|
ram1Data<0>  |   12.411(R)|clk               |   0.000|
ram1Data<1>  |   12.475(R)|clk               |   0.000|
ram1Data<2>  |   12.564(R)|clk               |   0.000|
ram1Data<3>  |   12.508(R)|clk               |   0.000|
ram1Data<4>  |   12.112(R)|clk               |   0.000|
ram1Data<5>  |   12.694(R)|clk               |   0.000|
ram1Data<6>  |   12.056(R)|clk               |   0.000|
ram1Data<7>  |   12.130(R)|clk               |   0.000|
ram2Addr<0>  |   13.746(R)|clk               |   0.000|
ram2Addr<1>  |   13.600(R)|clk               |   0.000|
ram2Addr<2>  |   12.673(R)|clk               |   0.000|
ram2Addr<3>  |   13.796(R)|clk               |   0.000|
ram2Addr<4>  |   13.761(R)|clk               |   0.000|
ram2Addr<5>  |   13.226(R)|clk               |   0.000|
ram2Addr<6>  |   13.825(R)|clk               |   0.000|
ram2Addr<7>  |   14.261(R)|clk               |   0.000|
ram2Addr<8>  |   14.496(R)|clk               |   0.000|
ram2Addr<9>  |   14.134(R)|clk               |   0.000|
ram2Addr<10> |   14.030(R)|clk               |   0.000|
ram2Addr<11> |   14.516(R)|clk               |   0.000|
ram2Addr<12> |   14.119(R)|clk               |   0.000|
ram2Addr<13> |   13.657(R)|clk               |   0.000|
ram2Addr<14> |   12.870(R)|clk               |   0.000|
ram2Addr<15> |   12.975(R)|clk               |   0.000|
ram2Data<0>  |   13.970(R)|clk               |   0.000|
ram2Data<1>  |   15.959(R)|clk               |   0.000|
ram2Data<2>  |   15.679(R)|clk               |   0.000|
ram2Data<3>  |   15.686(R)|clk               |   0.000|
ram2Data<4>  |   14.239(R)|clk               |   0.000|
ram2Data<5>  |   15.108(R)|clk               |   0.000|
ram2Data<6>  |   15.121(R)|clk               |   0.000|
ram2Data<7>  |   14.241(R)|clk               |   0.000|
ram2Data<8>  |   14.576(R)|clk               |   0.000|
ram2Data<9>  |   15.492(R)|clk               |   0.000|
ram2Data<10> |   14.801(R)|clk               |   0.000|
ram2Data<11> |   14.796(R)|clk               |   0.000|
ram2Data<12> |   14.878(R)|clk               |   0.000|
ram2Data<13> |   15.696(R)|clk               |   0.000|
ram2Data<14> |   15.115(R)|clk               |   0.000|
ram2Data<15> |   15.414(R)|clk               |   0.000|
ram2Oe       |   13.024(R)|clk               |   0.000|
ram2We       |   12.879(R)|clk               |   0.000|
rdn          |   14.386(R)|clk               |   0.000|
wrn          |   14.221(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.121(R)|clk               |   0.000|
digit1<1>    |   16.997(R)|clk               |   0.000|
digit1<2>    |   17.378(R)|clk               |   0.000|
digit1<3>    |   17.644(R)|clk               |   0.000|
digit1<4>    |   17.034(R)|clk               |   0.000|
digit1<5>    |   16.929(R)|clk               |   0.000|
digit1<6>    |   17.832(R)|clk               |   0.000|
digit2<0>    |   17.348(R)|clk               |   0.000|
digit2<1>    |   17.341(R)|clk               |   0.000|
digit2<2>    |   17.717(R)|clk               |   0.000|
digit2<3>    |   17.690(R)|clk               |   0.000|
digit2<4>    |   17.340(R)|clk               |   0.000|
digit2<5>    |   17.874(R)|clk               |   0.000|
digit2<6>    |   17.076(R)|clk               |   0.000|
flashAddr<1> |   14.521(R)|clk               |   0.000|
flashAddr<2> |   14.619(R)|clk               |   0.000|
flashAddr<3> |   14.621(R)|clk               |   0.000|
flashAddr<4> |   14.193(R)|clk               |   0.000|
flashAddr<5> |   14.792(R)|clk               |   0.000|
flashAddr<6> |   14.048(R)|clk               |   0.000|
flashAddr<7> |   14.389(R)|clk               |   0.000|
flashAddr<8> |   14.089(R)|clk               |   0.000|
flashAddr<9> |   13.665(R)|clk               |   0.000|
flashAddr<10>|   13.988(R)|clk               |   0.000|
flashAddr<11>|   13.612(R)|clk               |   0.000|
flashAddr<12>|   14.232(R)|clk               |   0.000|
flashAddr<13>|   13.912(R)|clk               |   0.000|
flashAddr<14>|   13.849(R)|clk               |   0.000|
flashAddr<15>|   13.300(R)|clk               |   0.000|
flashAddr<16>|   13.550(R)|clk               |   0.000|
flashCe      |   15.131(R)|clk               |   0.000|
flashData<0> |   14.951(R)|clk               |   0.000|
flashData<1> |   14.719(R)|clk               |   0.000|
flashData<2> |   14.968(R)|clk               |   0.000|
flashData<3> |   14.689(R)|clk               |   0.000|
flashData<4> |   15.739(R)|clk               |   0.000|
flashData<5> |   15.491(R)|clk               |   0.000|
flashData<6> |   15.476(R)|clk               |   0.000|
flashData<7> |   15.210(R)|clk               |   0.000|
flashData<8> |   15.216(R)|clk               |   0.000|
flashData<9> |   14.965(R)|clk               |   0.000|
flashData<10>|   15.999(R)|clk               |   0.000|
flashData<11>|   15.737(R)|clk               |   0.000|
flashData<12>|   16.013(R)|clk               |   0.000|
flashData<13>|   16.256(R)|clk               |   0.000|
flashData<14>|   16.260(R)|clk               |   0.000|
flashData<15>|   16.509(R)|clk               |   0.000|
flashOe      |   15.662(R)|clk               |   0.000|
flashWe      |   15.498(R)|clk               |   0.000|
led<9>       |   18.396(R)|clk               |   0.000|
led<10>      |   17.566(R)|clk               |   0.000|
led<11>      |   17.767(R)|clk               |   0.000|
led<12>      |   17.185(R)|clk               |   0.000|
led<13>      |   16.154(R)|clk               |   0.000|
led<14>      |   18.388(R)|clk               |   0.000|
led<15>      |   16.307(R)|clk               |   0.000|
ram1Data<0>  |   13.486(R)|clk               |   0.000|
ram1Data<1>  |   13.550(R)|clk               |   0.000|
ram1Data<2>  |   13.639(R)|clk               |   0.000|
ram1Data<3>  |   13.583(R)|clk               |   0.000|
ram1Data<4>  |   13.187(R)|clk               |   0.000|
ram1Data<5>  |   13.769(R)|clk               |   0.000|
ram1Data<6>  |   13.131(R)|clk               |   0.000|
ram1Data<7>  |   13.205(R)|clk               |   0.000|
ram2Addr<0>  |   14.821(R)|clk               |   0.000|
ram2Addr<1>  |   14.675(R)|clk               |   0.000|
ram2Addr<2>  |   13.748(R)|clk               |   0.000|
ram2Addr<3>  |   14.871(R)|clk               |   0.000|
ram2Addr<4>  |   14.836(R)|clk               |   0.000|
ram2Addr<5>  |   14.301(R)|clk               |   0.000|
ram2Addr<6>  |   14.900(R)|clk               |   0.000|
ram2Addr<7>  |   15.336(R)|clk               |   0.000|
ram2Addr<8>  |   15.571(R)|clk               |   0.000|
ram2Addr<9>  |   15.209(R)|clk               |   0.000|
ram2Addr<10> |   15.105(R)|clk               |   0.000|
ram2Addr<11> |   15.591(R)|clk               |   0.000|
ram2Addr<12> |   15.194(R)|clk               |   0.000|
ram2Addr<13> |   14.732(R)|clk               |   0.000|
ram2Addr<14> |   13.945(R)|clk               |   0.000|
ram2Addr<15> |   14.050(R)|clk               |   0.000|
ram2Data<0>  |   15.045(R)|clk               |   0.000|
ram2Data<1>  |   17.034(R)|clk               |   0.000|
ram2Data<2>  |   16.754(R)|clk               |   0.000|
ram2Data<3>  |   16.761(R)|clk               |   0.000|
ram2Data<4>  |   15.314(R)|clk               |   0.000|
ram2Data<5>  |   16.183(R)|clk               |   0.000|
ram2Data<6>  |   16.196(R)|clk               |   0.000|
ram2Data<7>  |   15.316(R)|clk               |   0.000|
ram2Data<8>  |   15.651(R)|clk               |   0.000|
ram2Data<9>  |   16.567(R)|clk               |   0.000|
ram2Data<10> |   15.876(R)|clk               |   0.000|
ram2Data<11> |   15.871(R)|clk               |   0.000|
ram2Data<12> |   15.953(R)|clk               |   0.000|
ram2Data<13> |   16.771(R)|clk               |   0.000|
ram2Data<14> |   16.190(R)|clk               |   0.000|
ram2Data<15> |   16.489(R)|clk               |   0.000|
ram2Oe       |   14.099(R)|clk               |   0.000|
ram2We       |   13.954(R)|clk               |   0.000|
rdn          |   15.461(R)|clk               |   0.000|
wrn          |   15.296(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.747(R)|clk               |   0.000|
digit1<1>    |   17.623(R)|clk               |   0.000|
digit1<2>    |   18.004(R)|clk               |   0.000|
digit1<3>    |   18.270(R)|clk               |   0.000|
digit1<4>    |   17.660(R)|clk               |   0.000|
digit1<5>    |   17.555(R)|clk               |   0.000|
digit1<6>    |   18.458(R)|clk               |   0.000|
digit2<0>    |   17.974(R)|clk               |   0.000|
digit2<1>    |   17.967(R)|clk               |   0.000|
digit2<2>    |   18.343(R)|clk               |   0.000|
digit2<3>    |   18.316(R)|clk               |   0.000|
digit2<4>    |   17.966(R)|clk               |   0.000|
digit2<5>    |   18.500(R)|clk               |   0.000|
digit2<6>    |   17.702(R)|clk               |   0.000|
flashAddr<1> |   15.147(R)|clk               |   0.000|
flashAddr<2> |   15.245(R)|clk               |   0.000|
flashAddr<3> |   15.247(R)|clk               |   0.000|
flashAddr<4> |   14.819(R)|clk               |   0.000|
flashAddr<5> |   15.418(R)|clk               |   0.000|
flashAddr<6> |   14.674(R)|clk               |   0.000|
flashAddr<7> |   15.015(R)|clk               |   0.000|
flashAddr<8> |   14.715(R)|clk               |   0.000|
flashAddr<9> |   14.291(R)|clk               |   0.000|
flashAddr<10>|   14.614(R)|clk               |   0.000|
flashAddr<11>|   14.238(R)|clk               |   0.000|
flashAddr<12>|   14.858(R)|clk               |   0.000|
flashAddr<13>|   14.538(R)|clk               |   0.000|
flashAddr<14>|   14.475(R)|clk               |   0.000|
flashAddr<15>|   13.926(R)|clk               |   0.000|
flashAddr<16>|   14.176(R)|clk               |   0.000|
flashCe      |   15.757(R)|clk               |   0.000|
flashData<0> |   15.577(R)|clk               |   0.000|
flashData<1> |   15.345(R)|clk               |   0.000|
flashData<2> |   15.594(R)|clk               |   0.000|
flashData<3> |   15.315(R)|clk               |   0.000|
flashData<4> |   16.365(R)|clk               |   0.000|
flashData<5> |   16.117(R)|clk               |   0.000|
flashData<6> |   16.102(R)|clk               |   0.000|
flashData<7> |   15.836(R)|clk               |   0.000|
flashData<8> |   15.842(R)|clk               |   0.000|
flashData<9> |   15.591(R)|clk               |   0.000|
flashData<10>|   16.625(R)|clk               |   0.000|
flashData<11>|   16.363(R)|clk               |   0.000|
flashData<12>|   16.639(R)|clk               |   0.000|
flashData<13>|   16.882(R)|clk               |   0.000|
flashData<14>|   16.886(R)|clk               |   0.000|
flashData<15>|   17.135(R)|clk               |   0.000|
flashOe      |   16.288(R)|clk               |   0.000|
flashWe      |   16.124(R)|clk               |   0.000|
led<9>       |   19.022(R)|clk               |   0.000|
led<10>      |   18.192(R)|clk               |   0.000|
led<11>      |   18.393(R)|clk               |   0.000|
led<12>      |   17.811(R)|clk               |   0.000|
led<13>      |   16.780(R)|clk               |   0.000|
led<14>      |   19.014(R)|clk               |   0.000|
led<15>      |   16.933(R)|clk               |   0.000|
ram1Data<0>  |   14.112(R)|clk               |   0.000|
ram1Data<1>  |   14.176(R)|clk               |   0.000|
ram1Data<2>  |   14.265(R)|clk               |   0.000|
ram1Data<3>  |   14.209(R)|clk               |   0.000|
ram1Data<4>  |   13.813(R)|clk               |   0.000|
ram1Data<5>  |   14.395(R)|clk               |   0.000|
ram1Data<6>  |   13.757(R)|clk               |   0.000|
ram1Data<7>  |   13.831(R)|clk               |   0.000|
ram2Addr<0>  |   15.447(R)|clk               |   0.000|
ram2Addr<1>  |   15.301(R)|clk               |   0.000|
ram2Addr<2>  |   14.374(R)|clk               |   0.000|
ram2Addr<3>  |   15.497(R)|clk               |   0.000|
ram2Addr<4>  |   15.462(R)|clk               |   0.000|
ram2Addr<5>  |   14.927(R)|clk               |   0.000|
ram2Addr<6>  |   15.526(R)|clk               |   0.000|
ram2Addr<7>  |   15.962(R)|clk               |   0.000|
ram2Addr<8>  |   16.197(R)|clk               |   0.000|
ram2Addr<9>  |   15.835(R)|clk               |   0.000|
ram2Addr<10> |   15.731(R)|clk               |   0.000|
ram2Addr<11> |   16.217(R)|clk               |   0.000|
ram2Addr<12> |   15.820(R)|clk               |   0.000|
ram2Addr<13> |   15.358(R)|clk               |   0.000|
ram2Addr<14> |   14.571(R)|clk               |   0.000|
ram2Addr<15> |   14.676(R)|clk               |   0.000|
ram2Data<0>  |   15.671(R)|clk               |   0.000|
ram2Data<1>  |   17.660(R)|clk               |   0.000|
ram2Data<2>  |   17.380(R)|clk               |   0.000|
ram2Data<3>  |   17.387(R)|clk               |   0.000|
ram2Data<4>  |   15.940(R)|clk               |   0.000|
ram2Data<5>  |   16.809(R)|clk               |   0.000|
ram2Data<6>  |   16.822(R)|clk               |   0.000|
ram2Data<7>  |   15.942(R)|clk               |   0.000|
ram2Data<8>  |   16.277(R)|clk               |   0.000|
ram2Data<9>  |   17.193(R)|clk               |   0.000|
ram2Data<10> |   16.502(R)|clk               |   0.000|
ram2Data<11> |   16.497(R)|clk               |   0.000|
ram2Data<12> |   16.579(R)|clk               |   0.000|
ram2Data<13> |   17.397(R)|clk               |   0.000|
ram2Data<14> |   16.816(R)|clk               |   0.000|
ram2Data<15> |   17.115(R)|clk               |   0.000|
ram2Oe       |   14.725(R)|clk               |   0.000|
ram2We       |   14.580(R)|clk               |   0.000|
rdn          |   16.087(R)|clk               |   0.000|
wrn          |   15.922(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.975(R)|clk               |   0.000|
digit1<1>    |   17.851(R)|clk               |   0.000|
digit1<2>    |   18.232(R)|clk               |   0.000|
digit1<3>    |   18.498(R)|clk               |   0.000|
digit1<4>    |   17.888(R)|clk               |   0.000|
digit1<5>    |   17.783(R)|clk               |   0.000|
digit1<6>    |   18.686(R)|clk               |   0.000|
digit2<0>    |   18.202(R)|clk               |   0.000|
digit2<1>    |   18.195(R)|clk               |   0.000|
digit2<2>    |   18.571(R)|clk               |   0.000|
digit2<3>    |   18.544(R)|clk               |   0.000|
digit2<4>    |   18.194(R)|clk               |   0.000|
digit2<5>    |   18.728(R)|clk               |   0.000|
digit2<6>    |   17.930(R)|clk               |   0.000|
flashAddr<1> |   15.375(R)|clk               |   0.000|
flashAddr<2> |   15.473(R)|clk               |   0.000|
flashAddr<3> |   15.475(R)|clk               |   0.000|
flashAddr<4> |   15.047(R)|clk               |   0.000|
flashAddr<5> |   15.646(R)|clk               |   0.000|
flashAddr<6> |   14.902(R)|clk               |   0.000|
flashAddr<7> |   15.243(R)|clk               |   0.000|
flashAddr<8> |   14.943(R)|clk               |   0.000|
flashAddr<9> |   14.519(R)|clk               |   0.000|
flashAddr<10>|   14.842(R)|clk               |   0.000|
flashAddr<11>|   14.466(R)|clk               |   0.000|
flashAddr<12>|   15.086(R)|clk               |   0.000|
flashAddr<13>|   14.766(R)|clk               |   0.000|
flashAddr<14>|   14.703(R)|clk               |   0.000|
flashAddr<15>|   14.154(R)|clk               |   0.000|
flashAddr<16>|   14.404(R)|clk               |   0.000|
flashCe      |   15.985(R)|clk               |   0.000|
flashData<0> |   15.805(R)|clk               |   0.000|
flashData<1> |   15.573(R)|clk               |   0.000|
flashData<2> |   15.822(R)|clk               |   0.000|
flashData<3> |   15.543(R)|clk               |   0.000|
flashData<4> |   16.593(R)|clk               |   0.000|
flashData<5> |   16.345(R)|clk               |   0.000|
flashData<6> |   16.330(R)|clk               |   0.000|
flashData<7> |   16.064(R)|clk               |   0.000|
flashData<8> |   16.070(R)|clk               |   0.000|
flashData<9> |   15.819(R)|clk               |   0.000|
flashData<10>|   16.853(R)|clk               |   0.000|
flashData<11>|   16.591(R)|clk               |   0.000|
flashData<12>|   16.867(R)|clk               |   0.000|
flashData<13>|   17.110(R)|clk               |   0.000|
flashData<14>|   17.114(R)|clk               |   0.000|
flashData<15>|   17.363(R)|clk               |   0.000|
flashOe      |   16.516(R)|clk               |   0.000|
flashWe      |   16.352(R)|clk               |   0.000|
led<9>       |   19.250(R)|clk               |   0.000|
led<10>      |   18.420(R)|clk               |   0.000|
led<11>      |   18.621(R)|clk               |   0.000|
led<12>      |   18.039(R)|clk               |   0.000|
led<13>      |   17.008(R)|clk               |   0.000|
led<14>      |   19.242(R)|clk               |   0.000|
led<15>      |   17.161(R)|clk               |   0.000|
ram1Data<0>  |   14.340(R)|clk               |   0.000|
ram1Data<1>  |   14.404(R)|clk               |   0.000|
ram1Data<2>  |   14.493(R)|clk               |   0.000|
ram1Data<3>  |   14.437(R)|clk               |   0.000|
ram1Data<4>  |   14.041(R)|clk               |   0.000|
ram1Data<5>  |   14.623(R)|clk               |   0.000|
ram1Data<6>  |   13.985(R)|clk               |   0.000|
ram1Data<7>  |   14.059(R)|clk               |   0.000|
ram2Addr<0>  |   15.675(R)|clk               |   0.000|
ram2Addr<1>  |   15.529(R)|clk               |   0.000|
ram2Addr<2>  |   14.602(R)|clk               |   0.000|
ram2Addr<3>  |   15.725(R)|clk               |   0.000|
ram2Addr<4>  |   15.690(R)|clk               |   0.000|
ram2Addr<5>  |   15.155(R)|clk               |   0.000|
ram2Addr<6>  |   15.754(R)|clk               |   0.000|
ram2Addr<7>  |   16.190(R)|clk               |   0.000|
ram2Addr<8>  |   16.425(R)|clk               |   0.000|
ram2Addr<9>  |   16.063(R)|clk               |   0.000|
ram2Addr<10> |   15.959(R)|clk               |   0.000|
ram2Addr<11> |   16.445(R)|clk               |   0.000|
ram2Addr<12> |   16.048(R)|clk               |   0.000|
ram2Addr<13> |   15.586(R)|clk               |   0.000|
ram2Addr<14> |   14.799(R)|clk               |   0.000|
ram2Addr<15> |   14.904(R)|clk               |   0.000|
ram2Data<0>  |   15.899(R)|clk               |   0.000|
ram2Data<1>  |   17.888(R)|clk               |   0.000|
ram2Data<2>  |   17.608(R)|clk               |   0.000|
ram2Data<3>  |   17.615(R)|clk               |   0.000|
ram2Data<4>  |   16.168(R)|clk               |   0.000|
ram2Data<5>  |   17.037(R)|clk               |   0.000|
ram2Data<6>  |   17.050(R)|clk               |   0.000|
ram2Data<7>  |   16.170(R)|clk               |   0.000|
ram2Data<8>  |   16.505(R)|clk               |   0.000|
ram2Data<9>  |   17.421(R)|clk               |   0.000|
ram2Data<10> |   16.730(R)|clk               |   0.000|
ram2Data<11> |   16.725(R)|clk               |   0.000|
ram2Data<12> |   16.807(R)|clk               |   0.000|
ram2Data<13> |   17.625(R)|clk               |   0.000|
ram2Data<14> |   17.044(R)|clk               |   0.000|
ram2Data<15> |   17.343(R)|clk               |   0.000|
ram2Oe       |   14.953(R)|clk               |   0.000|
ram2We       |   14.808(R)|clk               |   0.000|
rdn          |   16.315(R)|clk               |   0.000|
wrn          |   16.150(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.783|         |         |         |
clk_hand       |    6.783|         |         |         |
opt            |    6.783|         |         |         |
rst            |    6.783|   14.031|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.783|         |         |         |
clk_hand       |    6.783|         |         |         |
opt            |    6.783|         |         |         |
rst            |    6.783|   14.031|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.783|         |         |         |
clk_hand       |    6.783|         |         |         |
opt            |    6.783|         |         |         |
rst            |    6.783|   14.031|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.783|         |         |         |
clk_hand       |    6.783|         |         |         |
opt            |    6.783|         |         |         |
rst            |    6.783|   14.031|   -0.405|   -0.405|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 28 18:31:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



