// Seed: 2424880644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(
        .id_10(1),
        .id_11(1 != 1)
    ),
    id_12
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13;
  ;
  assign id_10 = id_5;
  assign id_8  = id_6;
  wire id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_1,
      id_4,
      id_1
  );
  input wire id_5;
  inout uwire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : id_6] id_7;
  assign id_4 = -1;
  wire [1 : -1] id_8;
  assign id_6 = id_8;
endmodule
