m255
K3
13
cModel Technology
d/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab3
Ealu
Z0 w1667219371
Z1 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z2 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z3 DPx4 work 11 cpu_package 0 22 Rame742QEi==6?6gUzc`>0
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 d/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4
Z7 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ALU.vhd
Z8 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ALU.vhd
l0
L5
V7L>KG^bPo^kJMzPzhY;EX2
Z9 OV;C;10.1d;51
32
Z10 !s108 1669367786.341000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ALU.vhd|
Z12 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ALU.vhd|
Z13 o-work work -2002 -explicit -O0
Z14 tExplicit 1
!s100 N8kDNhM6^[b2FJV_B@h7I3
!i10b 1
Artl
R1
R2
R3
R4
R5
DEx4 work 3 alu 0 22 7L>KG^bPo^kJMzPzhY;EX2
l23
L19
VO0ghIa[Hbh4TnK6dMFd6B1
R9
32
R10
R11
R12
R13
R14
!s100 9DQNNi2SecK4LG@N51f9Y1
!i10b 1
Eclock_divider
Z15 w1667481543
R1
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R4
R5
R6
Z17 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/clock_divider.vhd
Z18 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/clock_divider.vhd
l0
L5
VnB]07b;32`daOU@e6m^@N3
R9
32
Z19 !s108 1669367786.367220
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/clock_divider.vhd|
Z21 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/clock_divider.vhd|
R13
R14
!s100 FGGd0_mkG:bzE;i^JZX<^1
!i10b 1
Abehaviour
R1
R16
R4
R5
DEx4 work 13 clock_divider 0 22 nB]07b;32`daOU@e6m^@N3
l18
L13
VH?DOkQ7f<9XANkMG>6ki11
R9
32
R19
R20
R21
R13
R14
!s100 4z37W_oSJY6=2>UZhzBU<2
!i10b 1
Econtroller
Z22 w1669367086
R1
R2
R3
Z23 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R4
R5
R6
Z24 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/controller.vhd
Z25 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/controller.vhd
l0
L7
Vi6SAT46Co6?Xl`ikP_3?b1
R9
32
Z26 !s108 1669367785.982412
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/controller.vhd|
Z28 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/controller.vhd|
R13
R14
!s100 8KM_<@NDOMY<^TJ4dBhbE0
!i10b 1
Artl
R1
R2
R3
R23
R4
R5
DEx4 work 10 controller 0 22 i6SAT46Co6?Xl`ikP_3?b1
l65
L33
V]dod4_Od_0<a=Y0iC5LU50
R9
32
R26
R27
R28
R13
R14
!s100 CE_fFX^LWo`Z<EI43Vf5e2
!i10b 1
Ecounter
Z29 w1667324523
R23
R4
R5
R6
Z30 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/counter.vhd
Z31 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/counter.vhd
l0
L6
VXc?BQV=A=BDF<V@kzM<IP1
R9
32
Z32 !s108 1669367786.017369
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/counter.vhd|
Z34 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/counter.vhd|
R13
R14
!s100 =L;_4=]AEDnhi^ah6:MG51
!i10b 1
Artl
R23
R4
R5
DEx4 work 7 counter 0 22 Xc?BQV=A=BDF<V@kzM<IP1
l22
L17
V8MaM25HIBoX3f9o1@`;F23
R9
32
R32
R33
R34
R13
R14
!s100 kMbLbQd1D8O]_YN1BfZo91
!i10b 1
Ecpu
w1669369513
R1
R2
R3
R23
R4
R5
R6
8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU.vhd
F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU.vhd
l0
L7
V8_6g]>`PnjN:>BDB[;lR[2
!s100 NH]R_IT=fO_OlMATiVRD[2
R9
32
!i10b 1
!s108 1669369517.041096
!s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU.vhd|
!s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU.vhd|
R13
R14
Pcpu_package
R1
R2
R4
R5
Z35 w1667482435
R6
Z36 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU_Package.vhd
Z37 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU_Package.vhd
l0
L5
VRame742QEi==6?6gUzc`>0
R9
32
b1
Z38 !s108 1669367786.085281
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU_Package.vhd|
Z40 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/CPU_Package.vhd|
R13
R14
!s100 PnjQCGel1jWc`;E@2aaEI2
!i10b 1
Bbody
R3
R1
R2
R4
R5
l0
L27
VoEhEZ=R3R<G5j6UEAT<W60
R9
32
R38
R39
R40
R13
R14
nbody
!s100 XV2@H>CFaP[[7Zbi=e>Mj2
!i10b 1
Edatabuffer
Z41 w1665145013
R1
R2
R3
R23
R4
R5
R6
Z42 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/data_buffer.vhd
Z43 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/data_buffer.vhd
l0
L6
V1B^z=hKS6lM9JNH@1VR<J1
R9
32
Z44 !s108 1669367786.118038
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/data_buffer.vhd|
Z46 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/data_buffer.vhd|
R13
R14
!s100 iI2>A`lQo2H5bR?<T<eL62
!i10b 1
Artl
R1
R2
R3
R23
R4
R5
DEx4 work 10 databuffer 0 22 1B^z=hKS6lM9JNH@1VR<J1
l18
L16
VN?^[lmfGVE7dbzP@j[Cm:0
R9
32
R44
R45
R46
R13
R14
!s100 KRThATh[h>Yd7<Y:QQTU>3
!i10b 1
Emultiplexer
R41
R1
R2
R3
R23
R4
R5
R6
Z47 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/multiplexer.vhd
Z48 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/multiplexer.vhd
l0
L6
V7LBRaKimmaCDgWR5mIP3;1
R9
32
Z49 !s108 1669367786.149412
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/multiplexer.vhd|
Z51 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/multiplexer.vhd|
R13
R14
!s100 7lB8VN=?D<zcQ9GGlkU=O3
!i10b 1
Artl
R1
R2
R3
R23
R4
R5
DEx4 work 11 multiplexer 0 22 7LBRaKimmaCDgWR5mIP3;1
l20
L18
VSoJ3hD=@09Y7XeTM=`d4@1
R9
32
R49
R50
R51
R13
R14
!s100 [ka9]ng`oZ@Z8A1aog8QC3
!i10b 1
Eram
Z52 w1665759840
R1
R2
R3
R23
R4
R5
R6
Z53 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ram.vhd
Z54 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ram.vhd
l0
L6
VR0N5Tcj9l@Nf3151LO39]0
R9
32
Z55 !s108 1669367786.182111
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ram.vhd|
Z57 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/ram.vhd|
R13
R14
!s100 0DKAW6HlUm87@6S<VMCjV3
!i10b 1
Artl
R1
R2
R3
R23
R4
R5
DEx4 work 3 ram 0 22 R0N5Tcj9l@Nf3151LO39]0
l23
L18
V9IYngW]XH=^3]edEm0lHd3
R9
32
R55
R56
R57
R13
R14
!s100 AEUb<e@>NobEdc5oRVLAj0
!i10b 1
Eregisterfile
Z58 w1667219371
R1
R2
R3
R23
R4
R5
R6
Z59 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/register_file.vhd
Z60 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/register_file.vhd
l0
L6
VN24LPT8nVHDX`eGZOidj13
R9
32
Z61 !s108 1669367786.219462
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/register_file.vhd|
Z63 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/register_file.vhd|
R13
R14
!s100 7<Gm2LzJ6>Ak_<]Il4>Wg1
!i10b 1
Artl
R1
R2
R3
R23
R4
R5
DEx4 work 12 registerfile 0 22 N24LPT8nVHDX`eGZOidj13
l28
L23
V???hL4Jf3aK]d_FRRlA@63
R9
32
R61
R62
R63
R13
R14
!s100 ZD]dWU=iKgF4TzCGoN>j@1
!i10b 1
Erom
Z64 w1669367088
R2
R3
R1
R4
R5
R6
Z65 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom.vhd
Z66 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom.vhd
l0
L7
VM^V7_m=LbQBzOAKdW4GDA0
R9
32
Z67 !s108 1669367786.250988
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom.vhd|
Z69 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom.vhd|
R13
R14
!s100 OHR9MdCobZR>13HU<n1W50
!i10b 1
Artl
R2
R3
R1
R4
R5
DEx4 work 3 rom 0 22 M^V7_m=LbQBzOAKdW4GDA0
l39
L16
VS@KE3WFY3g:Wc>LzNJ<952
R9
32
R67
R68
R69
R13
R14
!s100 oe[OlL8RfjA9n0n5o?O@h0
!i10b 1
Erom_tb
Z70 w1667389042
R23
R1
R2
R3
R4
R5
R6
Z71 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom_TB.vhd
Z72 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom_TB.vhd
l0
L6
V3iV32cBofBZoEBgI@2]V;1
R9
32
Z73 !s108 1669367786.309528
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom_TB.vhd|
Z75 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab4/rom_TB.vhd|
R13
R14
!s100 kdI`_]lBL8DTWH1nE?1N_0
!i10b 1
Atest
R23
R1
R2
R3
R4
R5
DEx4 work 6 rom_tb 0 22 3iV32cBofBZoEBgI@2]V;1
l23
L9
V63fIgBj`Y]>Ah2?NTZahf0
R9
32
R73
R74
R75
R13
R14
!s100 B5XT5Z9mmUI`ANFDingf_2
!i10b 1
