$date
	Sat Dec 10 02:04:23 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_data $end
$var wire 1 ! Ack_in_control $end
$var wire 1 " Ack_in_phys $end
$var wire 8 # Blocks [7:0] $end
$var wire 1 $ Clear_in $end
$var wire 1 % Clock $end
$var wire 1 & Complete $end
$var wire 1 ' Complete_escritura $end
$var wire 1 ( Complete_lectura $end
$var wire 32 ) Data_from_DMA [31:0] $end
$var wire 32 * Data_from_FIFO [31:0] $end
$var wire 1 + Data_pin_in $end
$var wire 1 , Data_pin_out $end
$var wire 32 - Data_to_DMA [31:0] $end
$var wire 32 . Data_to_FIFO [31:0] $end
$var wire 32 / Data_to_FIFO_temp [31:0] $end
$var wire 1 0 Data_transfer_complete $end
$var wire 1 1 Empty_out $end
$var wire 1 2 FIFO_ok $end
$var wire 1 3 Full_out $end
$var wire 1 4 Idle $end
$var wire 1 5 MultipleData $end
$var wire 1 6 NewData $end
$var wire 1 7 ReadEn_in $end
$var wire 1 8 Read_enable $end
$var wire 1 9 Reset $end
$var wire 1 : SD_clock $end
$var wire 1 ; Send $end
$var wire 1 < Serial_ready $end
$var wire 1 = Service $end
$var wire 1 > Timeout $end
$var wire 1 ? Timeout_enable $end
$var wire 1 @ Timeout_oc $end
$var wire 16 A Timeout_reg [15:0] $end
$var wire 1 B WriteEn_in $end
$var wire 1 C WriteRead $end
$var wire 1 D Write_enable $end
$scope module Control_datos $end
$var wire 1 ! iAck $end
$var wire 8 E iBlocks [7:0] $end
$var wire 1 % iClock $end
$var wire 1 & iComplete $end
$var wire 1 2 iFIFO_ok $end
$var wire 1 5 iMultipleData $end
$var wire 1 6 iNewData $end
$var wire 1 9 iReset $end
$var wire 1 < iSerial_ready $end
$var wire 1 > iTimeout $end
$var wire 1 ? iTimeout_enable $end
$var wire 16 F iTimeout_reg [15:0] $end
$var wire 1 C iWriteRead $end
$var wire 1 " oAck $end
$var wire 4 G oBlocks [3:0] $end
$var wire 1 0 oData_transfer_complete $end
$var wire 1 4 oIdle $end
$var wire 1 5 oMultipleData $end
$var wire 1 ; oSend $end
$var wire 16 H oTimeout_val [15:0] $end
$var wire 1 C oWriteRead $end
$var reg 3 I rState [2:0] $end
$var reg 1 J rTemp_Ack $end
$var reg 1 K rTemp_Data_Complete $end
$var reg 1 L rTemp_Idle $end
$var reg 1 M rTemp_send $end
$scope begin FSM_control $end
$upscope $end
$upscope $end
$scope module Capa_Fisica_datos $end
$var wire 1 " iAck $end
$var wire 8 N iBlocks [7:0] $end
$var wire 1 % iClock $end
$var wire 32 O iData_from_FIFO [31:0] $end
$var wire 1 + iData_from_SD $end
$var wire 1 P iData_pin $end
$var wire 1 4 iIdle $end
$var wire 1 5 iMultipleData $end
$var wire 1 9 iReset $end
$var wire 1 : iSD_clock $end
$var wire 1 ; iSend $end
$var wire 1 = iService $end
$var wire 16 Q iTimeout_reg [15:0] $end
$var wire 1 C iWriteRead $end
$var wire 1 ! oAck $end
$var wire 1 $ oClear_in $end
$var wire 1 & oComplete $end
$var wire 1 ' oComplete_escritura $end
$var wire 1 ( oComplete_lectura $end
$var wire 32 R oData_to_FIFO [31:0] $end
$var wire 1 S oPad_enable $end
$var wire 1 7 oReadEn_in $end
$var wire 1 8 oRead_enable $end
$var wire 1 T oRead_reset $end
$var wire 1 < oSerial_ready $end
$var wire 1 @ oTimeout_oc $end
$var wire 1 B oWriteEn_in $end
$var wire 1 D oWrite_enable $end
$var wire 1 U oWrite_reset $end
$var integer 32 V Contador [31:0] $end
$var reg 1 W rRead_reset $end
$var reg 4 X rState [3:0] $end
$var reg 1 Y rTemp_Complete $end
$var reg 1 Z rTemp_Read_enable $end
$var reg 1 [ rTemp_Serial_ready $end
$var reg 1 \ rTemp_Write_enable $end
$var reg 1 ] rTemp_enable_pad $end
$var reg 1 ^ rTemp_iClear_in $end
$var reg 1 _ rTemp_iReadEn_in $end
$var reg 1 ` rTemp_iWriteEn_in $end
$var reg 1 a rTemp_oAck $end
$var reg 1 b rWrite_reset $end
$scope module lectura $end
$var wire 1 c iEnable $end
$var wire 8 d iFrame_size [7:0] $end
$var wire 1 T iReset $end
$var wire 1 : iSD_clock $end
$var wire 1 + iSerial $end
$var wire 1 ( oComplete $end
$var wire 32 e oParallel [31:0] $end
$var integer 32 f i [31:0] $end
$var reg 32 g rA [31:0] $end
$var reg 1 h rB $end
$upscope $end
$scope module escritura $end
$var wire 1 D iEnable $end
$var wire 8 i iFrame_size [7:0] $end
$var wire 1 5 iMultipleData $end
$var wire 32 j iParallel [31:0] $end
$var wire 1 U iReset $end
$var wire 1 : iSD_clock $end
$var wire 1 ' oComplete $end
$var wire 1 P oSerial $end
$var wire 4 k oSerial_multi [3:0] $end
$var integer 32 l j [31:0] $end
$var reg 1 m rC $end
$var reg 1 n rD $end
$upscope $end
$scope begin FSM_fisica $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 & Complete $end
$var wire 32 o Data_from_FIFO [31:0] $end
$var wire 1 , Data_pin_out $end
$var wire 32 p Data_to_FIFO_temp [31:0] $end
$var wire 1 0 Data_transfer_complete $end
$var wire 1 4 Idle $end
$var wire 1 5 MultipleData $end
$var wire 1 ; Send $end
$var wire 1 < Serial_ready $end
$var wire 1 > Timeout $end
$var reg 8 q Blocks [7:0] $end
$var reg 1 r Clock $end
$var reg 32 s Data_from_DMA [31:0] $end
$var reg 1 t Data_pin_in $end
$var reg 1 u Data_to_FIFO $end
$var reg 1 v FIFO_ok $end
$var reg 1 w NewData $end
$var reg 1 x Reset $end
$var reg 1 y SD_clock $end
$var reg 1 z Service $end
$var reg 1 { Timeout_enable $end
$var reg 16 | Timeout_reg [15:0] $end
$var reg 1 } WriteRead $end
$upscope $end
$scope module MyFIFO_Write $end
$var wire 1 $ Clear_in $end
$var wire 32 ~ Data_in [31:0] $end
$var wire 1 !" EqualAddresses $end
$var wire 1 "" NextReadAddressEn $end
$var wire 1 #" NextWriteAddressEn $end
$var wire 1 $" PresetEmpty $end
$var wire 1 %" PresetFull $end
$var wire 1 : RClk $end
$var wire 1 7 ReadEn_in $end
$var wire 1 &" Rst_Status $end
$var wire 1 '" Set_Status $end
$var wire 1 % WClk $end
$var wire 1 B WriteEn_in $end
$var wire 8 (" pNextWordToRead [7:0] $end
$var wire 8 )" pNextWordToWrite [7:0] $end
$var reg 32 *" Data_out [31:0] $end
$var reg 1 +" Empty_out $end
$var reg 1 ," Full_out $end
$var reg 1 -" Status $end
$scope module GrayCounter_pWr $end
$var wire 1 $ Clear_in $end
$var wire 1 % Clk $end
$var wire 1 #" Enable_in $end
$var reg 4 ." BinaryCount [3:0] $end
$var reg 4 /" GrayCount_out [3:0] $end
$upscope $end
$scope module GrayCounter_pRd $end
$var wire 1 $ Clear_in $end
$var wire 1 : Clk $end
$var wire 1 "" Enable_in $end
$var reg 4 0" BinaryCount [3:0] $end
$var reg 4 1" GrayCount_out [3:0] $end
$upscope $end
$upscope $end
$scope module MyFIFO_Read $end
$var wire 1 $ Clear_in $end
$var wire 32 2" Data_in [31:0] $end
$var wire 1 3" EqualAddresses $end
$var wire 1 4" NextReadAddressEn $end
$var wire 1 5" NextWriteAddressEn $end
$var wire 1 6" PresetEmpty $end
$var wire 1 7" PresetFull $end
$var wire 1 % RClk $end
$var wire 1 7 ReadEn_in $end
$var wire 1 8" Rst_Status $end
$var wire 1 9" Set_Status $end
$var wire 1 : WClk $end
$var wire 1 B WriteEn_in $end
$var wire 8 :" pNextWordToRead [7:0] $end
$var wire 8 ;" pNextWordToWrite [7:0] $end
$var reg 32 <" Data_out [31:0] $end
$var reg 1 =" Empty_out $end
$var reg 1 >" Full_out $end
$var reg 1 ?" Status $end
$scope module GrayCounter_pWr $end
$var wire 1 $ Clear_in $end
$var wire 1 : Clk $end
$var wire 1 5" Enable_in $end
$var reg 4 @" BinaryCount [3:0] $end
$var reg 4 A" GrayCount_out [3:0] $end
$upscope $end
$scope module GrayCounter_pRd $end
$var wire 1 $ Clear_in $end
$var wire 1 % Clk $end
$var wire 1 4" Enable_in $end
$var reg 4 B" BinaryCount [3:0] $end
$var reg 4 C" GrayCount_out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx C"
bx B"
bx A"
bx @"
x?"
x>"
x="
bx <"
b0xxxx ;"
b0xxxx :"
09"
08"
x7"
x6"
x5"
x4"
x3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
x-"
x,"
x+"
bx *"
b0xxxx )"
b0xxxx ("
0'"
0&"
x%"
x$"
x#"
x""
x!"
b10011000100 ~
1}
b1000110 |
0{
0z
0y
1x
0w
0v
0u
1t
b10011000100 s
0r
b1 q
bz p
bx o
xn
xm
b0 l
bz k
bx j
b1 i
xh
bx g
b0 f
bx e
b1 d
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
bx X
xW
b0 V
xU
xT
xS
bx R
b1000110 Q
xP
bx O
b1 N
xM
xL
xK
xJ
bx I
b1000110 H
bz G
b1000110 F
b1 E
xD
1C
xB
b1000110 A
z@
0?
z>
0=
x<
x;
0:
19
x8
x7
06
z5
x4
x3
02
x1
x0
bz /
bx .
bx -
z,
1+
bx *
b10011000100 )
x(
x'
x&
0%
x$
b1 #
x"
x!
$end
#20000
0L
04
0J
0"
0M
0;
0K
00
0="
0,"
1r
1%
#21000
b111 I
#40000
0n
0'
0m
0P
b0 g
b0 .
b0 R
b0 e
b0 2"
0>"
03
0+"
01
0r
0%
0t
0+
0x
09
1y
1:
#41000
b1111 X
#60000
1L
14
1r
1%
#80000
0r
0%
0y
0:
#100000
1r
1%
#120000
0b
0U
0a
0!
0Y
0&
1[
1<
0\
0D
07"
0%"
0""
04"
0?"
0-"
1#"
15"
0_
07
1^
1$
1`
1B
0r
0%
1y
1:
#140000
b0 C"
b0 :"
b1 B"
b0 /"
b0 )"
b1 ."
1r
1%
#160000
0r
0%
0y
0:
#180000
1r
1%
#200000
1+"
1="
11
1$"
16"
b0 1"
1!"
b0 ("
b1 0"
b0 A"
13"
b0 ;"
b1 @"
0r
0%
1y
1:
1z
1=
1w
16
#201000
b1110 X
#220000
1r
1%
#221000
b110 I
#240000
0r
0%
0y
0:
#260000
0L
04
1r
1%
#261000
b101 I
#280000
0^
0$
0r
0%
1y
1:
#300000
0$"
b1 /"
0!"
b1 )"
b10 ."
1r
1%
#320000
0r
0%
0y
0:
#340000
b11 /"
b11 )"
b11 ."
1r
1%
#350000
b10010110 s
b10010110 )
b10010110 ~
#360000
06"
b1 A"
03"
b1 ;"
b10 @"
0+"
x1
b1101 X
0r
0%
1y
1:
#380000
b10 /"
b10 )"
b100 ."
0="
01
1r
1%
#400000
0r
0%
0y
0:
0w
06
#420000
b110 /"
b110 )"
b101 ."
1r
1%
#440000
1]
1S
b11 A"
b11 ;"
b11 @"
0r
0%
1t
1+
1y
1:
#460000
b111 /"
b111 )"
b110 ."
1r
1%
#480000
0r
0%
0t
0+
0y
0:
#500000
b101 /"
b101 )"
b111 ."
1r
1%
0z
0=
#520000
b10 A"
b10 ;"
b100 @"
0r
0%
1t
1+
1y
1:
#540000
b100 /"
b100 )"
b1000 ."
1r
1%
#560000
0r
0%
0t
0+
0y
0:
#580000
b1100 /"
b1100 )"
b1001 ."
1r
1%
#600000
b110 A"
b110 ;"
b101 @"
0r
0%
1y
1:
1v
12
#620000
b1101 /"
b1101 )"
b1010 ."
1r
1%
#621000
b100 I
#640000
0r
0%
1t
1+
0y
0:
#660000
1M
1;
b1111 /"
b1111 )"
b1011 ."
1r
1%
#680000
b111 A"
b111 ;"
b110 @"
1""
14"
0#"
05"
1_
17
0`
0B
0r
0%
0t
0+
1y
1:
#700000
b0 <"
b0 -
b1 C"
b1 :"
b10 B"
1r
1%
b1011101110 s
b1011101110 )
b1011101110 ~
#720000
b1100 X
0r
0%
1t
1+
0y
0:
#740000
b11 C"
b11 :"
b11 B"
1r
1%
#760000
b1 l
1\
1D
b10011000100 *"
b10011000100 *
b10011000100 O
b10011000100 j
b10011000100 o
b1 1"
b1 ("
b10 0"
0r
0%
1y
1:
#761000
b1011 X
#780000
b10 C"
b10 :"
b100 B"
1r
1%
#800000
0r
0%
0t
0+
0y
0:
0v
02
#820000
b110 C"
b110 :"
b101 B"
1r
1%
#840000
b11 1"
b11 ("
b11 0"
b10 l
0""
04"
0_
07
0r
0%
1t
1+
1y
1:
#860000
1r
1%
#880000
0r
0%
0t
0+
0y
0:
#900000
1r
1%
#920000
1m
1P
b11 l
0r
0%
1y
1:
#940000
1r
1%
#960000
0r
0%
1t
1+
0y
0:
#980000
1r
1%
#1000000
0m
0P
b100 l
0r
0%
0t
0+
1y
1:
#1020000
1r
1%
#1040000
0r
0%
1t
1+
0y
0:
#1060000
1r
1%
#1080000
b101 l
0r
0%
1y
1:
#1100000
1r
1%
#1120000
0r
0%
0t
0+
0y
0:
#1140000
1r
1%
#1160000
b110 l
0r
0%
1t
1+
1y
1:
#1180000
1r
1%
#1200000
0r
0%
0t
0+
0y
0:
#1220000
1r
1%
#1240000
1m
1P
b111 l
0r
0%
1y
1:
#1260000
1r
1%
#1280000
0r
0%
0y
0:
#1300000
1r
1%
#1320000
b1000 l
0r
0%
1y
1:
#1340000
1r
1%
#1360000
0r
0%
0y
0:
#1380000
1r
1%
#1400000
0m
0P
b1001 l
0r
0%
1y
1:
#1420000
1r
1%
#1440000
0r
0%
0y
0:
#1460000
1r
1%
#1480000
b1010 l
0r
0%
1y
1:
#1500000
1r
1%
#1520000
0r
0%
0y
0:
#1540000
1r
1%
#1560000
1m
1P
b1011 l
0r
0%
1y
1:
#1580000
1r
1%
#1600000
0r
0%
0y
0:
#1620000
1r
1%
#1640000
0m
0P
b1100 l
0r
0%
1y
1:
#1660000
1r
1%
#1680000
0r
0%
0y
0:
#1700000
1r
1%
#1720000
b1101 l
0r
0%
1y
1:
#1740000
1r
1%
#1760000
0r
0%
0y
0:
#1780000
1r
1%
#1800000
b1110 l
0r
0%
1y
1:
#1820000
1r
1%
#1840000
0r
0%
0y
0:
#1860000
1r
1%
#1880000
b1111 l
0r
0%
1y
1:
#1900000
1r
1%
#1920000
0r
0%
0y
0:
#1940000
1r
1%
#1960000
b10000 l
0r
0%
1y
1:
#1980000
1r
1%
#2000000
0r
0%
0y
0:
#2020000
1r
1%
#2040000
b10001 l
0r
0%
1y
1:
#2060000
1r
1%
#2080000
0r
0%
0y
0:
#2100000
1r
1%
#2120000
b10010 l
0r
0%
1y
1:
#2140000
1r
1%
#2160000
0r
0%
0y
0:
#2180000
1r
1%
#2200000
b10011 l
0r
0%
1y
1:
#2220000
1r
1%
#2240000
0r
0%
0y
0:
#2260000
1r
1%
#2280000
b10100 l
0r
0%
1y
1:
#2300000
1r
1%
#2320000
0r
0%
0y
0:
#2340000
1r
1%
#2360000
b10101 l
0r
0%
1y
1:
#2380000
1r
1%
#2400000
0r
0%
0y
0:
#2420000
1r
1%
#2440000
b10110 l
0r
0%
1y
1:
#2460000
1r
1%
#2480000
0r
0%
0y
0:
#2500000
1r
1%
#2520000
b10111 l
0r
0%
1y
1:
#2540000
1r
1%
#2560000
0r
0%
0y
0:
#2580000
1r
1%
#2600000
b11000 l
0r
0%
1y
1:
#2620000
1r
1%
#2640000
0r
0%
0y
0:
#2660000
1r
1%
#2680000
b11001 l
0r
0%
1y
1:
#2700000
1r
1%
#2720000
0r
0%
0y
0:
#2740000
1r
1%
#2760000
b11010 l
0r
0%
1y
1:
#2780000
1r
1%
#2800000
0r
0%
0y
0:
#2820000
1r
1%
#2840000
b11011 l
0r
0%
1y
1:
#2860000
1r
1%
#2880000
0r
0%
0y
0:
#2900000
1r
1%
#2920000
b11100 l
0r
0%
1y
1:
#2940000
1r
1%
#2960000
0r
0%
0y
0:
#2980000
1r
1%
#3000000
b11101 l
0r
0%
1y
1:
#3020000
1r
1%
#3040000
0r
0%
0y
0:
#3060000
1r
1%
#3080000
b11110 l
0r
0%
1y
1:
#3100000
1r
1%
#3120000
0r
0%
0y
0:
#3140000
1r
1%
#3160000
b11111 l
0r
0%
1y
1:
#3180000
1r
1%
#3200000
0r
0%
0y
0:
#3220000
1r
1%
#3240000
1n
1'
b0 l
0r
0%
1y
1:
#3260000
1r
1%
#3280000
0r
0%
0y
0:
#3300000
1r
1%
#3320000
0n
0'
1Y
1&
1b
1U
b1 V
b1 l
0r
0%
1y
1:
#3321000
b111 X
#3340000
0M
0;
1r
1%
#3341000
b11 I
#3360000
0r
0%
0y
0:
#3380000
1J
1"
1r
1%
#3400000
0\
0D
0r
0%
1y
1:
#3401000
b110 X
#3420000
1r
1%
#3440000
0r
0%
0y
0:
#3460000
1r
1%
#3480000
1a
1!
0r
0%
1y
1:
#3481000
b1111 X
#3500000
b111 I
1K
10
1r
1%
#3520000
0r
0%
0y
0:
#3540000
1L
14
0J
0"
1r
1%
#3560000
0b
0U
0a
0!
0Y
0&
1#"
15"
1^
1$
1`
1B
0r
0%
1y
1:
#3580000
b0 C"
b0 :"
b1 B"
b0 /"
b0 )"
b1 ."
1r
1%
#3600000
0r
0%
0y
0:
#3620000
1r
1%
#3640000
1="
1+"
11
16"
1$"
b0 A"
13"
b0 ;"
b1 @"
b0 1"
1!"
b0 ("
b1 0"
0r
0%
1y
1:
#3660000
1r
1%
#3680000
0r
0%
0y
0:
#3700000
1r
1%
#3720000
0r
0%
1y
1:
#3740000
1r
1%
#3760000
0r
0%
0y
0:
#3780000
1r
1%
#3800000
0r
0%
1y
1:
#3820000
1r
1%
#3840000
0r
0%
0y
0:
#3860000
1r
1%
#3880000
0r
0%
1y
1:
#3900000
1r
1%
#3920000
0r
0%
0y
0:
#3940000
1r
1%
#3960000
0r
0%
1y
1:
#3980000
1r
1%
#4000000
0r
0%
0y
0:
#4020000
1r
1%
#4040000
0r
0%
1y
1:
