{"vcs1":{"timestamp_begin":1679794386.534482105, "rt":0.39, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1679794386.981554250, "rt":0.41, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1679794387.438561637, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794386.210251633}
{"VCS_COMP_START_TIME": 1679794386.210251633}
{"VCS_COMP_END_TIME": 1679794387.702860196}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230992}}
