v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
L 4 -420 -1140 -420 -600 {}
L 4 -420 -1140 420 -1140 {}
L 4 420 -1140 420 -600 {}
L 4 -420 -600 420 -600 {}
L 4 -420 -560 -420 -20 {}
L 4 -420 -560 420 -560 {}
L 4 420 -560 420 -20 {}
L 4 -420 -20 420 -20 {}
L 4 -420 20 -420 560 {}
L 4 -420 20 420 20 {}
L 4 420 20 420 560 {}
L 4 -420 560 420 560 {}
L 4 -420 600 -420 1140 {}
L 4 -420 600 420 600 {}
L 4 420 600 420 1140 {}
L 4 -420 1140 420 1140 {}
N 270 -1020 270 -1000 {lab=VDD}
N -270 -1000 -270 -980 {lab=VDD}
N 20 -1020 20 -1000 {lab=VDD}
N -200 -940 -120 -940 {lab=#net1}
N 120 -940 160 -940 {lab=#net2}
N 120 -1100 120 -940 {lab=#net2}
N 80 -940 120 -940 {lab=#net2}
N -380 -1100 120 -1100 {lab=#net2}
N -380 -1100 -380 -940 {lab=#net2}
N -380 -940 -340 -940 {lab=#net2}
N -140 -880 -120 -880 {lab=clk_b}
N -140 -880 -140 -760 {lab=clk_b}
N 0 -800 0 -680 {lab=div_rst}
N 140 -900 160 -900 {lab=lmt0}
N 140 -900 140 -640 {lab=lmt0}
N -200 -900 -180 -900 {lab=cout0}
N -180 -900 -180 -720 {lab=cout0}
N -180 -720 460 -720 {lab=cout0}
N -460 -760 -140 -760 {lab=clk_b}
N -460 -680 0 -680 {lab=div_rst}
N -460 -640 140 -640 {lab=lmt0}
N 80 -880 100 -880 {lab=#net3}
N -500 -860 -480 -860 {lab=#net4}
N -500 -900 -340 -900 {lab=#net5}
N -580 -960 -580 -940 {lab=VDD}
N 1230 -60 1270 -60 {lab=clk_out}
N 1270 -90 1270 -60 {lab=clk_out}
N 1270 -60 1310 -60 {lab=clk_out}
N 380 -920 480 -920 {lab=neq0}
N 1170 -140 1170 -120 {lab=VDD}
N 990 -60 1030 -60 {lab=#net6}
N 990 -60 990 120 {lab=#net6}
N 990 120 1270 120 {lab=#net6}
N 1270 0 1270 120 {lab=#net6}
N 1230 0 1270 0 {lab=#net6}
N 1110 310 1130 310 {lab=#net7}
N 1030 210 1030 230 {lab=VDD}
N 1150 80 1150 270 {lab=#net8}
N 1110 270 1150 270 {lab=#net8}
N 270 -440 270 -420 {lab=VDD}
N -270 -420 -270 -400 {lab=VDD}
N 20 -440 20 -420 {lab=VDD}
N -200 -360 -120 -360 {lab=#net9}
N 120 -360 160 -360 {lab=#net10}
N 120 -520 120 -360 {lab=#net10}
N 80 -360 120 -360 {lab=#net10}
N -380 -520 120 -520 {lab=#net10}
N -380 -520 -380 -360 {lab=#net10}
N -380 -360 -340 -360 {lab=#net10}
N -140 -300 -120 -300 {lab=clk_b}
N -140 -300 -140 -180 {lab=clk_b}
N 0 -220 0 -100 {lab=div_rst}
N 140 -320 160 -320 {lab=lmt1}
N 140 -320 140 -60 {lab=lmt1}
N -200 -320 -180 -320 {lab=cout1}
N -180 -320 -180 -140 {lab=cout1}
N -180 -140 460 -140 {lab=cout1}
N -460 -180 -140 -180 {lab=clk_b}
N -460 -100 0 -100 {lab=div_rst}
N -460 -60 140 -60 {lab=lmt1}
N 80 -300 100 -300 {lab=#net11}
N -460 -320 -340 -320 {lab=cout0}
N 380 -340 480 -340 {lab=neq1}
N 270 140 270 160 {lab=VDD}
N -270 160 -270 180 {lab=VDD}
N 20 140 20 160 {lab=VDD}
N -200 220 -120 220 {lab=#net12}
N 120 220 160 220 {lab=#net13}
N 120 60 120 220 {lab=#net13}
N 80 220 120 220 {lab=#net13}
N -380 60 120 60 {lab=#net13}
N -380 60 -380 220 {lab=#net13}
N -380 220 -340 220 {lab=#net13}
N -140 280 -120 280 {lab=clk_b}
N -140 280 -140 400 {lab=clk_b}
N 0 360 0 480 {lab=div_rst}
N 140 260 160 260 {lab=lmt2}
N 140 260 140 520 {lab=lmt2}
N -200 260 -180 260 {lab=cout2}
N -180 260 -180 440 {lab=cout2}
N -180 440 460 440 {lab=cout2}
N -460 400 -140 400 {lab=clk_b}
N -460 480 0 480 {lab=div_rst}
N -460 520 140 520 {lab=lmt2}
N 80 280 100 280 {lab=#net14}
N -460 260 -340 260 {lab=cout1}
N 380 240 480 240 {lab=neq2}
N 270 720 270 740 {lab=VDD}
N -270 740 -270 760 {lab=VDD}
N 20 720 20 740 {lab=VDD}
N -200 800 -120 800 {lab=#net15}
N 120 800 160 800 {lab=#net16}
N 120 640 120 800 {lab=#net16}
N 80 800 120 800 {lab=#net16}
N -380 640 120 640 {lab=#net16}
N -380 640 -380 800 {lab=#net16}
N -380 800 -340 800 {lab=#net16}
N -140 860 -120 860 {lab=clk_b}
N -140 860 -140 980 {lab=clk_b}
N 0 940 0 1060 {lab=div_rst}
N 140 840 160 840 {lab=lmt3}
N 140 840 140 1100 {lab=lmt3}
N -200 840 -180 840 {lab=#net17}
N -180 840 -180 1020 {lab=#net17}
N -460 980 -140 980 {lab=clk_b}
N -460 1060 0 1060 {lab=div_rst}
N -460 1100 140 1100 {lab=lmt3}
N 80 860 100 860 {lab=#net18}
N -460 840 -340 840 {lab=cout2}
N 380 820 480 820 {lab=neq3}
N -180 1020 460 1020 {lab=#net17}
N -270 -860 -270 -840 {lab=VSS}
N 270 -840 270 -820 {lab=VSS}
N -40 -1020 -40 -1000 {lab=VSS}
N -580 -820 -580 -800 {lab=VSS}
N -270 -280 -270 -260 {lab=VSS}
N 270 -260 270 -240 {lab=VSS}
N -40 -440 -40 -420 {lab=VSS}
N -270 300 -270 320 {lab=VSS}
N 270 320 270 340 {lab=VSS}
N -40 140 -40 160 {lab=VSS}
N 270 900 270 920 {lab=VSS}
N -40 720 -40 740 {lab=VSS}
N -270 880 -270 900 {lab=VSS}
N 1030 350 1030 370 {lab=VSS}
N 1110 -140 1110 -120 {lab=VSS}
N 480 200 480 240 {lab=neq2}
N 480 -380 480 -340 {lab=neq1}
N 480 -960 480 -920 {lab=neq0}
N 480 780 480 820 {lab=neq3}
N 480 240 570 240 {lab=neq2}
N 570 10 570 240 {lab=neq2}
N 570 10 660 10 {lab=neq2}
N 600 40 600 820 {lab=neq3}
N 480 820 600 820 {lab=neq3}
N 600 40 660 40 {lab=neq3}
N 570 -10 660 -10 {lab=neq1}
N 570 -340 570 -10 {lab=neq1}
N 480 -340 570 -340 {lab=neq1}
N 600 -40 660 -40 {lab=neq0}
N 600 -920 600 -40 {lab=neq0}
N 480 -920 600 -920 {lab=neq0}
N 760 -100 760 -80 {lab=VDD}
N 760 80 760 100 {lab=VSS}
N 930 -30 930 0 {lab=div_rst}
N 870 0 930 0 {lab=div_rst}
N 930 -0 1030 -0 {lab=div_rst}
N 990 -620 990 -600 {lab=VDD}
N 990 -440 990 -420 {lab=VSS}
N 830 -500 890 -500 {lab=en}
N 830 -540 890 -540 {lab=clk_in}
N 1110 -520 1170 -520 {lab=clk_b}
C {t2_ha.sym} -270 -920 0 0 {name=x1}
C {t2_dff_1.sym} 0 -910 0 0 {name=x2}
C {t2_xor2.sym} 270 -920 0 0 {name=x3}
C {lab_pin.sym} 270 -1020 1 0 {name=p2 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -270 -1000 1 0 {name=p1 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 20 -1020 1 0 {name=p4 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -460 -760 0 0 {name=p8 sig_type=std_logic lab=clk_b}
C {lab_pin.sym} -460 -680 0 0 {name=p10 sig_type=std_logic lab=div_rst}
C {lab_pin.sym} -460 -640 0 0 {name=p14 sig_type=std_logic lab=lmt0}
C {lab_pin.sym} 460 -720 2 0 {name=p18 sig_type=std_logic lab=cout0}
C {noconn.sym} 100 -880 0 1 {name=l6}
C {t2_tie.sym} -580 -880 0 0 {name=x4}
C {noconn.sym} -480 -860 0 1 {name=l1}
C {lab_pin.sym} -580 -960 1 0 {name=p7 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 480 -960 1 0 {name=p13 sig_type=std_logic lab=neq0}
C {lab_pin.sym} 1310 -60 2 0 {name=p16 sig_type=std_logic lab=clk_out}
C {noconn.sym} 1270 -90 3 1 {name=l8}
C {t2_dff_1.sym} 1150 -30 0 0 {name=x5}
C {lab_pin.sym} 1170 -140 1 0 {name=p3 sig_type=std_logic lab=VDD}
C {t2_tie.sym} 1030 290 0 0 {name=x7}
C {noconn.sym} 1130 310 0 1 {name=l12}
C {lab_pin.sym} 1030 210 1 0 {name=p5 sig_type=std_logic lab=VDD}
C {t2_ha.sym} -270 -340 0 0 {name=x8}
C {t2_dff_1.sym} 0 -330 0 0 {name=x9}
C {t2_xor2.sym} 270 -340 0 0 {name=x10}
C {lab_pin.sym} 270 -440 1 0 {name=p6 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -270 -420 1 0 {name=p9 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 20 -440 1 0 {name=p11 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -460 -180 0 0 {name=p12 sig_type=std_logic lab=clk_b}
C {lab_pin.sym} -460 -100 0 0 {name=p15 sig_type=std_logic lab=div_rst}
C {lab_pin.sym} -460 -60 0 0 {name=p17 sig_type=std_logic lab=lmt1}
C {lab_pin.sym} 460 -140 2 0 {name=p19 sig_type=std_logic lab=cout1}
C {noconn.sym} 100 -300 0 1 {name=l2}
C {lab_pin.sym} 480 -380 1 0 {name=p23 sig_type=std_logic lab=neq1}
C {lab_pin.sym} -460 -320 0 0 {name=p21 sig_type=std_logic lab=cout0}
C {t2_ha.sym} -270 240 0 0 {name=x11}
C {t2_dff_1.sym} 0 250 0 0 {name=x12}
C {t2_xor2.sym} 270 240 0 0 {name=x13}
C {lab_pin.sym} 270 140 1 0 {name=p24 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -270 160 1 0 {name=p25 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 20 140 1 0 {name=p26 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -460 400 0 0 {name=p27 sig_type=std_logic lab=clk_b}
C {lab_pin.sym} -460 480 0 0 {name=p28 sig_type=std_logic lab=div_rst}
C {lab_pin.sym} -460 520 0 0 {name=p29 sig_type=std_logic lab=lmt2}
C {lab_pin.sym} 460 440 2 0 {name=p30 sig_type=std_logic lab=cout2}
C {noconn.sym} 100 280 0 1 {name=l3}
C {lab_pin.sym} 480 200 1 0 {name=p31 sig_type=std_logic lab=neq2}
C {lab_pin.sym} -460 260 0 0 {name=p32 sig_type=std_logic lab=cout1}
C {t2_ha.sym} -270 820 0 0 {name=x14}
C {t2_dff_1.sym} 0 830 0 0 {name=x15}
C {t2_xor2.sym} 270 820 0 0 {name=x16}
C {lab_pin.sym} 270 720 1 0 {name=p33 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -270 740 1 0 {name=p34 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 20 720 1 0 {name=p35 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -460 980 0 0 {name=p36 sig_type=std_logic lab=clk_b}
C {lab_pin.sym} -460 1060 0 0 {name=p37 sig_type=std_logic lab=div_rst}
C {lab_pin.sym} -460 1100 0 0 {name=p38 sig_type=std_logic lab=lmt3}
C {noconn.sym} 100 860 0 1 {name=l21}
C {lab_pin.sym} 480 780 1 0 {name=p40 sig_type=std_logic lab=neq3}
C {lab_pin.sym} -460 840 0 0 {name=p41 sig_type=std_logic lab=cout2}
C {noconn.sym} 460 1020 0 1 {name=l25}
C {lab_pin.sym} -270 -840 3 0 {name=p39 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 270 -820 3 0 {name=p42 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -40 -1020 1 0 {name=p43 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -580 -800 3 0 {name=p44 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -270 -260 3 0 {name=p45 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 270 -240 3 0 {name=p46 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -40 -440 1 0 {name=p47 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -270 320 3 0 {name=p48 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 270 340 3 0 {name=p49 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -40 140 1 0 {name=p50 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 270 920 3 0 {name=p51 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -40 720 1 0 {name=p52 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -270 900 3 0 {name=p53 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1030 370 3 0 {name=p54 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1110 -140 3 1 {name=p56 sig_type=std_logic lab=VSS}
C {t2_or4.sym} 760 0 0 0 {name=x17}
C {lab_pin.sym} 760 -100 1 0 {name=p57 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 760 100 3 0 {name=p58 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 930 -30 1 0 {name=p59 sig_type=std_logic lab=div_rst}
C {t2_nand2.sym} 990 -520 0 0 {name=x6}
C {lab_pin.sym} 990 -620 1 0 {name=p20 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 990 -420 3 0 {name=p22 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 830 -540 0 0 {name=p55 sig_type=std_logic lab=clk_in}
C {lab_pin.sym} 830 -500 0 0 {name=p60 sig_type=std_logic lab=en}
C {lab_pin.sym} 1170 -520 2 0 {name=p61 sig_type=std_logic lab=clk_b}
C {iopin.sym} 1030 690 2 0 {name=p62 lab=VSS}
C {ipin.sym} 1030 820 0 0 {name=p63 lab=lmt0}
C {iopin.sym} 1030 660 2 0 {name=p66 lab=VDD}
C {opin.sym} 1030 960 2 0 {name=p67 lab=clk_out}
C {ipin.sym} 1030 850 0 0 {name=p64 lab=lmt1}
C {ipin.sym} 1030 880 0 0 {name=p65 lab=lmt2}
C {ipin.sym} 1030 910 0 0 {name=p68 lab=lmt3}
C {ipin.sym} 1030 740 0 0 {name=p69 lab=clk_in}
C {ipin.sym} 1030 770 0 0 {name=p70 lab=en}
