INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/Provided code/d_type_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/Provided code/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/Provided code/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/PartB/PartB.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/PartB/PartB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
