 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[11]                      Rise  0.2000 0.0000 0.0000 0.437062 0.894119 1.33118           1       61.3839  c             | 
|    inRegA/D[11]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_13/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_13/ZN   AND2_X1 Rise  0.2350 0.0350 0.0140 3.20783  1.06234  4.27017           1       61.2835                | 
|    inRegA/Q_reg[11]/D DFF_X1  Rise  0.2350 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       64.5201  F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       60.7143  FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      55.9375  F    K        | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0150 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2350        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0140        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_53/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_53/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.595001 1.06234  1.65734           1       61.2165                | 
|    outReg/Q_reg[51]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      61.2165  F    K        | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0230        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_54/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_54/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.277997 1.06234  1.34034           1       61.2165                | 
|    outReg/Q_reg[52]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      61.2165  F    K        | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0230        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[25]                      Rise  0.2000 0.0000 0.0000 1.6478   0.894119 2.54192           1       38.8116  c             | 
|    inRegB/D[25]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_27/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_27/ZN   AND2_X1 Rise  0.2300 0.0300 0.0100 1.4543   1.06234  2.51664           1       31.3972                | 
|    inRegB/Q_reg[25]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       28.8544  FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      56.1496  F    K        | 
|    inRegB/Q_reg[25]/CK        DFF_X1        Rise  0.1850 0.0110 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                      Rise  0.2000 0.0000 0.0000             33.0416  0.894119 33.9357           1       39.8214  c             | 
|    inRegA/D[4]               Rise  0.2000 0.0000                                                                                       | 
|    inRegA/i_0_6/A2   AND2_X1 Rise  0.2050 0.0050 0.0000    -0.0010           0.97463                                                   | 
|    inRegA/i_0_6/ZN   AND2_X1 Rise  0.2530 0.0480 0.0260             8.30344  1.06234  9.36578           1       27.0982                | 
|    inRegA/Q_reg[4]/D DFF_X1  Rise  0.2530 0.0000 0.0260    -0.0020           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       64.5201  F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       60.7143  FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      55.9375  F    K        | 
|    inRegA/Q_reg[4]/CK                 DFF_X1        Rise  0.2090 0.0030 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0180 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                      Rise  0.2000  0.0000 0.0000             0.688856 0.894119 1.58298           1       58.3371  c             | 
|    inRegB/D[0]               Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_2/A2   AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_2/ZN   AND2_X1 Rise  0.2630  0.0630 0.0380             14.3456  1.06234  15.4079           1       61.3839                | 
|    inRegB/Q_reg[0]/D DFF_X1  Rise  0.2590 -0.0040 0.0380    -0.0060           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       28.8544  FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      56.1496  F    K        | 
|    inRegB/Q_reg[0]/CK         DFF_X1        Rise  0.2020 0.0280 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0290 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_55/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_55/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.396215 1.06234  1.45856           1       59.7991                | 
|    outReg/Q_reg[53]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      61.2165  F    K        | 
|    outReg/Q_reg[53]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_57/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_57/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.389317 1.06234  1.45166           1       59.7991                | 
|    outReg/Q_reg[55]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      61.2165  F    K        | 
|    outReg/Q_reg[55]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_58/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_58/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.265034 1.06234  1.32738           1       59.7991                | 
|    outReg/Q_reg[56]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      61.2165  F    K        | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       36.9643  c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      61.2165                | 
|    outReg/i_0_59/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_59/ZN   AND2_X1 Fall  0.2360 0.0260 0.0050 0.226808 1.06234  1.28915           1       59.7991                | 
|    outReg/Q_reg[57]/D DFF_X1  Fall  0.2360 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       31.4061  c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       31.4061  F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       59.0848  F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       59.0848  FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      61.2165  F    K        | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2128M, PVMEM - 2982M)
