set_min_delay 30 -rise_from clk1 -fall_through [get_ports clk*] -ignore_clock_latency -reset_path
