+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12/
+ keep=50
+ synclk=50
+ [[ / == \/ ]]
+ len=60
+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12
+ maindir=/home/balkon00/PrintedTrees
+ testdir=/home/balkon00/PrintedTrees/test/pareto
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/sim
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/hdl
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results
+ resdir=/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12
+ rm -rf /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9 /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/results.txt
+ resfile=/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/results.txt
+ reportsdir=/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/*'
+ netldir=/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/*'
+ libpath=/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
+ lib=PPDK_Standard_Library_1.0V_25C_TYP_X1.db
+ libverilog=PPDK_Standard_Library_1.0V_25C_TYP_X1.v
+ '[' -f /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db ']'
+ sed -i '/ENV_LIBRARY_PATH=/ c\export ENV_LIBRARY_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_DB=/ c\export ENV_LIBRARY_DB="PPDK_Standard_Library_1.0V_25C_TYP_X1.db"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_CLK_PERIOD=/ c\export ENV_CLK_PERIOD="50000000"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_VERILOG_PATH=/ c\export ENV_LIBRARY_VERILOG_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ area_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ delay_rpt_dc=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ power_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12 --load-mode init --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt --new-inputs
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102 <= 157)?
     (X56 <= 89)?
       (X63 <= 62)?
         (X118 <= 203)?
           (X137 <= 7)?
             (X301 <= 3)?
               (X310 <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327 <= 2)?
             (X210 <= 133)?
              3
            :
              1
          :
            5
      :
         (X58 <= 138)?
           (X51 <= 198)?
             (X113 <= 145)?
              17
            :
              1
          :
             (X198 <= 100)?
              3
            :
              19
        :
           (X560 <= 21)?
            6
          :
             (X106 <= 92)?
              1
            :
              22
    :
       (X560 <= 147)?
         (X49 <= 219)?
          184
        :
           (X340 <= 0)?
             (X445 <= 28)?
              6
            :
               (X199 <= 194)?
                24
              :
                3
          :
             (X481 <= 1)?
               (X63 <= 68)?
                92
              :
                 (X312 <= 0)?
                  4
                :
                  9
            :
               (X32 <= 147)?
                 (X326 <= 16)?
                  2
                :
                  2
              :
                2
      :
         (X139 <= 1)?
           (X58 <= 6)?
             (X403 <= 0)?
               (X57 <= 3)?
                 (X361 <= 0)?
                  11
                :
                  1
              :
                 (X259 <= 2)?
                  10
                :
                  1
            :
               (X320 <= 0)?
                80
              :
                 (X286 <= 2)?
                  6
                :
                   (X118 <= 108)?
                     (X300 <= 141)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41 <= 114)?
              6
            :
               (X142 <= 27)?
                2
              :
                30
        :
           (X51 <= 105)?
             (X245 <= 9)?
               (X42 <= 32)?
                9
              :
                 (X41 <= 138)?
                   (X460 <= 0)?
                     (X125 <= 1)?
                      12
                    :
                       (X394 <= 0)?
                        10
                      :
                        2
                  :
                     (X65 <= 48)?
                       (X558 <= 16)?
                        6
                      :
                         (X263 <= 152)?
                          36
                        :
                           (X380 <= 25)?
                            3
                          :
                            1
                    :
                       (X527 <= 72)?
                        232
                      :
                         (X388 <= 0)?
                           (X319 <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57 <= 13)?
                     (X192 <= 159)?
                      23
                    :
                      4
                  :
                     (X539 <= 154)?
                      44
                    :
                      3
            :
               (X488 <= 2)?
                2
              :
                 (X93 <= 212)?
                  1
                :
                  1
          :
             (X248 <= 90)?
               (X498 <= 0)?
                 (X414 <= 0)?
                  37
                :
                  1
              :
                 (X275 <= 31)?
                  7
                :
                  4
            :
               (X101 <= 25)?
                 (X54 <= 121)?
                   (X290 <= 35)?
                     (X161 <= 87)?
                      5
                    :
                       (X190 <= 157)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335 <= 0)?
                    46
                  :
                     (X169 <= 3)?
                      5
                    :
                      7
              :
                 (X376 <= 6)?
                  2
                :
                  2
  :
     (X69 <= 66)?
       (X302 <= 5)?
         (X38 <= 125)?
           (X395 <= 14)?
             (X268 <= 32)?
              5
            :
              10
          :
             (X30 <= 143)?
               (X537 <= 6)?
                2
              :
                1
            :
              7
        :
           (X455 <= 190)?
            37
          :
            1
      :
         (X52 <= 172)?
           (X159 <= 95)?
             (X371 <= 91)?
              5
            :
               (X358 <= 57)?
                10
              :
                3
          :
             (X457 <= 19)?
               (X41 <= 135)?
                2
              :
                5
            :
               (X136 <= 29)?
                 (X240 <= 25)?
                   (X273 <= 144)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313 <= 3)?
                  1
                :
                  3
        :
           (X434 <= 29)?
             (X73 <= 61)?
               (X449 <= 28)?
                 (X287 <= 207)?
                   (X524 <= 4)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0 <= 153)?
                  10
                :
                  2
            :
              30
          :
             (X37 <= 199)?
               (X457 <= 35)?
                 (X128 <= 49)?
                   (X462 <= 13)?
                    7
                  :
                    3
                :
                   (X192 <= 103)?
                     (X244 <= 88)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403 <= 11)?
                1
              :
                9
    :
       (X509 <= 76)?
         (X37 <= 163)?
           (X69 <= 98)?
             (X394 <= 9)?
               (X265 <= 70)?
                 (X90 <= 43)?
                   (X336 <= 6)?
                    2
                  :
                     (X4 <= 53)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54 <= 92)?
                  12
                :
                   (X49 <= 235)?
                    8
                  :
                    2
            :
               (X57 <= 3)?
                 (X209 <= 174)?
                   (X12 <= 143)?
                    9
                  :
                     (X312 <= 12)?
                      4
                    :
                       (X62 <= 119)?
                        16
                      :
                        2
                :
                   (X428 <= 21)?
                    1
                  :
                    34
              :
                 (X283 <= 14)?
                   (X483 <= 7)?
                     (X1 <= 123)?
                      4
                    :
                       (X324 <= 40)?
                        31
                      :
                        1
                  :
                     (X504 <= 72)?
                      12
                    :
                       (X550 <= 14)?
                        3
                      :
                        1
                :
                   (X342 <= 22)?
                     (X181 <= 90)?
                       (X55 <= 173)?
                         (X435 <= 24)?
                           (X535 <= 76)?
                            8
                          :
                            1
                        :
                           (X258 <= 31)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1 <= 123)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44 <= 8)?
               (X488 <= 2)?
                 (X331 <= 29)?
                  4
                :
                   (X133 <= 221)?
                    2
                  :
                     (X57 <= 21)?
                      1
                    :
                      1
              :
                 (X274 <= 90)?
                   (X162 <= 188)?
                    189
                  :
                     (X147 <= 159)?
                       (X185 <= 186)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181 <= 103)?
                 (X452 <= 117)?
                   (X276 <= 39)?
                     (X90 <= 73)?
                      5
                    :
                       (X165 <= 45)?
                         (X477 <= 16)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405 <= 15)?
                       (X409 <= 61)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28 <= 185)?
                     (X141 <= 29)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180 <= 139)?
                  44
                :
                  2
        :
           (X409 <= 27)?
             (X296 <= 41)?
               (X452 <= 157)?
                1
              :
                1
            :
              57
          :
             (X159 <= 161)?
               (X199 <= 144)?
                 (X238 <= 168)?
                  21
                :
                   (X410 <= 28)?
                     (X115 <= 130)?
                      3
                    :
                      2
                  :
                     (X458 <= 77)?
                      1
                    :
                      7
              :
                 (X550 <= 4)?
                  1
                :
                  13
            :
               (X170 <= 16)?
                 (X387 <= 5)?
                  2
                :
                  1
              :
                 (X102 <= 231)?
                  24
                :
                  1
      :
         (X57 <= 10)?
           (X514 <= 76)?
             (X9 <= 91)?
               (X172 <= 213)?
                 (X227 <= 140)?
                  16
                :
                  3
              :
                 (X155 <= 79)?
                  1
                :
                  6
            :
               (X115 <= 145)?
                 (X114 <= 50)?
                  1
                :
                  136
              :
                 (X542 <= 63)?
                  3
                :
                  2
          :
             (X432 <= 56)?
               (X170 <= 41)?
                3
              :
                1
            :
               (X458 <= 78)?
                1
              :
                20
        :
           (X330 <= 8)?
             (X489 <= 23)?
              48
            :
              1
          :
             (X38 <= 75)?
               (X238 <= 156)?
                 (X199 <= 129)?
                  32
                :
                  3
              :
                 (X554 <= 157)?
                  9
                :
                  2
            :
               (X270 <= 68)?
                 (X434 <= 37)?
                   (X185 <= 144)?
                     (X323 <= 1)?
                      2
                    :
                      8
                  :
                     (X148 <= 69)?
                      1
                    :
                      6
                :
                   (X370 <= 95)?
                    12
                  :
                    3
              :
                 (X362 <= 215)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc/accuracy.txt
+ accuracy=8.346e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc/
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/acc/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 103 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 484539350.0      0.00       0.0 1134224000.0                           14329083.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 578996260.0      0.00       0.0 1254855040.0 net3991                   19459280.0000
    0:00:04 574427860.0      0.00       0.0 1235336320.0 net5457                   19261532.0000
    0:00:04 574820310.0      0.00       0.0 1235103488.0 net5479                   19276592.0000
    0:00:06 574777530.0      0.00       0.0 1233782016.0 net5222                   19281272.0000
    0:00:06 574385080.0      0.00       0.0 1233208448.0 net6200                   19266212.0000
    0:00:06 574549110.0      0.00       0.0 1232507136.0 net4550                   19271384.0000
    0:00:08 573764210.0      0.00       0.0 1231748224.0 net6183                   19241264.0000
    0:00:09 570624610.0      0.00       0.0 1229026176.0 net6167                   19120786.0000
    0:00:09 569447260.0      0.00       0.0 1227856128.0 net5481                   19075606.0000
    0:00:11 569447260.0      0.00       0.0 1227856128.0                           19075606.0000
    0:00:11 569447260.0      0.00       0.0 1227856128.0                           19075606.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 569447260.0      0.00       0.0 1227856128.0                           19075606.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:13 568041490.0      0.00       0.0 1225820288.0                           19020538.0000
    0:00:14 576097740.0      0.00       0.0 1233597184.0 net4000                   19345698.0000
    0:00:16 575705290.0      0.00       0.0 1233182080.0 net20154                  19330638.0000
    0:00:18 573907070.0      0.00       0.0 1230568960.0 net20171                  19260512.0000
    0:00:18 571159920.0      0.00       0.0 1228186240.0 net20164                  19155092.0000
    0:00:20 570375020.0      0.00       0.0 1227462784.0                           19124972.0000
    0:00:20 570375020.0      0.00       0.0 1227462784.0                           19124972.0000
    0:00:20 570375020.0      0.00       0.0 1227462784.0                           19124972.0000
    0:00:20 570375020.0      0.00       0.0 1227462784.0                           19124972.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=570375020.000000
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=36723840.000
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 3000 leaf cells, ports, hiers and 2996 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:36:42 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      3272
        Number of annotated net delay arcs  :      3272
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969578429.509766 ns, Total Simulation Time : 4999969578429.509766 ns

======================================================================
Summary:
Total number of nets = 2996
Number of annotated nets = 2996 (100.00%)
Total number of leaf cells = 1812
Number of fully annotated leaf cells = 1812 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.42 MB
CPU usage for this session: 22 seconds 
Elapsed time for this session: 22 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0270
+ echo -e 'Sol\tAccuracy\tArea\tDelay\tPower'
+ echo -e 'acc\t8.346e-01\t570375020.000000\t36723840.000\t0.0270'
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/acc.sv
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12 --load-mode all --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12 --keep-pareto-solutions 50
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/har_10_01_2022__21_12/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
++ find /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12 -type d -name '[0-9]*'
++ sed 's_.*/\([0-9][0-9]*\)_\1_g'
++ awk 'BEGIN {max=0} {if ($1 > max) max=$1} END {print max}'
+ pareto_sols=21
++ seq 0 21
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:1] <= 79)?
     (X56[7:1] <= 45)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 6)?
           (X137[7:4] <= 2)?
             (X301[7:2] <= 0)?
               (X310[7:1] <= 2)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:1] <= 4)?
             (X210[7:2] <= 33)?
              3
            :
              1
          :
            5
      :
         (X58[7:3] <= 18)?
           (X51[7:2] <= 50)?
             (X113[7:3] <= 19)?
              17
            :
              1
          :
             (X198[7:2] <= 23)?
              3
            :
              19
        :
           (X560[7:2] <= 5)?
            6
          :
             (X106[7:2] <= 24)?
              1
            :
              22
    :
       (X560[7:3] <= 19)?
         (X49[7:3] <= 29)?
          184
        :
           (X340[7:4] <= 2)?
             (X445[7:2] <= 9)?
              6
            :
               (X199[7:3] <= 24)?
                24
              :
                3
          :
             (X481 <= 3)?
               (X63[7:2] <= 16)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:3] <= 17)?
                 (X326[7:2] <= 4)?
                  2
                :
                  2
              :
                2
      :
         (X139 <= 1)?
           (X58[7:2] <= 2)?
             (X403[7:1] <= 1)?
               (X57[7:2] <= 2)?
                 (X361 <= 4)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:2] <= 2)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:4] <= 7)?
                     (X300[7:5] <= 5)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 7)?
              6
            :
               (X142[7:2] <= 7)?
                2
              :
                30
        :
           (X51[7:5] <= 6)?
             (X245[7:4] <= 4)?
               (X42[7:4] <= 2)?
                9
              :
                 (X41[7:2] <= 39)?
                   (X460[7:4] <= 3)?
                     (X125[7:3] <= 2)?
                      12
                    :
                       (X394[7:4] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 3)?
                       (X558 <= 17)?
                        6
                      :
                         (X263[7:5] <= 7)?
                          36
                        :
                           (X380[7:2] <= 5)?
                            3
                          :
                            1
                    :
                       (X527[7:3] <= 9)?
                        232
                      :
                         (X388[7:3] <= 4)?
                           (X319[7:3] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:3] <= 5)?
                     (X192[7:4] <= 10)?
                      23
                    :
                      4
                  :
                     (X539[7:2] <= 38)?
                      44
                    :
                      3
            :
               (X488[7:4] <= 5)?
                2
              :
                 (X93[7:3] <= 26)?
                  1
                :
                  1
          :
             (X248[7:3] <= 14)?
               (X498 <= 0)?
                 (X414[7:2] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 1)?
                  7
                :
                  4
            :
               (X101[7:3] <= 3)?
                 (X54[7:4] <= 9)?
                   (X290[7:4] <= 2)?
                     (X161[7:1] <= 46)?
                      5
                    :
                       (X190[7:2] <= 42)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:2] <= 0)?
                    46
                  :
                     (X169[7:1] <= 1)?
                      5
                    :
                      7
              :
                 (X376 <= 7)?
                  2
                :
                  2
  :
     (X69[7:1] <= 33)?
       (X302[7:3] <= 1)?
         (X38[7:3] <= 21)?
           (X395[7:4] <= 0)?
             (X268[7:4] <= 7)?
              5
            :
              10
          :
             (X30[7:3] <= 17)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:2] <= 45)?
            37
          :
            1
      :
         (X52[7:5] <= 3)?
           (X159[7:1] <= 51)?
             (X371[7:4] <= 9)?
              5
            :
               (X358[7:1] <= 28)?
                10
              :
                3
          :
             (X457[7:3] <= 4)?
               (X41 <= 136)?
                2
              :
                5
            :
               (X136[7:4] <= 2)?
                 (X240[7:2] <= 7)?
                   (X273[7:3] <= 18)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:2] <= 1)?
                  1
                :
                  3
        :
           (X434[7:3] <= 4)?
             (X73[7:3] <= 5)?
               (X449[7:2] <= 11)?
                 (X287[7:4] <= 13)?
                   (X524[7:3] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:2] <= 40)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:1] <= 100)?
               (X457[7:1] <= 21)?
                 (X128 <= 49)?
                   (X462[7:4] <= 2)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 3)?
                     (X244[7:3] <= 11)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:4] <= 2)?
                1
              :
                9
    :
       (X509[7:1] <= 37)?
         (X37[7:1] <= 82)?
           (X69[7:1] <= 50)?
             (X394[7:1] <= 5)?
               (X265[7:2] <= 17)?
                 (X90[7:5] <= 1)?
                   (X336[7:3] <= 5)?
                    2
                  :
                     (X4[7:2] <= 14)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:3] <= 14)?
                  12
                :
                   (X49[7:6] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:1] <= 1)?
                 (X209 <= 175)?
                   (X12[7:3] <= 15)?
                    9
                  :
                     (X312[7:1] <= 6)?
                      4
                    :
                       (X62[7:3] <= 16)?
                        16
                      :
                        2
                :
                   (X428[7:3] <= 1)?
                    1
                  :
                    34
              :
                 (X283 <= 12)?
                   (X483[7:1] <= 5)?
                     (X1[7:4] <= 8)?
                      4
                    :
                       (X324[7:4] <= 2)?
                        31
                      :
                        1
                  :
                     (X504[7:3] <= 12)?
                      12
                    :
                       (X550[7:4] <= 6)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:2] <= 24)?
                       (X55[7:4] <= 12)?
                         (X435[7:4] <= 0)?
                           (X535[7:3] <= 9)?
                            8
                          :
                            1
                        :
                           (X258[7:2] <= 6)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:2] <= 33)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44 <= 9)?
               (X488[7:2] <= 2)?
                 (X331[7:1] <= 13)?
                  4
                :
                   (X133[7:4] <= 16)?
                    2
                  :
                     (X57[7:1] <= 12)?
                      1
                    :
                      1
              :
                 (X274[7:1] <= 46)?
                   (X162[7:3] <= 24)?
                    189
                  :
                     (X147[7:3] <= 20)?
                       (X185[7:1] <= 94)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:2] <= 26)?
                 (X452[7:4] <= 6)?
                   (X276[7:3] <= 8)?
                     (X90[7:3] <= 9)?
                      5
                    :
                       (X165[7:3] <= 6)?
                         (X477[7:3] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:2] <= 5)?
                       (X409[7:2] <= 15)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28 <= 186)?
                     (X141[7:2] <= 7)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:4] <= 13)?
                  44
                :
                  2
        :
           (X409[7:3] <= 6)?
             (X296[7:2] <= 13)?
               (X452[7:3] <= 22)?
                1
              :
                1
            :
              57
          :
             (X159[7:1] <= 81)?
               (X199[7:3] <= 16)?
                 (X238[7:4] <= 11)?
                  21
                :
                   (X410 <= 28)?
                     (X115[7:4] <= 11)?
                      3
                    :
                      2
                  :
                     (X458[7:1] <= 41)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 1)?
                  1
                :
                  13
            :
               (X170[7:1] <= 7)?
                 (X387[7:2] <= 1)?
                  2
                :
                  1
              :
                 (X102[7:1] <= 116)?
                  24
                :
                  1
      :
         (X57[7:4] <= 6)?
           (X514[7:3] <= 12)?
             (X9[7:4] <= 6)?
               (X172[7:2] <= 55)?
                 (X227[7:3] <= 21)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 6)?
                  1
                :
                  6
            :
               (X115[7:5] <= 6)?
                 (X114[7:4] <= 4)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 2)?
                  3
                :
                  2
          :
             (X432[7:3] <= 8)?
               (X170[7:4] <= 3)?
                3
              :
                1
            :
               (X458[7:2] <= 21)?
                1
              :
                20
        :
           (X330[7:2] <= 0)?
             (X489[7:2] <= 9)?
              48
            :
              1
          :
             (X38[7:2] <= 18)?
               (X238[7:4] <= 10)?
                 (X199[7:3] <= 18)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 5)?
                  9
                :
                  2
            :
               (X270[7:5] <= 2)?
                 (X434[7:2] <= 11)?
                   (X185[7:2] <= 38)?
                     (X323[7:3] <= 5)?
                      2
                    :
                      8
                  :
                     (X148[7:4] <= 6)?
                      1
                    :
                      6
                :
                   (X370[7:3] <= 11)?
                    12
                  :
                    3
              :
                 (X362 <= 215)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0/accuracy.txt
+ accuracy=7.931e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/0/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 458 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:03 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:03 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:03 352568030.0      0.00       0.0 828779392.0                           10505223.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 352568030.0      0.00       0.0 828779392.0                           10505223.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 425108900.0      0.00       0.0 919394688.0 net3493                   14348287.0000
    0:00:05 421618210.0      0.00       0.0 902996224.0 net3821                   14195260.0000
    0:00:05 421511040.0      0.00       0.0 900176768.0 net3824                   14195225.0000
    0:00:06 421511040.0      0.00       0.0 899990784.0 net3520                   14195225.0000
    0:00:06 420454500.0      0.00       0.0 897435264.0 net3692                   14136428.0000
    0:00:07 419441180.0      0.00       0.0 895717056.0 net4588                   14096421.0000
    0:00:08 414731780.0      0.00       0.0 891702016.0 net5156                   13915702.0000
    0:00:09 414731780.0      0.00       0.0 891680448.0                           13915702.0000
    0:00:09 414731780.0      0.00       0.0 891680448.0                           13915702.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 414731780.0      0.00       0.0 891680448.0                           13915702.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:11 412769530.0      0.00       0.0 889895808.0                           13840403.0000
    0:00:12 420247690.0      0.00       0.0 896999680.0 net15052                  14135936.0000
    0:00:13 420247690.0      0.00       0.0 896969600.0 net4672                   14135936.0000
    0:00:13 419005950.0      0.00       0.0 894271168.0 net3747                   14086041.0000
    0:00:15 418613500.0      0.00       0.0 893870080.0 net4937                   14070981.0000
    0:00:17 415473900.0      0.00       0.0 891537216.0                           13950502.0000
    0:00:17 415473900.0      0.00       0.0 891537216.0                           13950502.0000
    0:00:17 415473900.0      0.00       0.0 891537216.0                           13950502.0000
    0:00:17 415473900.0      0.00       0.0 891537216.0                           13950502.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=415473900.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31952260.000
+ '[' 31952260 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2504 leaf cells, ports, hiers and 2500 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:38:48 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2365
        Number of annotated net delay arcs  :      2365
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964692471.639648 ns, Total Simulation Time : 4999964692471.639648 ns

======================================================================
Summary:
Total number of nets = 2500
Number of annotated nets = 2500 (100.00%)
Total number of leaf cells = 1316
Number of fully annotated leaf cells = 1316 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.23 MB
CPU usage for this session: 19 seconds 
Elapsed time for this session: 20 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0198
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/0.sv
+ echo -e '0\t7.931e-01\t415473900.000000\t31952260.000\t0.0198'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:2] <= 40)?
     (X56 <= 89)?
       (X63[7:4] <= 3)?
         (X118[7:5] <= 6)?
           (X137[7:3] <= 3)?
             (X301[7:3] <= 0)?
               (X310[7:1] <= 2)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:1] <= 5)?
             (X210[7:3] <= 19)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 12)?
           (X51[7:4] <= 12)?
             (X113[7:3] <= 19)?
              17
            :
              1
          :
             (X198[7:3] <= 11)?
              3
            :
              19
        :
           (X560[7:3] <= 3)?
            6
          :
             (X106[7:2] <= 24)?
              1
            :
              22
    :
       (X560[7:3] <= 19)?
         (X49[7:3] <= 29)?
          184
        :
           (X340[7:4] <= 2)?
             (X445[7:3] <= 4)?
              6
            :
               (X199[7:4] <= 12)?
                24
              :
                3
          :
             (X481 <= 2)?
               (X63[7:2] <= 17)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:3] <= 19)?
                 (X326[7:2] <= 4)?
                  2
                :
                  2
              :
                2
      :
         (X139 <= 1)?
           (X58[7:1] <= 2)?
             (X403[7:1] <= 2)?
               (X57[7:3] <= 1)?
                 (X361[7:1] <= 3)?
                  11
                :
                  1
              :
                 (X259[7:3] <= 0)?
                  10
                :
                  1
            :
               (X320[7:3] <= 0)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:3] <= 18)?
                     (X300[7:4] <= 10)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 7)?
              6
            :
               (X142 <= 27)?
                2
              :
                30
        :
           (X51[7:5] <= 8)?
             (X245[7:3] <= 6)?
               (X42[7:4] <= 2)?
                9
              :
                 (X41[7:2] <= 39)?
                   (X460[7:4] <= 4)?
                     (X125[7:1] <= 3)?
                      12
                    :
                       (X394[7:3] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:3] <= 6)?
                       (X558[7:3] <= 2)?
                        6
                      :
                         (X263[7:4] <= 11)?
                          36
                        :
                           (X380[7:1] <= 13)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 7)?
                        232
                      :
                         (X388[7:4] <= 4)?
                           (X319[7:3] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 3)?
                     (X192[7:3] <= 20)?
                      23
                    :
                      4
                  :
                     (X539[7:2] <= 38)?
                      44
                    :
                      3
            :
               (X488[7:4] <= 3)?
                2
              :
                 (X93[7:3] <= 27)?
                  1
                :
                  1
          :
             (X248[7:3] <= 14)?
               (X498[7:3] <= 0)?
                 (X414[7:3] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 1)?
                  7
                :
                  4
            :
               (X101[7:3] <= 5)?
                 (X54[7:3] <= 17)?
                   (X290[7:4] <= 2)?
                     (X161[7:2] <= 25)?
                      5
                    :
                       (X190[7:3] <= 22)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:3] <= 0)?
                    46
                  :
                     (X169 <= 3)?
                      5
                    :
                      7
              :
                 (X376[7:1] <= 6)?
                  2
                :
                  2
  :
     (X69[7:3] <= 10)?
       (X302[7:2] <= 1)?
         (X38[7:4] <= 12)?
           (X395[7:3] <= 1)?
             (X268[7:2] <= 13)?
              5
            :
              10
          :
             (X30[7:1] <= 72)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:2] <= 47)?
            37
          :
            1
      :
         (X52[7:4] <= 10)?
           (X159[7:1] <= 51)?
             (X371[7:3] <= 13)?
              5
            :
               (X358 <= 57)?
                10
              :
                3
          :
             (X457[7:3] <= 5)?
               (X41[7:2] <= 34)?
                2
              :
                5
            :
               (X136[7:3] <= 4)?
                 (X240[7:2] <= 7)?
                   (X273[7:2] <= 37)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 0)?
                  1
                :
                  3
        :
           (X434[7:1] <= 14)?
             (X73[7:2] <= 13)?
               (X449[7:4] <= 7)?
                 (X287[7:4] <= 15)?
                   (X524[7:3] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:1] <= 79)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:1] <= 100)?
               (X457[7:1] <= 20)?
                 (X128[7:3] <= 6)?
                   (X462[7:4] <= 6)?
                    7
                  :
                    3
                :
                   (X192[7:4] <= 6)?
                     (X244[7:3] <= 13)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:4] <= 4)?
                1
              :
                9
    :
       (X509[7:3] <= 10)?
         (X37 <= 163)?
           (X69[7:3] <= 12)?
             (X394[7:2] <= 3)?
               (X265[7:3] <= 8)?
                 (X90[7:4] <= 3)?
                   (X336[7:2] <= 3)?
                    2
                  :
                     (X4[7:1] <= 29)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:3] <= 13)?
                  12
                :
                   (X49[7:5] <= 8)?
                    8
                  :
                    2
            :
               (X57[7:2] <= 2)?
                 (X209[7:2] <= 44)?
                   (X12[7:2] <= 35)?
                    9
                  :
                     (X312[7:2] <= 4)?
                      4
                    :
                       (X62[7:2] <= 30)?
                        16
                      :
                        2
                :
                   (X428[7:2] <= 3)?
                    1
                  :
                    34
              :
                 (X283 <= 12)?
                   (X483[7:2] <= 2)?
                     (X1[7:4] <= 10)?
                      4
                    :
                       (X324[7:5] <= 1)?
                        31
                      :
                        1
                  :
                     (X504[7:2] <= 19)?
                      12
                    :
                       (X550[7:4] <= 3)?
                        3
                      :
                        1
                :
                   (X342[7:5] <= 1)?
                     (X181[7:2] <= 24)?
                       (X55[7:4] <= 11)?
                         (X435[7:2] <= 6)?
                           (X535[7:3] <= 10)?
                            8
                          :
                            1
                        :
                           (X258[7:2] <= 7)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:2] <= 33)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:1] <= 5)?
               (X488[7:2] <= 1)?
                 (X331[7:2] <= 6)?
                  4
                :
                   (X133[7:3] <= 32)?
                    2
                  :
                     (X57[7:2] <= 8)?
                      1
                    :
                      1
              :
                 (X274[7:3] <= 11)?
                   (X162[7:3] <= 23)?
                    189
                  :
                     (X147[7:3] <= 22)?
                       (X185[7:1] <= 96)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:2] <= 25)?
                 (X452[7:3] <= 15)?
                   (X276[7:2] <= 13)?
                     (X90[7:1] <= 36)?
                      5
                    :
                       (X165[7:3] <= 4)?
                         (X477[7:3] <= 2)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:2] <= 4)?
                       (X409[7:3] <= 7)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28 <= 187)?
                     (X141[7:1] <= 15)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:2] <= 38)?
                  44
                :
                  2
        :
           (X409[7:3] <= 5)?
             (X296[7:3] <= 5)?
               (X452[7:3] <= 22)?
                1
              :
                1
            :
              57
          :
             (X159[7:2] <= 43)?
               (X199[7:3] <= 16)?
                 (X238[7:5] <= 5)?
                  21
                :
                   (X410 <= 29)?
                     (X115[7:4] <= 11)?
                      3
                    :
                      2
                  :
                     (X458[7:1] <= 40)?
                      1
                    :
                      7
              :
                 (X550[7:4] <= 1)?
                  1
                :
                  13
            :
               (X170[7:2] <= 4)?
                 (X387[7:3] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:1] <= 116)?
                  24
                :
                  1
      :
         (X57[7:3] <= 5)?
           (X514[7:3] <= 11)?
             (X9[7:4] <= 6)?
               (X172[7:3] <= 27)?
                 (X227[7:3] <= 20)?
                  16
                :
                  3
              :
                 (X155[7:3] <= 11)?
                  1
                :
                  6
            :
               (X115[7:5] <= 8)?
                 (X114[7:4] <= 3)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 1)?
                  3
                :
                  2
          :
             (X432[7:3] <= 9)?
               (X170[7:3] <= 5)?
                3
              :
                1
            :
               (X458[7:2] <= 21)?
                1
              :
                20
        :
           (X330[7:3] <= 0)?
             (X489[7:3] <= 4)?
              48
            :
              1
          :
             (X38[7:2] <= 19)?
               (X238[7:4] <= 10)?
                 (X199[7:3] <= 18)?
                  32
                :
                  3
              :
                 (X554[7:4] <= 11)?
                  9
                :
                  2
            :
               (X270[7:5] <= 3)?
                 (X434[7:2] <= 9)?
                   (X185[7:3] <= 21)?
                     (X323[7:3] <= 4)?
                      2
                    :
                      8
                  :
                     (X148[7:4] <= 8)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 6)?
                    12
                  :
                    3
              :
                 (X362[7:4] <= 15)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1/accuracy.txt
+ accuracy=7.923e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/1/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 524 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:02 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:02 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:02 313406240.0      0.00       0.0 727754752.0                           9201785.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 313406240.0      0.00       0.0 727754752.0                           9201785.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 368273470.0      0.00       0.0 780548288.0 net4166                   12143695.0000
    0:00:03 367773850.0      0.00       0.0 777921856.0 net4619                   12128600.0000
    0:00:05 367773850.0      0.00       0.0 777730816.0 net4052                   12128600.0000
    0:00:06 366817870.0      0.00       0.0 776766528.0 net4248                   12093576.0000
    0:00:07 361672800.0      0.00       0.0 771840448.0 net3385                   11879007.0000
    0:00:08 361672800.0      0.00       0.0 771840448.0                           11879007.0000
    0:00:08 361672800.0      0.00       0.0 771840448.0                           11879007.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 361672800.0      0.00       0.0 771840448.0                           11879007.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 361280350.0      0.00       0.0 771496192.0                           11863947.0000
    0:00:10 366945730.0      0.00       0.0 776390400.0 net3474                   12079690.0000
    0:00:11 366553280.0      0.00       0.0 775987584.0 net14902                  12064630.0000
    0:00:13 365597300.0      0.00       0.0 775143936.0 net4608                   12029606.0000
    0:00:15 362457700.0      0.00       0.0 772562176.0                           11909127.0000
    0:00:15 362457700.0      0.00       0.0 772562176.0                           11909127.0000
    0:00:15 362457700.0      0.00       0.0 772562176.0                           11909127.0000
    0:00:15 362457700.0      0.00       0.0 772562176.0                           11909127.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=362457700.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30860554.000
+ '[' 30860554 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2337 leaf cells, ports, hiers and 2333 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:40:45 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2097
        Number of annotated net delay arcs  :      2097
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959869192.139648 ns, Total Simulation Time : 4999959869192.139648 ns

======================================================================
Summary:
Total number of nets = 2333
Number of annotated nets = 2333 (100.00%)
Total number of leaf cells = 1149
Number of fully annotated leaf cells = 1149 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.02 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 19 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0171
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/1.sv
+ echo -e '1\t7.923e-01\t362457700.000000\t30860554.000\t0.0171'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:2] <= 39)?
     (X56[7:3] <= 11)?
       (X63[7:3] <= 8)?
         (X118[7:5] <= 6)?
           (X137[7:4] <= 1)?
             (X301[7:2] <= 0)?
               (X310[7:2] <= 1)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:2] <= 0)?
             (X210[7:2] <= 32)?
              3
            :
              1
          :
            5
      :
         (X58[7:3] <= 17)?
           (X51[7:2] <= 49)?
             (X113[7:3] <= 20)?
              17
            :
              1
          :
             (X198[7:3] <= 12)?
              3
            :
              19
        :
           (X560[7:2] <= 5)?
            6
          :
             (X106[7:1] <= 46)?
              1
            :
              22
    :
       (X560[7:3] <= 19)?
         (X49[7:3] <= 29)?
          184
        :
           (X340[7:4] <= 2)?
             (X445[7:3] <= 5)?
              6
            :
               (X199[7:4] <= 11)?
                24
              :
                3
          :
             (X481[7:2] <= 0)?
               (X63[7:3] <= 8)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:4] <= 9)?
                 (X326[7:2] <= 5)?
                  2
                :
                  2
              :
                2
      :
         (X139 <= 1)?
           (X58[7:3] <= 1)?
             (X403[7:1] <= 0)?
               (X57[7:3] <= 1)?
                 (X361[7:3] <= 2)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:2] <= 0)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:5] <= 3)?
                     (X300[7:3] <= 20)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 6)?
              6
            :
               (X142[7:2] <= 6)?
                2
              :
                30
        :
           (X51[7:6] <= 4)?
             (X245[7:5] <= 2)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:3] <= 21)?
                   (X460[7:4] <= 3)?
                     (X125[7:3] <= 3)?
                      12
                    :
                       (X394[7:4] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 2)?
                       (X558[7:2] <= 4)?
                        6
                      :
                         (X263[7:2] <= 39)?
                          36
                        :
                           (X380[7:2] <= 6)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 1)?
                        232
                      :
                         (X388[7:4] <= 3)?
                           (X319[7:3] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 2)?
                     (X192[7:4] <= 10)?
                      23
                    :
                      4
                  :
                     (X539[7:2] <= 38)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 4)?
                2
              :
                 (X93[7:3] <= 27)?
                  1
                :
                  1
          :
             (X248[7:4] <= 8)?
               (X498[7:4] <= 0)?
                 (X414[7:3] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:6] <= 0)?
                  7
                :
                  4
            :
               (X101[7:3] <= 1)?
                 (X54[7:2] <= 30)?
                   (X290[7:4] <= 2)?
                     (X161[7:2] <= 23)?
                      5
                    :
                       (X190[7:2] <= 41)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:2] <= 0)?
                    46
                  :
                     (X169[7:2] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:1] <= 5)?
                  2
                :
                  2
  :
     (X69[7:4] <= 5)?
       (X302[7:2] <= 1)?
         (X38[7:3] <= 19)?
           (X395[7:2] <= 2)?
             (X268[7:4] <= 4)?
              5
            :
              10
          :
             (X30[7:2] <= 33)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:2] <= 48)?
            37
          :
            1
      :
         (X52[7:5] <= 4)?
           (X159[7:2] <= 26)?
             (X371[7:3] <= 12)?
              5
            :
               (X358[7:3] <= 7)?
                10
              :
                3
          :
             (X457[7:3] <= 3)?
               (X41[7:2] <= 36)?
                2
              :
                5
            :
               (X136[7:2] <= 7)?
                 (X240[7:3] <= 4)?
                   (X273[7:3] <= 18)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:3] <= 4)?
             (X73[7:3] <= 8)?
               (X449[7:3] <= 4)?
                 (X287[7:4] <= 12)?
                   (X524[7:3] <= 1)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:2] <= 41)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:1] <= 100)?
               (X457[7:2] <= 10)?
                 (X128[7:4] <= 3)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 2)?
                     (X244[7:4] <= 6)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:4] <= 2)?
                1
              :
                9
    :
       (X509[7:2] <= 17)?
         (X37[7:3] <= 19)?
           (X69[7:4] <= 6)?
             (X394[7:3] <= 1)?
               (X265[7:3] <= 9)?
                 (X90[7:5] <= 1)?
                   (X336[7:2] <= 3)?
                    2
                  :
                     (X4[7:2] <= 15)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:3] <= 14)?
                  12
                :
                   (X49[7:6] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:2] <= 1)?
                 (X209[7:3] <= 22)?
                   (X12[7:3] <= 15)?
                    9
                  :
                     (X312[7:2] <= 4)?
                      4
                    :
                       (X62[7:4] <= 8)?
                        16
                      :
                        2
                :
                   (X428[7:3] <= 1)?
                    1
                  :
                    34
              :
                 (X283[7:1] <= 5)?
                   (X483[7:3] <= 1)?
                     (X1[7:4] <= 8)?
                      4
                    :
                       (X324[7:4] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:3] <= 11)?
                      12
                    :
                       (X550[7:4] <= 4)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 1)?
                     (X181[7:2] <= 22)?
                       (X55[7:5] <= 5)?
                         (X435[7:5] <= 0)?
                           (X535[7:2] <= 20)?
                            8
                          :
                            1
                        :
                           (X258[7:3] <= 3)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 17)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:3] <= 3)?
               (X488[7:2] <= 0)?
                 (X331[7:2] <= 5)?
                  4
                :
                   (X133[7:4] <= 16)?
                    2
                  :
                     (X57[7:2] <= 7)?
                      1
                    :
                      1
              :
                 (X274[7:3] <= 11)?
                   (X162[7:3] <= 23)?
                    189
                  :
                     (X147[7:2] <= 42)?
                       (X185[7:2] <= 46)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:3] <= 12)?
                 (X452[7:4] <= 5)?
                   (X276[7:2] <= 13)?
                     (X90[7:3] <= 10)?
                      5
                    :
                       (X165[7:3] <= 6)?
                         (X477[7:4] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 2)?
                       (X409[7:3] <= 8)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:1] <= 93)?
                     (X141[7:2] <= 7)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 19)?
                  44
                :
                  2
        :
           (X409[7:4] <= 4)?
             (X296[7:2] <= 9)?
               (X452[7:3] <= 21)?
                1
              :
                1
            :
              57
          :
             (X159[7:3] <= 21)?
               (X199[7:4] <= 7)?
                 (X238[7:3] <= 22)?
                  21
                :
                   (X410[7:1] <= 14)?
                     (X115[7:4] <= 9)?
                      3
                    :
                      2
                  :
                     (X458[7:2] <= 20)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 0)?
                  1
                :
                  13
            :
               (X170[7:1] <= 8)?
                 (X387[7:3] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:2] <= 57)?
                  24
                :
                  1
      :
         (X57[7:5] <= 4)?
           (X514[7:4] <= 5)?
             (X9[7:4] <= 6)?
               (X172[7:3] <= 27)?
                 (X227[7:5] <= 6)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 6)?
                  1
                :
                  6
            :
               (X115[7:5] <= 6)?
                 (X114[7:4] <= 3)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 1)?
                  3
                :
                  2
          :
             (X432[7:4] <= 4)?
               (X170[7:4] <= 3)?
                3
              :
                1
            :
               (X458[7:2] <= 22)?
                1
              :
                20
        :
           (X330[7:3] <= 0)?
             (X489[7:3] <= 3)?
              48
            :
              1
          :
             (X38[7:3] <= 6)?
               (X238[7:4] <= 10)?
                 (X199[7:3] <= 17)?
                  32
                :
                  3
              :
                 (X554[7:4] <= 10)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:4] <= 2)?
                   (X185[7:3] <= 18)?
                     (X323[7:5] <= 3)?
                      2
                    :
                      8
                  :
                     (X148[7:3] <= 10)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 6)?
                    12
                  :
                    3
              :
                 (X362[7:1] <= 108)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2/accuracy.txt
+ accuracy=7.884e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/2/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 588 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 302006020.0      0.00       0.0 705234624.0                           8911719.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 361884350.0      0.00       0.0 772380224.0 net3937                   12095313.0000
    0:00:03 360471050.0      0.00       0.0 765426112.0 net4288                   12040668.0000
    0:00:03 360658420.0      0.00       0.0 765098368.0 net3785                   12046123.0000
    0:00:04 360658420.0      0.00       0.0 764976896.0 net4120                   12046123.0000
    0:00:04 359809130.0      0.00       0.0 762528128.0 net4242                   12011288.0000
    0:00:06 359416680.0      0.00       0.0 762124160.0 net4234                   11996228.0000
    0:00:07 355884630.0      0.00       0.0 758855744.0                           11860689.0000
    0:00:07 355884630.0      0.00       0.0 758855744.0                           11860689.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 355884630.0      0.00       0.0 758855744.0                           11860689.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:09 354685670.0      0.00       0.0 757448640.0                           11806115.0000
    0:00:10 358610170.0      0.00       0.0 760969472.0 net3216                   11956714.0000
    0:00:12 358217720.0      0.00       0.0 760501056.0 net4234                   11941654.0000
    0:00:14 355470570.0      0.00       0.0 758169728.0                           11836234.0000
    0:00:14 355470570.0      0.00       0.0 758169728.0                           11836234.0000
    0:00:14 355470570.0      0.00       0.0 758169728.0                           11836234.0000
    0:00:14 355470570.0      0.00       0.0 758169728.0                           11836234.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=355470570.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30772592.000
+ '[' 30772592 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2321 leaf cells, ports, hiers and 2317 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:42:38 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2032
        Number of annotated net delay arcs  :      2032
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964524345.450195 ns, Total Simulation Time : 4999964524345.450195 ns

======================================================================
Summary:
Total number of nets = 2317
Number of annotated nets = 2317 (100.00%)
Total number of leaf cells = 1133
Number of fully annotated leaf cells = 1133 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.27 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 19 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0168
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/2.sv
+ echo -e '2\t7.884e-01\t355470570.000000\t30772592.000\t0.0168'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:3] <= 11)?
       (X63[7:3] <= 8)?
         (X118[7:4] <= 12)?
           (X137[7:4] <= 2)?
             (X301[7:3] <= 0)?
               (X310[7:4] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:2] <= 34)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 9)?
           (X51[7:1] <= 98)?
             (X113[7:5] <= 6)?
              17
            :
              1
          :
             (X198[7:3] <= 14)?
              3
            :
              19
        :
           (X560[7:2] <= 5)?
            6
          :
             (X106[7:3] <= 8)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:3] <= 30)?
          184
        :
           (X340[7:4] <= 0)?
             (X445[7:3] <= 4)?
              6
            :
               (X199[7:4] <= 12)?
                24
              :
                3
          :
             (X481[7:3] <= 1)?
               (X63[7:4] <= 4)?
                92
              :
                 (X312[7:4] <= 2)?
                  4
                :
                  9
            :
               (X32[7:3] <= 21)?
                 (X326[7:4] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:1] <= 1)?
           (X58[7:2] <= 2)?
             (X403[7:4] <= 0)?
               (X57[7:2] <= 3)?
                 (X361[7:4] <= 2)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 1)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:3] <= 11)?
                     (X300[7:5] <= 4)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 8)?
              6
            :
               (X142[7:4] <= 1)?
                2
              :
                30
        :
           (X51[7:3] <= 13)?
             (X245[7:5] <= 1)?
               (X42[7:4] <= 2)?
                9
              :
                 (X41[7:6] <= 2)?
                   (X460[7:5] <= 1)?
                     (X125[7:4] <= 2)?
                      12
                    :
                       (X394[7:4] <= 1)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 3)?
                       (X558[7:3] <= 1)?
                        6
                      :
                         (X263[7:3] <= 19)?
                          36
                        :
                           (X380[7:4] <= 1)?
                            3
                          :
                            1
                    :
                       (X527[7:3] <= 9)?
                        232
                      :
                         (X388[7:5] <= 2)?
                           (X319[7:3] <= 1)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:5] <= 0)?
                     (X192[7:3] <= 21)?
                      23
                    :
                      4
                  :
                     (X539[7:3] <= 19)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 1)?
                2
              :
                 (X93[7:4] <= 16)?
                  1
                :
                  1
          :
             (X248[7:4] <= 9)?
               (X498[7:2] <= 0)?
                 (X414[7:4] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 1)?
                  7
                :
                  4
            :
               (X101[7:4] <= 3)?
                 (X54[7:4] <= 8)?
                   (X290[7:3] <= 3)?
                     (X161[7:3] <= 8)?
                      5
                    :
                       (X190[7:2] <= 39)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:3] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:4] <= 0)?
                  2
                :
                  2
  :
     (X69[7:3] <= 11)?
       (X302[7:3] <= 1)?
         (X38[7:2] <= 31)?
           (X395[7:1] <= 7)?
             (X268[7:4] <= 2)?
              5
            :
              10
          :
             (X30[7:3] <= 19)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 6)?
            37
          :
            1
      :
         (X52[7:5] <= 4)?
           (X159[7:2] <= 23)?
             (X371[7:5] <= 3)?
              5
            :
               (X358[7:3] <= 8)?
                10
              :
                3
          :
             (X457[7:3] <= 2)?
               (X41[7:3] <= 17)?
                2
              :
                5
            :
               (X136[7:5] <= 5)?
                 (X240[7:3] <= 0)?
                   (X273[7:4] <= 10)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 0)?
                  1
                :
                  3
        :
           (X434[7:3] <= 4)?
             (X73[7:3] <= 8)?
               (X449[7:4] <= 2)?
                 (X287[7:5] <= 8)?
                   (X524[7:3] <= 1)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 6)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:2] <= 54)?
               (X457[7:4] <= 0)?
                 (X128[7:4] <= 3)?
                   (X462[7:3] <= 2)?
                    7
                  :
                    3
                :
                   (X192[7:4] <= 6)?
                     (X244[7:2] <= 22)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 1)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:3] <= 20)?
           (X69[7:4] <= 6)?
             (X394[7:5] <= 0)?
               (X265[7:3] <= 9)?
                 (X90[7:4] <= 2)?
                   (X336[7:2] <= 2)?
                    2
                  :
                     (X4[7:2] <= 13)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:3] <= 13)?
                  12
                :
                   (X49[7:3] <= 31)?
                    8
                  :
                    2
            :
               (X57[7:5] <= 0)?
                 (X209[7:5] <= 4)?
                   (X12[7:4] <= 9)?
                    9
                  :
                     (X312[7:4] <= 0)?
                      4
                    :
                       (X62[7:2] <= 30)?
                        16
                      :
                        2
                :
                   (X428[7:3] <= 5)?
                    1
                  :
                    34
              :
                 (X283[7:2] <= 1)?
                   (X483[7:3] <= 1)?
                     (X1[7:4] <= 7)?
                      4
                    :
                       (X324[7:3] <= 5)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 2)?
                      12
                    :
                       (X550[7:4] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 1)?
                     (X181[7:3] <= 9)?
                       (X55[7:3] <= 23)?
                         (X435[7:2] <= 7)?
                           (X535[7:4] <= 5)?
                            8
                          :
                            1
                        :
                           (X258[7:4] <= 2)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 13)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:3] <= 2)?
               (X488[7:1] <= 0)?
                 (X331[7:2] <= 7)?
                  4
                :
                   (X133[7:3] <= 29)?
                    2
                  :
                     (X57[7:4] <= 4)?
                      1
                    :
                      1
              :
                 (X274[7:1] <= 46)?
                   (X162[7:6] <= 3)?
                    189
                  :
                     (X147[7:2] <= 42)?
                       (X185[7:5] <= 5)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:5] <= 0)?
                 (X452[7:4] <= 5)?
                   (X276[7:4] <= 3)?
                     (X90[7:4] <= 3)?
                      5
                    :
                       (X165[7:3] <= 5)?
                         (X477[7:4] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 3)?
                       (X409[7:5] <= 2)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:3] <= 24)?
                     (X141[7:5] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 18)?
                  44
                :
                  2
        :
           (X409[7:3] <= 5)?
             (X296[7:4] <= 3)?
               (X452[7:4] <= 10)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 4)?
               (X199[7:4] <= 8)?
                 (X238[7:3] <= 22)?
                  21
                :
                   (X410[7:3] <= 6)?
                     (X115[7:3] <= 21)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 1)?
                      1
                    :
                      7
              :
                 (X550[7:3] <= 2)?
                  1
                :
                  13
            :
               (X170[7:3] <= 4)?
                 (X387[7:4] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 6)?
                  24
                :
                  1
      :
         (X57[7:5] <= 2)?
           (X514[7:6] <= 2)?
             (X9[7:4] <= 6)?
               (X172[7:3] <= 27)?
                 (X227[7:4] <= 9)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 5)?
                  1
                :
                  6
            :
               (X115[7:2] <= 36)?
                 (X114[7:3] <= 4)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 4)?
                  3
                :
                  2
          :
             (X432[7:3] <= 7)?
               (X170[7:4] <= 6)?
                3
              :
                1
            :
               (X458[7:2] <= 20)?
                1
              :
                20
        :
           (X330[7:1] <= 4)?
             (X489[7:5] <= 2)?
              48
            :
              1
          :
             (X38[7:4] <= 5)?
               (X238[7:3] <= 16)?
                 (X199[7:2] <= 32)?
                  32
                :
                  3
              :
                 (X554[7:3] <= 20)?
                  9
                :
                  2
            :
               (X270[7:5] <= 1)?
                 (X434[7:4] <= 0)?
                   (X185[7:3] <= 18)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:4] <= 9)?
                      1
                    :
                      6
                :
                   (X370[7:2] <= 24)?
                    12
                  :
                    3
              :
                 (X362[7:1] <= 108)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3/accuracy.txt
+ accuracy=7.829e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/3/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 586 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 302721620.0      0.00       0.0 713376128.0                           8913468.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 368878730.0      0.00       0.0 793800000.0 net3334                   12304197.0000
    0:00:04 363724710.0      0.00       0.0 768694016.0 net4060                   12077243.0000
    0:00:05 364117160.0      0.00       0.0 768536832.0 net4026                   12092303.0000
    0:00:07 362205200.0      0.00       0.0 766385408.0 net4265                   12022255.0000
    0:00:07 355119490.0      0.00       0.0 759290624.0 net4237                   11741782.0000
    0:00:09 355119490.0      0.00       0.0 759290624.0                           11741782.0000
    0:00:09 355119490.0      0.00       0.0 759290624.0                           11741782.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 355119490.0      0.00       0.0 759290624.0                           11741782.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:10 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:11 355162710.0      0.00       0.0 760184320.0                           11760571.0000
    0:00:11 361969710.0      0.00       0.0 766088832.0 net14454                  12025906.0000
    0:00:12 361577260.0      0.00       0.0 765746944.0 net14651                  12010846.0000
    0:00:13 360057750.0      0.00       0.0 764160000.0 net4504                   11955858.0000
    0:00:15 355348350.0      0.00       0.0 760194752.0                           11775139.0000
    0:00:15 355348350.0      0.00       0.0 760194752.0                           11775139.0000
    0:00:15 355348350.0      0.00       0.0 760194752.0                           11775139.0000
    0:00:15 355348350.0      0.00       0.0 760194752.0                           11775139.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=355348350.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=34371464.000
+ '[' 34371464 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2316 leaf cells, ports, hiers and 2312 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:44:31 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2032
        Number of annotated net delay arcs  :      2032
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959974552.000000 ns, Total Simulation Time : 4999959974552.000000 ns

======================================================================
Summary:
Total number of nets = 2312
Number of annotated nets = 2312 (100.00%)
Total number of leaf cells = 1128
Number of fully annotated leaf cells = 1128 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.26 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 19 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0166
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/3.sv
+ echo -e '3\t7.829e-01\t355348350.000000\t34371464.000\t0.0166'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:2] <= 22)?
       (X63[7:2] <= 16)?
         (X118[7:4] <= 14)?
           (X137[7:4] <= 1)?
             (X301[7:3] <= 0)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:2] <= 34)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 7)?
           (X51[7:3] <= 25)?
             (X113[7:5] <= 6)?
              17
            :
              1
          :
             (X198[7:4] <= 4)?
              3
            :
              19
        :
           (X560[7:3] <= 3)?
            6
          :
             (X106[7:3] <= 8)?
              1
            :
              22
    :
       (X560[7:3] <= 18)?
         (X49[7:3] <= 28)?
          184
        :
           (X340[7:4] <= 0)?
             (X445[7:3] <= 4)?
              6
            :
               (X199[7:4] <= 13)?
                24
              :
                3
          :
             (X481[7:2] <= 2)?
               (X63[7:2] <= 17)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:3] <= 19)?
                 (X326[7:3] <= 2)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:1] <= 1)?
           (X58[7:1] <= 3)?
             (X403[7:4] <= 0)?
               (X57[7:3] <= 0)?
                 (X361[7:4] <= 1)?
                  11
                :
                  1
              :
                 (X259[7:4] <= 1)?
                  10
                :
                  1
            :
               (X320[7:4] <= 2)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:2] <= 23)?
                     (X300[7:5] <= 4)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:3] <= 14)?
              6
            :
               (X142[7:4] <= 2)?
                2
              :
                30
        :
           (X51[7:2] <= 26)?
             (X245[7:4] <= 1)?
               (X42[7:4] <= 2)?
                9
              :
                 (X41[7:6] <= 3)?
                   (X460[7:4] <= 2)?
                     (X125[7:4] <= 0)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 4)?
                       (X558[7:4] <= 0)?
                        6
                      :
                         (X263[7:3] <= 14)?
                          36
                        :
                           (X380[7:5] <= 2)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 4)?
                        232
                      :
                         (X388[7:5] <= 2)?
                           (X319[7:4] <= 1)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 3)?
                     (X192[7:5] <= 5)?
                      23
                    :
                      4
                  :
                     (X539[7:3] <= 19)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 0)?
                2
              :
                 (X93[7:5] <= 8)?
                  1
                :
                  1
          :
             (X248[7:3] <= 15)?
               (X498[7:4] <= 0)?
                 (X414[7:4] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:4] <= 3)?
                  7
                :
                  4
            :
               (X101[7:4] <= 3)?
                 (X54[7:4] <= 8)?
                   (X290[7:3] <= 6)?
                     (X161[7:2] <= 21)?
                      5
                    :
                       (X190[7:3] <= 20)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:3] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:4] <= 0)?
                  2
                :
                  2
  :
     (X69[7:3] <= 10)?
       (X302[7:3] <= 1)?
         (X38[7:3] <= 16)?
           (X395[7:2] <= 5)?
             (X268[7:4] <= 3)?
              5
            :
              10
          :
             (X30[7:3] <= 19)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 12)?
            37
          :
            1
      :
         (X52[7:4] <= 11)?
           (X159[7:2] <= 24)?
             (X371[7:4] <= 7)?
              5
            :
               (X358[7:4] <= 5)?
                10
              :
                3
          :
             (X457[7:4] <= 2)?
               (X41[7:4] <= 8)?
                2
              :
                5
            :
               (X136[7:5] <= 4)?
                 (X240[7:4] <= 1)?
                   (X273[7:5] <= 5)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 2)?
                  1
                :
                  3
        :
           (X434[7:4] <= 3)?
             (X73[7:3] <= 6)?
               (X449[7:3] <= 4)?
                 (X287[7:4] <= 15)?
                   (X524[7:3] <= 1)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:2] <= 38)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:3] <= 25)?
               (X457[7:4] <= 0)?
                 (X128[7:3] <= 5)?
                   (X462[7:3] <= 1)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 2)?
                     (X244[7:3] <= 11)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:2] <= 3)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:3] <= 20)?
           (X69[7:5] <= 3)?
             (X394[7:5] <= 3)?
               (X265[7:2] <= 17)?
                 (X90[7:3] <= 5)?
                   (X336[7:2] <= 1)?
                    2
                  :
                     (X4[7:2] <= 11)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 5)?
                  12
                :
                   (X49[7:4] <= 16)?
                    8
                  :
                    2
            :
               (X57[7:4] <= 0)?
                 (X209[7:5] <= 3)?
                   (X12[7:3] <= 15)?
                    9
                  :
                     (X312[7:3] <= 2)?
                      4
                    :
                       (X62[7:2] <= 29)?
                        16
                      :
                        2
                :
                   (X428[7:1] <= 11)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 2)?
                   (X483[7:3] <= 0)?
                     (X1[7:4] <= 8)?
                      4
                    :
                       (X324[7:4] <= 2)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 3)?
                      12
                    :
                       (X550[7:4] <= 3)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 3)?
                     (X181[7:2] <= 22)?
                       (X55[7:3] <= 23)?
                         (X435[7:5] <= 1)?
                           (X535[7:3] <= 6)?
                            8
                          :
                            1
                        :
                           (X258[7:2] <= 8)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:4] <= 7)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:3] <= 1)?
               (X488[7:3] <= 0)?
                 (X331[7:3] <= 4)?
                  4
                :
                   (X133[7:3] <= 28)?
                    2
                  :
                     (X57[7:3] <= 4)?
                      1
                    :
                      1
              :
                 (X274[7:2] <= 23)?
                   (X162[7:4] <= 12)?
                    189
                  :
                     (X147[7:6] <= 4)?
                       (X185[7:5] <= 6)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:1] <= 54)?
                 (X452[7:3] <= 13)?
                   (X276[7:4] <= 1)?
                     (X90[7:2] <= 17)?
                      5
                    :
                       (X165[7:4] <= 5)?
                         (X477[7:2] <= 4)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 2)?
                       (X409[7:5] <= 3)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 14)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:2] <= 35)?
                  44
                :
                  2
        :
           (X409[7:5] <= 3)?
             (X296[7:4] <= 3)?
               (X452[7:2] <= 39)?
                1
              :
                1
            :
              57
          :
             (X159[7:2] <= 39)?
               (X199[7:3] <= 18)?
                 (X238[7:3] <= 22)?
                  21
                :
                   (X410[7:4] <= 3)?
                     (X115[7:2] <= 33)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 2)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 2)?
                  1
                :
                  13
            :
               (X170[7:4] <= 2)?
                 (X387[7:4] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:4] <= 14)?
                  24
                :
                  1
      :
         (X57[7:2] <= 7)?
           (X514[7:5] <= 2)?
             (X9[7:4] <= 5)?
               (X172[7:3] <= 27)?
                 (X227[7:5] <= 3)?
                  16
                :
                  3
              :
                 (X155[7:3] <= 10)?
                  1
                :
                  6
            :
               (X115[7:4] <= 10)?
                 (X114[7:4] <= 1)?
                  1
                :
                  136
              :
                 (X542[7:3] <= 8)?
                  3
                :
                  2
          :
             (X432[7:4] <= 4)?
               (X170[7:2] <= 11)?
                3
              :
                1
            :
               (X458[7:3] <= 10)?
                1
              :
                20
        :
           (X330[7:2] <= 4)?
             (X489[7:4] <= 3)?
              48
            :
              1
          :
             (X38[7:5] <= 2)?
               (X238[7:3] <= 22)?
                 (X199[7:3] <= 16)?
                  32
                :
                  3
              :
                 (X554[7:2] <= 39)?
                  9
                :
                  2
            :
               (X270[7:5] <= 0)?
                 (X434[7:4] <= 2)?
                   (X185[7:3] <= 18)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:3] <= 5)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 5)?
                    12
                  :
                    3
              :
                 (X362[7:2] <= 54)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4/accuracy.txt
+ accuracy=7.813e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/4/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 584 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 299096050.0      0.00       0.0 706976448.0                           8883878.0000
    0:00:02 299096050.0      0.00       0.0 706976448.0                           8883878.0000
    0:00:02 299096050.0      0.00       0.0 706976448.0                           8883878.0000
    0:00:02 299096050.0      0.00       0.0 706976448.0                           8883878.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 298848190.0      0.00       0.0 706384832.0                           8878953.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 359198320.0      0.00       0.0 767670720.0 net4072                   12139079.0000
    0:00:03 358741480.0      0.00       0.0 765588672.0 net4169                   12119304.0000
    0:00:03 358698700.0      0.00       0.0 764391296.0 net4181                   12123984.0000
    0:00:04 358698700.0      0.00       0.0 764204480.0 net3814                   12123984.0000
    0:00:05 358405890.0      0.00       0.0 762377088.0 net3404                   12109382.0000
    0:00:06 358363110.0      0.00       0.0 762042624.0 net4175                   12114062.0000
    0:00:06 353653710.0      0.00       0.0 757468672.0 net3483                   11933343.0000
    0:00:08 353653710.0      0.00       0.0 757468672.0                           11933343.0000
    0:00:08 353653710.0      0.00       0.0 757468672.0                           11933343.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 353653710.0      0.00       0.0 757468672.0                           11933343.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:09 351276960.0      0.00       0.0 754436544.0                           11810119.0000
    0:00:10 356792870.0      0.00       0.0 759267712.0 net3594                   12030352.0000
    0:00:11 356400420.0      0.00       0.0 758793984.0 net14169                  12015292.0000
    0:00:13 355779550.0      0.00       0.0 757512128.0 net3448                   11990345.0000
    0:00:14 353424850.0      0.00       0.0 756139904.0                           11899986.0000
    0:00:14 353424850.0      0.00       0.0 756139904.0                           11899986.0000
    0:00:14 353424850.0      0.00       0.0 756139904.0                           11899986.0000
    0:00:14 353424850.0      0.00       0.0 756139904.0                           11899986.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=353424850.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=36907916.000
+ '[' 36907916 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2306 leaf cells, ports, hiers and 2302 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:46:24 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2011
        Number of annotated net delay arcs  :      2011
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962779050.419922 ns, Total Simulation Time : 4999962779050.419922 ns

======================================================================
Summary:
Total number of nets = 2302
Number of annotated nets = 2302 (100.00%)
Total number of leaf cells = 1118
Number of fully annotated leaf cells = 1118 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.19 MB
CPU usage for this session: 18 seconds 
Elapsed time for this session: 18 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0168
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/4.sv
+ echo -e '4\t7.813e-01\t353424850.000000\t36907916.000\t0.0168'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:4] <= 5)?
       (X63[7:4] <= 4)?
         (X118[7:5] <= 6)?
           (X137[7:4] <= 1)?
             (X301[7:3] <= 0)?
               (X310[7:5] <= 1)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:3] <= 17)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 7)?
           (X51[7:4] <= 9)?
             (X113[7:4] <= 10)?
              17
            :
              1
          :
             (X198[7:3] <= 12)?
              3
            :
              19
        :
           (X560[7:2] <= 6)?
            6
          :
             (X106[7:3] <= 7)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:4] <= 16)?
          184
        :
           (X340[7:5] <= 1)?
             (X445[7:3] <= 4)?
              6
            :
               (X199[7:4] <= 13)?
                24
              :
                3
          :
             (X481[7:3] <= 3)?
               (X63[7:3] <= 9)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:3] <= 18)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:1] <= 1)?
           (X58[7:2] <= 2)?
             (X403[7:4] <= 0)?
               (X57[7:3] <= 0)?
                 (X361[7:5] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:5] <= 0)?
                80
              :
                 (X286[7:3] <= 0)?
                  6
                :
                   (X118[7:2] <= 26)?
                     (X300[7:4] <= 9)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:3] <= 14)?
              6
            :
               (X142[7:4] <= 2)?
                2
              :
                30
        :
           (X51[7:3] <= 12)?
             (X245[7:4] <= 1)?
               (X42[7:5] <= 0)?
                9
              :
                 (X41[7:6] <= 4)?
                   (X460[7:5] <= 0)?
                     (X125[7:5] <= 1)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:5] <= 0)?
                       (X558[7:3] <= 2)?
                        6
                      :
                         (X263[7:3] <= 15)?
                          36
                        :
                           (X380[7:5] <= 1)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 3)?
                        232
                      :
                         (X388[7:5] <= 1)?
                           (X319[7:4] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 2)?
                     (X192[7:5] <= 5)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 10)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:4] <= 11)?
                  1
                :
                  1
          :
             (X248[7:5] <= 7)?
               (X498[7:5] <= 0)?
                 (X414[7:5] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 1)?
                  7
                :
                  4
            :
               (X101[7:4] <= 0)?
                 (X54[7:3] <= 15)?
                   (X290[7:3] <= 3)?
                     (X161[7:3] <= 8)?
                      5
                    :
                       (X190[7:4] <= 10)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:4] <= 0)?
                  2
                :
                  2
  :
     (X69[7:3] <= 10)?
       (X302[7:3] <= 1)?
         (X38[7:3] <= 16)?
           (X395[7:4] <= 0)?
             (X268[7:4] <= 2)?
              5
            :
              10
          :
             (X30[7:3] <= 18)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 6)?
            37
          :
            1
      :
         (X52[7:4] <= 11)?
           (X159[7:2] <= 22)?
             (X371[7:4] <= 9)?
              5
            :
               (X358[7:3] <= 8)?
                10
              :
                3
          :
             (X457[7:4] <= 1)?
               (X41[7:5] <= 4)?
                2
              :
                5
            :
               (X136[7:5] <= 4)?
                 (X240[7:5] <= 0)?
                   (X273[7:5] <= 4)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 2)?
                  1
                :
                  3
        :
           (X434[7:4] <= 2)?
             (X73[7:4] <= 0)?
               (X449[7:5] <= 3)?
                 (X287[7:5] <= 6)?
                   (X524[7:4] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:3] <= 19)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 13)?
               (X457[7:3] <= 1)?
                 (X128[7:4] <= 2)?
                   (X462[7:3] <= 1)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 2)?
                     (X244[7:3] <= 11)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:3] <= 19)?
           (X69[7:5] <= 2)?
             (X394[7:5] <= 1)?
               (X265[7:4] <= 5)?
                 (X90[7:3] <= 2)?
                   (X336[7:2] <= 1)?
                    2
                  :
                     (X4[7:2] <= 12)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:4] <= 7)?
                  12
                :
                   (X49[7:5] <= 7)?
                    8
                  :
                    2
            :
               (X57[7:5] <= 0)?
                 (X209[7:5] <= 5)?
                   (X12[7:4] <= 6)?
                    9
                  :
                     (X312[7:3] <= 1)?
                      4
                    :
                       (X62[7:2] <= 29)?
                        16
                      :
                        2
                :
                   (X428[7:3] <= 1)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 2)?
                   (X483[7:3] <= 0)?
                     (X1[7:5] <= 4)?
                      4
                    :
                       (X324[7:4] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 2)?
                      12
                    :
                       (X550[7:3] <= 1)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 1)?
                     (X181[7:3] <= 9)?
                       (X55[7:3] <= 22)?
                         (X435[7:4] <= 0)?
                           (X535[7:5] <= 0)?
                            8
                          :
                            1
                        :
                           (X258[7:4] <= 1)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:4] <= 8)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:4] <= 0)?
                 (X331[7:4] <= 0)?
                  4
                :
                   (X133[7:3] <= 28)?
                    2
                  :
                     (X57[7:5] <= 3)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 6)?
                   (X162[7:4] <= 11)?
                    189
                  :
                     (X147[7:6] <= 3)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:3] <= 8)?
                 (X452[7:3] <= 13)?
                   (X276[7:4] <= 0)?
                     (X90[7:4] <= 3)?
                      5
                    :
                       (X165[7:4] <= 1)?
                         (X477[7:4] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 2)?
                       (X409[7:5] <= 3)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 13)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 17)?
                  44
                :
                  2
        :
           (X409[7:5] <= 0)?
             (X296[7:4] <= 3)?
               (X452[7:3] <= 20)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 3)?
               (X199[7:3] <= 17)?
                 (X238[7:6] <= 2)?
                  21
                :
                   (X410[7:4] <= 3)?
                     (X115[7:4] <= 9)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 2)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 0)?
                  1
                :
                  13
            :
               (X170[7:3] <= 2)?
                 (X387[7:3] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 7)?
                  24
                :
                  1
      :
         (X57[7:4] <= 4)?
           (X514[7:6] <= 1)?
             (X9[7:5] <= 3)?
               (X172[7:3] <= 27)?
                 (X227[7:4] <= 8)?
                  16
                :
                  3
              :
                 (X155[7:3] <= 11)?
                  1
                :
                  6
            :
               (X115[7:4] <= 8)?
                 (X114[7:5] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 1)?
                  3
                :
                  2
          :
             (X432[7:4] <= 4)?
               (X170[7:4] <= 4)?
                3
              :
                1
            :
               (X458[7:3] <= 10)?
                1
              :
                20
        :
           (X330[7:3] <= 1)?
             (X489[7:6] <= 0)?
              48
            :
              1
          :
             (X38[7:5] <= 2)?
               (X238[7:3] <= 17)?
                 (X199[7:3] <= 15)?
                  32
                :
                  3
              :
                 (X554[7:3] <= 20)?
                  9
                :
                  2
            :
               (X270[7:5] <= 0)?
                 (X434[7:5] <= 0)?
                   (X185[7:4] <= 11)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:5] <= 7)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5/accuracy.txt
+ accuracy=7.751e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/5/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 668 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 250003650.0      0.00       0.0 585414656.0                           7403738.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 301464570.0      0.00       0.0 643057088.0 net3974                   10031627.0000
    0:00:03 300693750.0      0.00       0.0 637717248.0 net3571                   10011324.0000
    0:00:04 300693750.0      0.00       0.0 637694400.0 net3301                   10011324.0000
    0:00:04 299223590.0      0.00       0.0 633766784.0 net3329                   9951542.0000
    0:00:05 298831140.0      0.00       0.0 633309376.0 net3728                   9936482.0000
    0:00:05 294428630.0      0.00       0.0 627531392.0 net3760                   9780183.0000
    0:00:05 294428630.0      0.00       0.0 627498112.0 net3621                   9780183.0000
    0:00:06 294428630.0      0.00       0.0 627498112.0                           9780183.0000
    0:00:06 294428630.0      0.00       0.0 627498112.0                           9780183.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 294428630.0      0.00       0.0 627498112.0                           9780183.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:08 293643730.0      0.00       0.0 627088640.0                           9750063.0000
    0:00:09 299657530.0      0.00       0.0 634876608.0 net3022                   9994504.0000
    0:00:11 298146320.0      0.00       0.0 630691968.0 net3764                   9930289.0000
    0:00:12 295006720.0      0.00       0.0 627687296.0                           9809810.0000
    0:00:12 295006720.0      0.00       0.0 627687296.0                           9809810.0000
    0:00:12 295006720.0      0.00       0.0 627687296.0                           9809810.0000
    0:00:12 295006720.0      0.00       0.0 627687296.0                           9809810.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=295006720.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28901012.000
+ '[' 28901012 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2122 leaf cells, ports, hiers and 2118 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:48:05 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1680
        Number of annotated net delay arcs  :      1680
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962737499.379883 ns, Total Simulation Time : 4999962737499.379883 ns

======================================================================
Summary:
Total number of nets = 2118
Number of annotated nets = 2118 (100.00%)
Total number of leaf cells = 934
Number of fully annotated leaf cells = 934 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.17 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0140
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/5.sv
+ echo -e '5\t7.751e-01\t295006720.000000\t28901012.000\t0.0140'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:3] <= 11)?
       (X63[7:5] <= 3)?
         (X118[7:4] <= 12)?
           (X137[7:3] <= 3)?
             (X301[7:5] <= 0)?
               (X310 <= 2)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:3] <= 18)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 4)?
           (X51[7:6] <= 4)?
             (X113[7:5] <= 6)?
              17
            :
              1
          :
             (X198[7:4] <= 6)?
              3
            :
              19
        :
           (X560[7:5] <= 1)?
            6
          :
             (X106[7:6] <= 2)?
              1
            :
              22
    :
       (X560[7:4] <= 9)?
         (X49[7:5] <= 7)?
          184
        :
           (X340[7:3] <= 0)?
             (X445[7:4] <= 4)?
              6
            :
               (X199[7:2] <= 48)?
                24
              :
                3
          :
             (X481[7:5] <= 1)?
               (X63[7:3] <= 11)?
                92
              :
                 (X312[7:3] <= 1)?
                  4
                :
                  9
            :
               (X32[7:5] <= 4)?
                 (X326[7:3] <= 3)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 1)?
           (X58[7:4] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:4] <= 0)?
                 (X361[7:5] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:4] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 0)?
                80
              :
                 (X286[7:2] <= 0)?
                  6
                :
                   (X118[7:4] <= 7)?
                     (X300[7:4] <= 7)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 4)?
              6
            :
               (X142[7:4] <= 4)?
                2
              :
                30
        :
           (X51[7:4] <= 6)?
             (X245[7:4] <= 0)?
               (X42[7:3] <= 3)?
                9
              :
                 (X41[7:3] <= 14)?
                   (X460[7:3] <= 1)?
                     (X125[7:5] <= 0)?
                      12
                    :
                       (X394[7:2] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:3] <= 6)?
                       (X558[7:4] <= 1)?
                        6
                      :
                         (X263[7:4] <= 7)?
                          36
                        :
                           (X380[7:4] <= 4)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 3)?
                        232
                      :
                         (X388[7:5] <= 2)?
                           (X319[7:2] <= 1)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:3] <= 4)?
                     (X192[7:5] <= 8)?
                      23
                    :
                      4
                  :
                     (X539[7:2] <= 40)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 2)?
                2
              :
                 (X93[7:4] <= 13)?
                  1
                :
                  1
          :
             (X248[7:5] <= 7)?
               (X498[7:4] <= 0)?
                 (X414[7:4] <= 1)?
                  37
                :
                  1
              :
                 (X275[7:3] <= 6)?
                  7
                :
                  4
            :
               (X101[7:5] <= 2)?
                 (X54[7:1] <= 58)?
                   (X290[7:3] <= 4)?
                     (X161[7:4] <= 3)?
                      5
                    :
                       (X190[7:3] <= 19)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:2] <= 0)?
                    46
                  :
                     (X169[7:2] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 1)?
                  2
                :
                  2
  :
     (X69[7:3] <= 10)?
       (X302[7:2] <= 2)?
         (X38[7:4] <= 7)?
           (X395[7:4] <= 6)?
             (X268[7:2] <= 8)?
              5
            :
              10
          :
             (X30[7:4] <= 7)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 12)?
            37
          :
            1
      :
         (X52[7:4] <= 11)?
           (X159[7:5] <= 0)?
             (X371[7:5] <= 3)?
              5
            :
               (X358[7:1] <= 25)?
                10
              :
                3
          :
             (X457[7:4] <= 2)?
               (X41[7:5] <= 3)?
                2
              :
                5
            :
               (X136[7:4] <= 4)?
                 (X240[7:4] <= 2)?
                   (X273[7:5] <= 4)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 0)?
                  1
                :
                  3
        :
           (X434[7:3] <= 4)?
             (X73[7:4] <= 4)?
               (X449[7:3] <= 4)?
                 (X287[7:2] <= 57)?
                   (X524[7:4] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 8)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 11)?
               (X457[7:2] <= 5)?
                 (X128[7:5] <= 2)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:3] <= 14)?
                     (X244[7:4] <= 6)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:4] <= 10)?
           (X69[7:3] <= 12)?
             (X394[7:3] <= 0)?
               (X265[7:4] <= 4)?
                 (X90[7:3] <= 4)?
                   (X336[7:2] <= 4)?
                    2
                  :
                     (X4[7:3] <= 8)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 5)?
                  12
                :
                   (X49[7:4] <= 15)?
                    8
                  :
                    2
            :
               (X57[7:2] <= 0)?
                 (X209[7:3] <= 21)?
                   (X12[7:4] <= 9)?
                    9
                  :
                     (X312[7:4] <= 0)?
                      4
                    :
                       (X62[7:4] <= 7)?
                        16
                      :
                        2
                :
                   (X428[7:4] <= 1)?
                    1
                  :
                    34
              :
                 (X283[7:1] <= 7)?
                   (X483[7:2] <= 2)?
                     (X1[7:6] <= 0)?
                      4
                    :
                       (X324[7:4] <= 2)?
                        31
                      :
                        1
                  :
                     (X504[7:4] <= 6)?
                      12
                    :
                       (X550[7:3] <= 2)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 1)?
                     (X181[7:2] <= 19)?
                       (X55[7:4] <= 11)?
                         (X435[7:3] <= 2)?
                           (X535[7:4] <= 5)?
                            8
                          :
                            1
                        :
                           (X258[7:5] <= 2)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:4] <= 7)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:6] <= 0)?
                 (X331[7:5] <= 0)?
                  4
                :
                   (X133[7:6] <= 4)?
                    2
                  :
                     (X57[7:4] <= 3)?
                      1
                    :
                      1
              :
                 (X274[7:5] <= 1)?
                   (X162[7:4] <= 11)?
                    189
                  :
                     (X147[7:5] <= 4)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:5] <= 1)?
                 (X452[7:5] <= 2)?
                   (X276[7:4] <= 2)?
                     (X90[7:6] <= 4)?
                      5
                    :
                       (X165[7:4] <= 0)?
                         (X477[7:4] <= 3)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 0)?
                       (X409[7:5] <= 3)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 11)?
                     (X141[7:5] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 18)?
                  44
                :
                  2
        :
           (X409[7:4] <= 1)?
             (X296[7:5] <= 2)?
               (X452[7:3] <= 19)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 2)?
               (X199[7:4] <= 9)?
                 (X238[7:6] <= 3)?
                  21
                :
                   (X410[7:5] <= 0)?
                     (X115[7:3] <= 17)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 1)?
                      1
                    :
                      7
              :
                 (X550[7:2] <= 4)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:3] <= 1)?
                  2
                :
                  1
              :
                 (X102[7:4] <= 12)?
                  24
                :
                  1
      :
         (X57[7:4] <= 1)?
           (X514[7:5] <= 4)?
             (X9[7:4] <= 5)?
               (X172[7:2] <= 54)?
                 (X227[7:5] <= 8)?
                  16
                :
                  3
              :
                 (X155[7:3] <= 10)?
                  1
                :
                  6
            :
               (X115[7:4] <= 9)?
                 (X114[7:4] <= 3)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 2)?
                  3
                :
                  2
          :
             (X432[7:5] <= 2)?
               (X170[7:4] <= 4)?
                3
              :
                1
            :
               (X458[7:4] <= 4)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:5] <= 1)?
              48
            :
              1
          :
             (X38[7:3] <= 7)?
               (X238[7:6] <= 1)?
                 (X199[7:4] <= 7)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 5)?
                  9
                :
                  2
            :
               (X270[7:5] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:5] <= 2)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:4] <= 4)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 6)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6/accuracy.txt
+ accuracy=7.445e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/6/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 655 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 247874310.0      0.00       0.0 581192000.0                           7391959.5000
    0:00:03 247874310.0      0.00       0.0 581192000.0                           7391959.5000
    0:00:03 247874310.0      0.00       0.0 581192000.0                           7391959.5000
    0:00:03 247874310.0      0.00       0.0 581192000.0                           7391959.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 247854870.0      0.00       0.0 581487168.0                           7396922.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 297329280.0      0.00       0.0 629925568.0 net3067                   9925913.0000
    0:00:05 297286500.0      0.00       0.0 629102208.0 net2905                   9930593.0000
    0:00:05 295276150.0      0.00       0.0 626601024.0 net3090                   9851129.0000
    0:00:06 295276150.0      0.00       0.0 626573184.0 net3715                   9851129.0000
    0:00:06 288497330.0      0.00       0.0 619538752.0 net4117                   9595076.0000
    0:00:07 288497330.0      0.00       0.0 619420544.0 net2936                   9595076.0000
    0:00:07 288497330.0      0.00       0.0 619420544.0                           9595076.0000
    0:00:07 288497330.0      0.00       0.0 619420544.0                           9595076.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 288497330.0      0.00       0.0 619420544.0                           9595076.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 287298370.0      0.00       0.0 617892608.0                           9540501.0000
    0:00:09 294389400.0      0.00       0.0 623789632.0 net11978                  9829818.0000
    0:00:10 294389400.0      0.00       0.0 623766848.0 net2905                   9829818.0000
    0:00:11 291986600.0      0.00       0.0 620805312.0 net11988                  9735295.0000
    0:00:12 288847000.0      0.00       0.0 618910848.0 net12136                  9614816.0000
    0:00:13 288847000.0      0.00       0.0 618910848.0                           9614816.0000
    0:00:13 288847000.0      0.00       0.0 618910848.0                           9614816.0000
    0:00:13 288847000.0      0.00       0.0 618910848.0                           9614816.0000
    0:00:13 288847000.0      0.00       0.0 618910848.0                           9614816.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=288847000.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=35222812.000
+ '[' 35222812 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2106 leaf cells, ports, hiers and 2102 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:49:44 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1652
        Number of annotated net delay arcs  :      1652
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999970495412.450195 ns, Total Simulation Time : 4999970495412.450195 ns

======================================================================
Summary:
Total number of nets = 2102
Number of annotated nets = 2102 (100.00%)
Total number of leaf cells = 918
Number of fully annotated leaf cells = 918 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.19 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0137
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/6.sv
+ echo -e '6\t7.445e-01\t288847000.000000\t35222812.000\t0.0137'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 10)?
     (X56[7:3] <= 11)?
       (X63[7:5] <= 3)?
         (X118[7:5] <= 5)?
           (X137[7:4] <= 1)?
             (X301[7:5] <= 0)?
               (X310[7:4] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:5] <= 7)?
              3
            :
              1
          :
            5
      :
         (X58[7:2] <= 32)?
           (X51[7:5] <= 4)?
             (X113[7:3] <= 21)?
              17
            :
              1
          :
             (X198[7:4] <= 6)?
              3
            :
              19
        :
           (X560[7:3] <= 3)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:5] <= 7)?
          184
        :
           (X340[7:5] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 6)?
                24
              :
                3
          :
             (X481[7:5] <= 2)?
               (X63[7:5] <= 2)?
                92
              :
                 (X312[7:4] <= 1)?
                  4
                :
                  9
            :
               (X32[7:1] <= 74)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:5] <= 0)?
                 (X361[7:4] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:4] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:4] <= 8)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 8)?
              6
            :
               (X142[7:2] <= 7)?
                2
              :
                30
        :
           (X51[7:5] <= 2)?
             (X245[7:2] <= 4)?
               (X42[7:2] <= 10)?
                9
              :
                 (X41[7:5] <= 2)?
                   (X460[7:2] <= 2)?
                     (X125[7:4] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:3] <= 5)?
                       (X558[7:5] <= 2)?
                        6
                      :
                         (X263[7:5] <= 7)?
                          36
                        :
                           (X380[7:4] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 5)?
                        232
                      :
                         (X388[7:3] <= 2)?
                           (X319[7:3] <= 2)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:5] <= 0)?
                     (X192[7:3] <= 20)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 13)?
                      44
                    :
                      3
            :
               (X488[7:4] <= 0)?
                2
              :
                 (X93[7:5] <= 7)?
                  1
                :
                  1
          :
             (X248 <= 91)?
               (X498[7:4] <= 0)?
                 (X414[7:4] <= 2)?
                  37
                :
                  1
              :
                 (X275[7:3] <= 5)?
                  7
                :
                  4
            :
               (X101[7:5] <= 4)?
                 (X54[7:5] <= 2)?
                   (X290[7:6] <= 0)?
                     (X161[7:4] <= 4)?
                      5
                    :
                       (X190[7:2] <= 42)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:3] <= 0)?
                    46
                  :
                     (X169[7:4] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 0)?
                  2
                :
                  2
  :
     (X69[7:4] <= 6)?
       (X302[7:1] <= 3)?
         (X38[7:5] <= 3)?
           (X395[7:3] <= 2)?
             (X268[7:5] <= 0)?
              5
            :
              10
          :
             (X30[7:4] <= 9)?
               (X537[7:2] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 12)?
            37
          :
            1
      :
         (X52[7:6] <= 1)?
           (X159[7:4] <= 4)?
             (X371[7:5] <= 2)?
              5
            :
               (X358[7:3] <= 9)?
                10
              :
                3
          :
             (X457[7:3] <= 0)?
               (X41[7:6] <= 2)?
                2
              :
                5
            :
               (X136[7:5] <= 1)?
                 (X240[7:4] <= 0)?
                   (X273[7:3] <= 23)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:1] <= 12)?
             (X73[7:1] <= 30)?
               (X449[7:3] <= 3)?
                 (X287[7:5] <= 6)?
                   (X524[7:3] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 3)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 12)?
               (X457[7:5] <= 0)?
                 (X128[7:5] <= 2)?
                   (X462[7:4] <= 1)?
                    7
                  :
                    3
                :
                   (X192[7:4] <= 6)?
                     (X244[7:4] <= 6)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:3] <= 11)?
         (X37[7:4] <= 13)?
           (X69[7:5] <= 3)?
             (X394[7:4] <= 0)?
               (X265[7:3] <= 7)?
                 (X90[7:4] <= 2)?
                   (X336[7:5] <= 3)?
                    2
                  :
                     (X4[7:3] <= 8)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 5)?
                  12
                :
                   (X49[7:6] <= 1)?
                    8
                  :
                    2
            :
               (X57[7:4] <= 0)?
                 (X209[7:5] <= 5)?
                   (X12[7:4] <= 8)?
                    9
                  :
                     (X312[7:4] <= 3)?
                      4
                    :
                       (X62[7:4] <= 7)?
                        16
                      :
                        2
                :
                   (X428[7:5] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:5] <= 0)?
                   (X483[7:1] <= 2)?
                     (X1[7:6] <= 1)?
                      4
                    :
                       (X324[7:4] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:4] <= 4)?
                      12
                    :
                       (X550[7:5] <= 1)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 3)?
                     (X181[7:6] <= 1)?
                       (X55[7:2] <= 43)?
                         (X435[7:5] <= 0)?
                           (X535[7:5] <= 4)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 2)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:2] <= 31)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:3] <= 0)?
                 (X331[7:4] <= 1)?
                  4
                :
                   (X133[7:5] <= 5)?
                    2
                  :
                     (X57[7:5] <= 1)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 7)?
                   (X162[7:4] <= 12)?
                    189
                  :
                     (X147[7:5] <= 4)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:4] <= 6)?
                 (X452[7:5] <= 3)?
                   (X276[7:4] <= 1)?
                     (X90[7:6] <= 0)?
                      5
                    :
                       (X165[7:3] <= 2)?
                         (X477[7:3] <= 2)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 3)?
                       (X409[7:4] <= 2)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 12)?
                     (X141[7:5] <= 1)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 17)?
                  44
                :
                  2
        :
           (X409[7:4] <= 1)?
             (X296[7:4] <= 3)?
               (X452[7:3] <= 18)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 3)?
               (X199[7:4] <= 6)?
                 (X238[7:5] <= 2)?
                  21
                :
                   (X410[7:3] <= 4)?
                     (X115[7:5] <= 5)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 1)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 0)?
                  1
                :
                  13
            :
               (X170[7:4] <= 1)?
                 (X387[7:4] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 5)?
                  24
                :
                  1
      :
         (X57[7:3] <= 0)?
           (X514[7:5] <= 2)?
             (X9[7:3] <= 11)?
               (X172[7:2] <= 53)?
                 (X227[7:5] <= 3)?
                  16
                :
                  3
              :
                 (X155[7:3] <= 9)?
                  1
                :
                  6
            :
               (X115[7:4] <= 7)?
                 (X114[7:6] <= 1)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 3)?
                  3
                :
                  2
          :
             (X432[7:2] <= 16)?
               (X170[7:4] <= 5)?
                3
              :
                1
            :
               (X458[7:4] <= 3)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:4] <= 2)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:3] <= 19)?
                 (X199[7:3] <= 16)?
                  32
                :
                  3
              :
                 (X554[7:3] <= 20)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:4] <= 0)?
                   (X185[7:4] <= 7)?
                     (X323[7:5] <= 1)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 6)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7/accuracy.txt
+ accuracy=7.414e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/7/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 656 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 270029750.0      0.00       0.0 633539264.0                           7984896.0000
    0:00:02 270029750.0      0.00       0.0 633539264.0                           7984896.0000
    0:00:02 270029750.0      0.00       0.0 633539264.0                           7984896.0000
    0:00:02 270029750.0      0.00       0.0 633539264.0                           7984896.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 270010310.0      0.00       0.0 633833408.0                           7989859.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 322343010.0      0.00       0.0 695267840.0 net3206                   10708917.0000
    0:00:03 321528970.0      0.00       0.0 689194688.0 net3141                   10669824.0000
    0:00:03 321300550.0      0.00       0.0 687959360.0 net3774                   10659937.0000
    0:00:04 321300550.0      0.00       0.0 687935168.0 net3795                   10659937.0000
    0:00:04 319894780.0      0.00       0.0 685717248.0 net3533                   10604870.0000
    0:00:05 319580800.0      0.00       0.0 683432832.0 net3509                   10604342.0000
    0:00:06 314457340.0      0.00       0.0 679078528.0 net4264                   10399168.0000
    0:00:06 313279990.0      0.00       0.0 677746944.0 net3265                   10353989.0000
    0:00:07 313279990.0      0.00       0.0 677746944.0                           10353989.0000
    0:00:07 313279990.0      0.00       0.0 677746944.0                           10353989.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 313279990.0      0.00       0.0 677746944.0                           10353989.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 310575620.0      0.00       0.0 675050880.0                           10243889.0000
    0:00:09 319952080.0      0.00       0.0 682031488.0 net3211                   10633477.0000
    0:00:10 319559630.0      0.00       0.0 681672832.0 net13274                  10618417.0000
    0:00:12 318774730.0      0.00       0.0 681079424.0 net13266                  10588297.0000
    0:00:12 314457780.0      0.00       0.0 677670272.0 net13289                  10422638.0000
    0:00:12 314065330.0      0.00       0.0 677239680.0 net3900                   10407578.0000
    0:00:13 314065330.0      0.00       0.0 677239680.0                           10407578.0000
    0:00:13 314065330.0      0.00       0.0 677239680.0                           10407578.0000
    0:00:13 314065330.0      0.00       0.0 677239680.0                           10407578.0000
    0:00:13 314065330.0      0.00       0.0 677239680.0                           10407578.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=314065330.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30500562.000
+ '[' 30500562 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2195 leaf cells, ports, hiers and 2191 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:51:27 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1808
        Number of annotated net delay arcs  :      1808
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962827603.839844 ns, Total Simulation Time : 4999962827603.839844 ns

======================================================================
Summary:
Total number of nets = 2191
Number of annotated nets = 2191 (100.00%)
Total number of leaf cells = 1007
Number of fully annotated leaf cells = 1007 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.18 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 17 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0147
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/7.sv
+ echo -e '7\t7.414e-01\t314065330.000000\t30500562.000\t0.0147'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 10)?
     (X56[7:2] <= 21)?
       (X63[7:4] <= 4)?
         (X118[7:6] <= 0)?
           (X137[7:5] <= 0)?
             (X301[7:5] <= 4)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:4] <= 12)?
              3
            :
              1
          :
            5
      :
         (X58[7:3] <= 15)?
           (X51[7:6] <= 4)?
             (X113[7:4] <= 9)?
              17
            :
              1
          :
             (X198[7:5] <= 1)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:5] <= 1)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:4] <= 16)?
          184
        :
           (X340[7:4] <= 0)?
             (X445[7:5] <= 2)?
              6
            :
               (X199[7:5] <= 6)?
                24
              :
                3
          :
             (X481[7:5] <= 0)?
               (X63[7:4] <= 0)?
                92
              :
                 (X312[7:4] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 3)?
                 (X326[7:3] <= 1)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:6] <= 1)?
                 (X361[7:5] <= 1)?
                  11
                :
                  1
              :
                 (X259[7:4] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 3)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:5] <= 1)?
                     (X300[7:5] <= 1)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:3] <= 14)?
              6
            :
               (X142[7:5] <= 1)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:3] <= 2)?
               (X42[7:3] <= 4)?
                9
              :
                 (X41[7:3] <= 16)?
                   (X460[7:2] <= 2)?
                     (X125[7:4] <= 0)?
                      12
                    :
                       (X394[7:4] <= 1)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 5)?
                       (X558[7:4] <= 1)?
                        6
                      :
                         (X263[7:5] <= 7)?
                          36
                        :
                           (X380[7:3] <= 3)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 0)?
                        232
                      :
                         (X388[7:5] <= 0)?
                           (X319[7:4] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:3] <= 1)?
                     (X192[7:4] <= 8)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 14)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 0)?
                2
              :
                 (X93[7:5] <= 6)?
                  1
                :
                  1
          :
             (X248[7:3] <= 10)?
               (X498[7:4] <= 0)?
                 (X414[7:3] <= 1)?
                  37
                :
                  1
              :
                 (X275[7:3] <= 5)?
                  7
                :
                  4
            :
               (X101[7:5] <= 4)?
                 (X54[7:5] <= 1)?
                   (X290[7:5] <= 0)?
                     (X161[7:3] <= 11)?
                      5
                    :
                       (X190[7:3] <= 23)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:4] <= 0)?
                    46
                  :
                     (X169[7:3] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 2)?
                  2
                :
                  2
  :
     (X69[7:4] <= 6)?
       (X302 <= 5)?
         (X38[7:2] <= 31)?
           (X395[7:3] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:5] <= 4)?
               (X537[7:4] <= 1)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 8)?
            37
          :
            1
      :
         (X52[7:5] <= 4)?
           (X159[7:2] <= 23)?
             (X371[7:4] <= 5)?
              5
            :
               (X358[7:3] <= 6)?
                10
              :
                3
          :
             (X457[7:4] <= 0)?
               (X41[7:6] <= 2)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:4] <= 2)?
                   (X273[7:4] <= 14)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:2] <= 7)?
             (X73[7:2] <= 15)?
               (X449[7:5] <= 0)?
                 (X287[7:6] <= 2)?
                   (X524[7:5] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 5)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 12)?
               (X457[7:6] <= 1)?
                 (X128[7:5] <= 0)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 2)?
                     (X244[7:4] <= 6)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:4] <= 1)?
                1
              :
                9
    :
       (X509[7:5] <= 2)?
         (X37[7:5] <= 5)?
           (X69[7:4] <= 4)?
             (X394[7:4] <= 0)?
               (X265 <= 69)?
                 (X90[7:4] <= 1)?
                   (X336[7:6] <= 2)?
                    2
                  :
                     (X4[7:4] <= 3)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:4] <= 6)?
                  12
                :
                   (X49[7:4] <= 15)?
                    8
                  :
                    2
            :
               (X57[7:3] <= 0)?
                 (X209[7:5] <= 2)?
                   (X12[7:4] <= 11)?
                    9
                  :
                     (X312[7:5] <= 0)?
                      4
                    :
                       (X62[7:4] <= 6)?
                        16
                      :
                        2
                :
                   (X428[7:5] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 1)?
                   (X483[7:4] <= 0)?
                     (X1[7:4] <= 7)?
                      4
                    :
                       (X324[7:4] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:1] <= 35)?
                      12
                    :
                       (X550[7:3] <= 2)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 3)?
                     (X181[7:4] <= 5)?
                       (X55[7:3] <= 22)?
                         (X435[7:4] <= 0)?
                           (X535[7:4] <= 6)?
                            8
                          :
                            1
                        :
                           (X258[7:4] <= 1)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 15)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 1)?
               (X488[7:4] <= 0)?
                 (X331[7:4] <= 0)?
                  4
                :
                   (X133[7:5] <= 4)?
                    2
                  :
                     (X57[7:4] <= 1)?
                      1
                    :
                      1
              :
                 (X274[7:5] <= 6)?
                   (X162[7:3] <= 24)?
                    189
                  :
                     (X147[7:4] <= 10)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:4] <= 6)?
                 (X452[7:4] <= 5)?
                   (X276[7:5] <= 1)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:4] <= 0)?
                         (X477[7:5] <= 3)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 1)?
                       (X409[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 11)?
                     (X141[7:3] <= 4)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 16)?
                  44
                :
                  2
        :
           (X409[7:4] <= 1)?
             (X296[7:5] <= 1)?
               (X452[7:2] <= 37)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 4)?
               (X199[7:6] <= 0)?
                 (X238[7:5] <= 4)?
                  21
                :
                   (X410[7:4] <= 2)?
                     (X115[7:5] <= 4)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:4] <= 0)?
                 (X387[7:3] <= 1)?
                  2
                :
                  1
              :
                 (X102[7:2] <= 55)?
                  24
                :
                  1
      :
         (X57[7:5] <= 4)?
           (X514[7:4] <= 6)?
             (X9[7:5] <= 3)?
               (X172[7:4] <= 12)?
                 (X227[7:4] <= 9)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 5)?
                  1
                :
                  6
            :
               (X115[7:5] <= 5)?
                 (X114[7:4] <= 2)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 0)?
                  3
                :
                  2
          :
             (X432[7:5] <= 2)?
               (X170[7:5] <= 0)?
                3
              :
                1
            :
               (X458[7:5] <= 1)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:4] <= 3)?
              48
            :
              1
          :
             (X38[7:5] <= 3)?
               (X238[7:4] <= 10)?
                 (X199[7:4] <= 7)?
                  32
                :
                  3
              :
                 (X554[7:4] <= 10)?
                  9
                :
                  2
            :
               (X270[7:6] <= 1)?
                 (X434[7:4] <= 0)?
                   (X185[7:5] <= 5)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 1)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 1)?
                    12
                  :
                    3
              :
                 (X362[7:4] <= 10)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8/accuracy.txt
+ accuracy=7.382e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/8/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 691 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 217157650.0      0.00       0.0 518058432.0                           6418392.5000
    0:00:02 217157650.0      0.00       0.0 518058432.0                           6418392.5000
    0:00:02 217157650.0      0.00       0.0 518058432.0                           6418392.5000
    0:00:02 217157650.0      0.00       0.0 518058432.0                           6418392.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 217138210.0      0.00       0.0 518354112.0                           6423355.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 260692720.0      0.00       0.0 554752064.0 net2845                   8656486.0000
    0:00:04 260649940.0      0.00       0.0 553407296.0 net3278                   8661166.0000
    0:00:05 257821150.0      0.00       0.0 548861760.0 net3504                   8557082.0000
    0:00:06 254681550.0      0.00       0.0 545634560.0                           8436603.0000
    0:00:06 254681550.0      0.00       0.0 545634560.0                           8436603.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 254681550.0      0.00       0.0 545634560.0                           8436603.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:07 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:08 253918260.0      0.00       0.0 545252032.0                           8415878.0000
    0:00:09 257833520.0      0.00       0.0 549115200.0 net2816                   8565658.0000
    0:00:10 255880510.0      0.00       0.0 547217984.0 net11087                  8491177.0000
    0:00:11 255095610.0      0.00       0.0 546351040.0                           8461057.0000
    0:00:11 255095610.0      0.00       0.0 546351040.0                           8461057.0000
    0:00:11 255095610.0      0.00       0.0 546351040.0                           8461057.0000
    0:00:11 255095610.0      0.00       0.0 546351040.0                           8461057.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=255095610.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30148088.000
+ '[' 30148088 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2000 leaf cells, ports, hiers and 1996 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:53:01 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1455
        Number of annotated net delay arcs  :      1455
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961243069.600586 ns, Total Simulation Time : 4999961243069.600586 ns

======================================================================
Summary:
Total number of nets = 1996
Number of annotated nets = 1996 (100.00%)
Total number of leaf cells = 812
Number of fully annotated leaf cells = 812 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.06 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0120
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/8.sv
+ echo -e '8\t7.382e-01\t255095610.000000\t30148088.000\t0.0120'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:3] <= 20)?
     (X56[7:4] <= 5)?
       (X63[7:5] <= 2)?
         (X118[7:6] <= 1)?
           (X137[7:2] <= 3)?
             (X301[7:3] <= 0)?
               (X310[7:3] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:6] <= 0)?
             (X210[7:3] <= 18)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 8)?
           (X51[7:3] <= 23)?
             (X113[7:6] <= 2)?
              17
            :
              1
          :
             (X198[7:3] <= 14)?
              3
            :
              19
        :
           (X560[7:5] <= 1)?
            6
          :
             (X106[7:5] <= 3)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:5] <= 6)?
          184
        :
           (X340[7:4] <= 0)?
             (X445[7:6] <= 0)?
              6
            :
               (X199[7:6] <= 0)?
                24
              :
                3
          :
             (X481[7:3] <= 1)?
               (X63[7:4] <= 4)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 6)?
                 (X326[7:4] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:1] <= 1)?
           (X58[7:3] <= 1)?
             (X403[7:4] <= 0)?
               (X57[7:5] <= 0)?
                 (X361[7:4] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 0)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:5] <= 0)?
                     (X300[7:4] <= 7)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:3] <= 14)?
              6
            :
               (X142[7:3] <= 2)?
                2
              :
                30
        :
           (X51[7:6] <= 1)?
             (X245[7:4] <= 1)?
               (X42[7:3] <= 3)?
                9
              :
                 (X41[7:6] <= 0)?
                   (X460[7:4] <= 1)?
                     (X125[7:5] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 3)?
                       (X558[7:6] <= 0)?
                        6
                      :
                         (X263[7:5] <= 1)?
                          36
                        :
                           (X380[7:3] <= 3)?
                            3
                          :
                            1
                    :
                       (X527[7:4] <= 6)?
                        232
                      :
                         (X388[7:5] <= 0)?
                           (X319[7:3] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 3)?
                     (X192[7:6] <= 1)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 9)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 0)?
                2
              :
                 (X93[7:6] <= 2)?
                  1
                :
                  1
          :
             (X248[7:3] <= 12)?
               (X498[7:4] <= 0)?
                 (X414[7:4] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:3] <= 2)?
                  7
                :
                  4
            :
               (X101[7:4] <= 2)?
                 (X54[7:5] <= 2)?
                   (X290[7:5] <= 0)?
                     (X161[7:4] <= 4)?
                      5
                    :
                       (X190[7:3] <= 18)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:4] <= 0)?
                    46
                  :
                     (X169[7:4] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 0)?
                  2
                :
                  2
  :
     (X69[7:4] <= 5)?
       (X302[7:3] <= 1)?
         (X38[7:4] <= 8)?
           (X395[7:2] <= 4)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:4] <= 7)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 4)?
            37
          :
            1
      :
         (X52[7:5] <= 1)?
           (X159[7:4] <= 5)?
             (X371[7:5] <= 5)?
              5
            :
               (X358[7:4] <= 3)?
                10
              :
                3
          :
             (X457[7:4] <= 0)?
               (X41[7:4] <= 8)?
                2
              :
                5
            :
               (X136[7:6] <= 1)?
                 (X240[7:6] <= 0)?
                   (X273[7:5] <= 3)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:4] <= 3)?
               (X449[7:4] <= 2)?
                 (X287[7:3] <= 25)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:3] <= 17)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 4)?
               (X457[7:3] <= 0)?
                 (X128[7:5] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 2)?
                     (X244[7:3] <= 8)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:5] <= 2)?
         (X37[7:3] <= 20)?
           (X69[7:5] <= 2)?
             (X394[7:5] <= 0)?
               (X265[7:4] <= 5)?
                 (X90[7:4] <= 3)?
                   (X336[7:4] <= 0)?
                    2
                  :
                     (X4[7:4] <= 2)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 2)?
                  12
                :
                   (X49[7:6] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:2] <= 1)?
                 (X209[7:4] <= 12)?
                   (X12[7:3] <= 16)?
                    9
                  :
                     (X312[7:2] <= 3)?
                      4
                    :
                       (X62[7:6] <= 2)?
                        16
                      :
                        2
                :
                   (X428[7:4] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 1)?
                   (X483[7:4] <= 0)?
                     (X1[7:3] <= 14)?
                      4
                    :
                       (X324[7:5] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 0)?
                      12
                    :
                       (X550[7:5] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 0)?
                     (X181[7:4] <= 1)?
                       (X55[7:4] <= 11)?
                         (X435[7:5] <= 0)?
                           (X535[7:5] <= 2)?
                            8
                          :
                            1
                        :
                           (X258[7:4] <= 1)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 15)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:5] <= 0)?
                 (X331[7:3] <= 2)?
                  4
                :
                   (X133[7:5] <= 7)?
                    2
                  :
                     (X57[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:3] <= 10)?
                   (X162[7:5] <= 5)?
                    189
                  :
                     (X147[7:5] <= 5)?
                       (X185[7:6] <= 2)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:5] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:4] <= 0)?
                     (X90[7:6] <= 1)?
                      5
                    :
                       (X165[7:4] <= 3)?
                         (X477[7:4] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 2)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 11)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:5] <= 4)?
                  44
                :
                  2
        :
           (X409[7:5] <= 0)?
             (X296[7:3] <= 4)?
               (X452[7:4] <= 9)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 4)?
               (X199[7:4] <= 6)?
                 (X238[7:5] <= 5)?
                  21
                :
                   (X410[7:3] <= 5)?
                     (X115[7:6] <= 2)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 1)?
                      1
                    :
                      7
              :
                 (X550[7:3] <= 0)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:2] <= 2)?
                  2
                :
                  1
              :
                 (X102[7:3] <= 28)?
                  24
                :
                  1
      :
         (X57[7:5] <= 1)?
           (X514[7:6] <= 1)?
             (X9[7:5] <= 2)?
               (X172[7:4] <= 10)?
                 (X227[7:5] <= 3)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 3)?
                  1
                :
                  6
            :
               (X115[7:4] <= 8)?
                 (X114[7:5] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 4)?
                  3
                :
                  2
          :
             (X432[7:5] <= 0)?
               (X170[7:3] <= 2)?
                3
              :
                1
            :
               (X458[7:6] <= 0)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:5] <= 0)?
              48
            :
              1
          :
             (X38[7:4] <= 5)?
               (X238[7:6] <= 2)?
                 (X199[7:5] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 0)?
                  9
                :
                  2
            :
               (X270[7:5] <= 0)?
                 (X434[7:5] <= 0)?
                   (X185[7:6] <= 2)?
                     (X323[7:5] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:6] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 6)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 1)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9/accuracy.txt
+ accuracy=7.304e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/9/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 699 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 233348970.0      0.00       0.0 552559872.0                           6980826.5000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 277318430.0      0.00       0.0 592553600.0 net3698                   9158737.0000
    0:00:04 277189650.0      0.00       0.0 589289088.0 net3533                   9149307.0000
    0:00:04 275850460.0      0.00       0.0 587304768.0 net3020                   9100042.0000
    0:00:05 275415230.0      0.00       0.0 586276928.0 net3656                   9089662.0000
    0:00:05 269528480.0      0.00       0.0 581037888.0 net4029                   8863763.0000
    0:00:06 269528480.0      0.00       0.0 581037888.0                           8863763.0000
    0:00:06 269528480.0      0.00       0.0 581037888.0                           8863763.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 269528480.0      0.00       0.0 581037888.0                           8863763.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 269614480.0      0.00       0.0 582157248.0                           8877873.0000
    0:00:08 277769910.0      0.00       0.0 589535488.0 net3067                   9193292.0000
    0:00:09 277377460.0      0.00       0.0 589094016.0 net6860                   9178232.0000
    0:00:10 274901970.0      0.00       0.0 586595840.0 net2974                   9088219.0000
    0:00:10 270585020.0      0.00       0.0 582817536.0 net11731                  8922560.0000
    0:00:11 270585020.0      0.00       0.0 582817536.0                           8922560.0000
    0:00:11 270585020.0      0.00       0.0 582817536.0                           8922560.0000
    0:00:11 270585020.0      0.00       0.0 582817536.0                           8922560.0000
    0:00:11 270585020.0      0.00       0.0 582817536.0                           8922560.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=270585020.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27477816.000
+ '[' 27477816 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2044 leaf cells, ports, hiers and 2040 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:54:33 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1543
        Number of annotated net delay arcs  :      1543
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962088005.900391 ns, Total Simulation Time : 4999962088005.900391 ns

======================================================================
Summary:
Total number of nets = 2040
Number of annotated nets = 2040 (100.00%)
Total number of leaf cells = 856
Number of fully annotated leaf cells = 856 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.18 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0129
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/9.sv
+ echo -e '9\t7.304e-01\t270585020.000000\t27477816.000\t0.0129'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 10)?
     (X56[7:1] <= 44)?
       (X63[7:5] <= 1)?
         (X118[7:5] <= 6)?
           (X137[7:5] <= 3)?
             (X301[7:3] <= 0)?
               (X310[7:2] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:2] <= 31)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 9)?
           (X51[7:2] <= 48)?
             (X113[7:5] <= 7)?
              17
            :
              1
          :
             (X198[7:3] <= 10)?
              3
            :
              19
        :
           (X560[7:4] <= 0)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:3] <= 18)?
         (X49[7:5] <= 7)?
          184
        :
           (X340[7:4] <= 1)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 5)?
                24
              :
                3
          :
             (X481[7:5] <= 0)?
               (X63[7:4] <= 4)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 5)?
                 (X326[7:4] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:1] <= 1)?
           (X58[7:3] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:4] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 1)?
                  10
                :
                  1
            :
               (X320[7:4] <= 0)?
                80
              :
                 (X286[7:5] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:4] <= 4)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:5] <= 2)?
              6
            :
               (X142[7:6] <= 1)?
                2
              :
                30
        :
           (X51[7:5] <= 1)?
             (X245[7:5] <= 0)?
               (X42[7:4] <= 0)?
                9
              :
                 (X41[7:5] <= 0)?
                   (X460[7:5] <= 1)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 2)?
                       (X558[7:6] <= 0)?
                        6
                      :
                         (X263[7:5] <= 2)?
                          36
                        :
                           (X380[7:4] <= 1)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 3)?
                        232
                      :
                         (X388[7:5] <= 0)?
                           (X319[7:4] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 1)?
                     (X192[7:6] <= 2)?
                      23
                    :
                      4
                  :
                     (X539[7:2] <= 35)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 3)?
                2
              :
                 (X93[7:4] <= 15)?
                  1
                :
                  1
          :
             (X248[7:6] <= 4)?
               (X498[7:4] <= 0)?
                 (X414[7:5] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 1)?
                  7
                :
                  4
            :
               (X101[7:5] <= 0)?
                 (X54[7:3] <= 14)?
                   (X290[7:5] <= 1)?
                     (X161[7:4] <= 0)?
                      5
                    :
                       (X190[7:2] <= 37)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:4] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 0)?
                  2
                :
                  2
  :
     (X69[7:3] <= 8)?
       (X302[7:3] <= 1)?
         (X38[7:3] <= 15)?
           (X395[7:4] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:5] <= 2)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 11)?
            37
          :
            1
      :
         (X52[7:4] <= 10)?
           (X159[7:3] <= 13)?
             (X371[7:5] <= 3)?
              5
            :
               (X358[7:5] <= 0)?
                10
              :
                3
          :
             (X457[7:5] <= 0)?
               (X41[7:4] <= 8)?
                2
              :
                5
            :
               (X136[7:5] <= 1)?
                 (X240[7:6] <= 0)?
                   (X273[7:5] <= 4)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:5] <= 1)?
             (X73[7:3] <= 4)?
               (X449[7:5] <= 0)?
                 (X287[7:5] <= 6)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:4] <= 10)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 3)?
               (X457[7:4] <= 0)?
                 (X128[7:4] <= 1)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 2)?
                     (X244[7:6] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:4] <= 4)?
         (X37[7:5] <= 5)?
           (X69[7:4] <= 4)?
             (X394[7:4] <= 0)?
               (X265[7:4] <= 4)?
                 (X90[7:5] <= 1)?
                   (X336[7:4] <= 0)?
                    2
                  :
                     (X4[7:4] <= 1)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 1)?
                  12
                :
                   (X49[7:6] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:2] <= 1)?
                 (X209[7:3] <= 22)?
                   (X12[7:2] <= 34)?
                    9
                  :
                     (X312[7:3] <= 0)?
                      4
                    :
                       (X62[7:5] <= 3)?
                        16
                      :
                        2
                :
                   (X428[7:5] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 0)?
                   (X483[7:3] <= 0)?
                     (X1[7:4] <= 8)?
                      4
                    :
                       (X324[7:5] <= 1)?
                        31
                      :
                        1
                  :
                     (X504[7:3] <= 7)?
                      12
                    :
                       (X550[7:4] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:4] <= 2)?
                       (X55[7:3] <= 17)?
                         (X435[7:6] <= 0)?
                           (X535[7:5] <= 2)?
                            8
                          :
                            1
                        :
                           (X258[7:4] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 15)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:5] <= 0)?
               (X488[7:4] <= 0)?
                 (X331[7:5] <= 0)?
                  4
                :
                   (X133[7:5] <= 8)?
                    2
                  :
                     (X57[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 5)?
                   (X162[7:5] <= 4)?
                    189
                  :
                     (X147[7:6] <= 2)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:4] <= 6)?
                 (X452[7:5] <= 1)?
                   (X276[7:6] <= 2)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:4] <= 3)?
                         (X477[7:4] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:3] <= 2)?
                       (X409[7:5] <= 2)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:3] <= 21)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:5] <= 4)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:2] <= 10)?
               (X452[7:4] <= 8)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 6)?
               (X199[7:4] <= 5)?
                 (X238[7:4] <= 11)?
                  21
                :
                   (X410[7:3] <= 3)?
                     (X115[7:6] <= 1)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 0)?
                  1
                :
                  13
            :
               (X170[7:3] <= 4)?
                 (X387[7:2] <= 1)?
                  2
                :
                  1
              :
                 (X102[7:3] <= 27)?
                  24
                :
                  1
      :
         (X57[7:3] <= 4)?
           (X514[7:5] <= 2)?
             (X9[7:5] <= 1)?
               (X172[7:4] <= 12)?
                 (X227[7:5] <= 4)?
                  16
                :
                  3
              :
                 (X155[7:5] <= 0)?
                  1
                :
                  6
            :
               (X115[7:6] <= 3)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 4)?
                  3
                :
                  2
          :
             (X432[7:6] <= 0)?
               (X170[7:5] <= 1)?
                3
              :
                1
            :
               (X458[7:4] <= 3)?
                1
              :
                20
        :
           (X330[7:4] <= 0)?
             (X489[7:6] <= 3)?
              48
            :
              1
          :
             (X38[7:4] <= 4)?
               (X238[7:5] <= 5)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 2)?
                  9
                :
                  2
            :
               (X270[7:4] <= 2)?
                 (X434[7:4] <= 2)?
                   (X185[7:5] <= 3)?
                     (X323[7:5] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:6] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:5] <= 3)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 3)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10/accuracy.txt
+ accuracy=7.273e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/10/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 749 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 236303620.0      0.00       0.0 564394880.0                           7010348.0000
    0:00:02 236303620.0      0.00       0.0 564394880.0                           7010348.0000
    0:00:02 236303620.0      0.00       0.0 564394880.0                           7010348.0000
    0:00:02 236303620.0      0.00       0.0 564394880.0                           7010348.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 235740090.0      0.00       0.0 563790336.0                           6990384.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 279932610.0      0.00       0.0 602311936.0 net3706                   9192962.0000
    0:00:03 279932610.0      0.00       0.0 602229312.0 net3696                   9192962.0000
    0:00:04 279346990.0      0.00       0.0 597147712.0 net2923                   9163757.0000
    0:00:05 277435030.0      0.00       0.0 595029248.0 net3664                   9093708.0000
    0:00:05 273510530.0      0.00       0.0 591463872.0 net4067                   8943109.0000
    0:00:06 273510530.0      0.00       0.0 591463872.0                           8943109.0000
    0:00:06 273510530.0      0.00       0.0 591463872.0                           8943109.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 273510530.0      0.00       0.0 591463872.0                           8943109.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:07 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:07 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:07 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 270698550.0      0.00       0.0 587909440.0                           8809505.0000
    0:00:08 277448210.0      0.00       0.0 593562624.0 net3611                   9069857.0000
    0:00:09 276150070.0      0.00       0.0 591871168.0 net11847                  9025024.0000
    0:00:10 275757620.0      0.00       0.0 591489984.0 net12357                  9009964.0000
    0:00:12 273402920.0      0.00       0.0 589469120.0                           8919605.0000
    0:00:12 273402920.0      0.00       0.0 589469120.0                           8919605.0000
    0:00:12 273402920.0      0.00       0.0 589469120.0                           8919605.0000
    0:00:12 273402920.0      0.00       0.0 589469120.0                           8919605.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=273402920.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=33515276.000
+ '[' 33515276 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2057 leaf cells, ports, hiers and 2053 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:56:07 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1570
        Number of annotated net delay arcs  :      1570
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963304381.570312 ns, Total Simulation Time : 4999963304381.570312 ns

======================================================================
Summary:
Total number of nets = 2053
Number of annotated nets = 2053 (100.00%)
Total number of leaf cells = 869
Number of fully annotated leaf cells = 869 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.12 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0129
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/10.sv
+ echo -e '10\t7.273e-01\t273402920.000000\t33515276.000\t0.0129'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 8)?
     (X56[7:4] <= 5)?
       (X63[7:6] <= 0)?
         (X118[7:6] <= 2)?
           (X137[7:4] <= 2)?
             (X301[7:5] <= 0)?
               (X310[7:4] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:3] <= 15)?
              3
            :
              1
          :
            5
      :
         (X58[7:6] <= 4)?
           (X51[7:2] <= 49)?
             (X113[7:4] <= 10)?
              17
            :
              1
          :
             (X198[7:3] <= 11)?
              3
            :
              19
        :
           (X560[7:4] <= 1)?
            6
          :
             (X106[7:4] <= 2)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:3] <= 30)?
          184
        :
           (X340[7:5] <= 0)?
             (X445[7:2] <= 7)?
              6
            :
               (X199[7:6] <= 3)?
                24
              :
                3
          :
             (X481[7:4] <= 1)?
               (X63[7:4] <= 1)?
                92
              :
                 (X312[7:4] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 6)?
                 (X326[7:4] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:3] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:4] <= 0)?
                 (X361[7:5] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:5] <= 0)?
                  10
                :
                  1
            :
               (X320[7:5] <= 0)?
                80
              :
                 (X286[7:4] <= 0)?
                  6
                :
                   (X118[7:4] <= 3)?
                     (X300[7:5] <= 1)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:5] <= 3)?
              6
            :
               (X142[7:5] <= 0)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:6] <= 2)?
                   (X460[7:5] <= 0)?
                     (X125[7:4] <= 0)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:5] <= 1)?
                       (X558[7:4] <= 0)?
                        6
                      :
                         (X263[7:5] <= 5)?
                          36
                        :
                           (X380[7:3] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 0)?
                        232
                      :
                         (X388[7:5] <= 0)?
                           (X319[7:2] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 0)?
                     (X192[7:4] <= 8)?
                      23
                    :
                      4
                  :
                     (X539[7:3] <= 14)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 1)?
                2
              :
                 (X93[7:3] <= 27)?
                  1
                :
                  1
          :
             (X248[7:5] <= 5)?
               (X498[7:5] <= 0)?
                 (X414[7:4] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:4] <= 2)?
                  7
                :
                  4
            :
               (X101[7:4] <= 4)?
                 (X54[7:6] <= 2)?
                   (X290[7:4] <= 0)?
                     (X161[7:3] <= 8)?
                      5
                    :
                       (X190[7:3] <= 19)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:4] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:3] <= 0)?
                  2
                :
                  2
  :
     (X69[7:3] <= 11)?
       (X302[7:3] <= 1)?
         (X38[7:3] <= 14)?
           (X395[7:6] <= 0)?
             (X268[7:5] <= 1)?
              5
            :
              10
          :
             (X30[7:3] <= 17)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 7)?
            37
          :
            1
      :
         (X52[7:5] <= 5)?
           (X159[7:3] <= 7)?
             (X371[7:5] <= 2)?
              5
            :
               (X358[7:4] <= 3)?
                10
              :
                3
          :
             (X457[7:2] <= 2)?
               (X41[7:4] <= 7)?
                2
              :
                5
            :
               (X136[7:5] <= 3)?
                 (X240[7:4] <= 0)?
                   (X273[7:5] <= 2)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:4] <= 2)?
             (X73[7:4] <= 4)?
               (X449[7:6] <= 0)?
                 (X287[7:5] <= 8)?
                   (X524[7:4] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 3)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 3)?
               (X457[7:4] <= 0)?
                 (X128[7:6] <= 0)?
                   (X462[7:4] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:3] <= 13)?
                     (X244[7:5] <= 2)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:5] <= 2)?
         (X37[7:5] <= 5)?
           (X69[7:4] <= 6)?
             (X394[7:4] <= 0)?
               (X265[7:5] <= 2)?
                 (X90[7:3] <= 5)?
                   (X336[7:3] <= 1)?
                    2
                  :
                     (X4[7:4] <= 3)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 4)?
                  12
                :
                   (X49[7:6] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:5] <= 0)?
                 (X209[7:6] <= 2)?
                   (X12[7:6] <= 2)?
                    9
                  :
                     (X312[7:4] <= 1)?
                      4
                    :
                       (X62[7:6] <= 0)?
                        16
                      :
                        2
                :
                   (X428[7:3] <= 4)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 0)?
                   (X483[7:5] <= 0)?
                     (X1[7:6] <= 1)?
                      4
                    :
                       (X324[7:3] <= 5)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 1)?
                      12
                    :
                       (X550[7:4] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 0)?
                     (X181[7:4] <= 5)?
                       (X55[7:4] <= 11)?
                         (X435[7:6] <= 0)?
                           (X535[7:4] <= 5)?
                            8
                          :
                            1
                        :
                           (X258[7:5] <= 1)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:4] <= 7)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:2] <= 0)?
                 (X331[7:5] <= 1)?
                  4
                :
                   (X133[7:5] <= 5)?
                    2
                  :
                     (X57[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:3] <= 10)?
                   (X162[7:6] <= 3)?
                    189
                  :
                     (X147[7:3] <= 15)?
                       (X185[7:5] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:4] <= 1)?
                 (X452[7:4] <= 5)?
                   (X276[7:5] <= 0)?
                     (X90[7:4] <= 3)?
                      5
                    :
                       (X165[7:4] <= 3)?
                         (X477[7:3] <= 1)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 0)?
                       (X409[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:3] <= 22)?
                     (X141[7:5] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:4] <= 8)?
                  44
                :
                  2
        :
           (X409[7:5] <= 2)?
             (X296[7:4] <= 3)?
               (X452[7:4] <= 7)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 3)?
               (X199[7:4] <= 6)?
                 (X238[7:4] <= 11)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:5] <= 0)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 1)?
                      1
                    :
                      7
              :
                 (X550[7:3] <= 1)?
                  1
                :
                  13
            :
               (X170[7:3] <= 0)?
                 (X387[7:4] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 2)?
                  24
                :
                  1
      :
         (X57[7:4] <= 2)?
           (X514[7:6] <= 1)?
             (X9[7:4] <= 4)?
               (X172[7:4] <= 13)?
                 (X227[7:5] <= 3)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 3)?
                  1
                :
                  6
            :
               (X115[7:3] <= 17)?
                 (X114[7:3] <= 4)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 0)?
                  3
                :
                  2
          :
             (X432[7:4] <= 2)?
               (X170[7:4] <= 5)?
                3
              :
                1
            :
               (X458[7:4] <= 5)?
                1
              :
                20
        :
           (X330[7:4] <= 1)?
             (X489[7:4] <= 2)?
              48
            :
              1
          :
             (X38[7:4] <= 5)?
               (X238[7:3] <= 15)?
                 (X199[7:3] <= 14)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 2)?
                  9
                :
                  2
            :
               (X270[7:5] <= 1)?
                 (X434[7:3] <= 2)?
                   (X185[7:5] <= 6)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 2)?
                      1
                    :
                      6
                :
                   (X370[7:3] <= 9)?
                    12
                  :
                    3
              :
                 (X362[7:2] <= 53)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11/accuracy.txt
+ accuracy=7.187e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/11/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 703 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 257565000.0      0.00       0.0 610391424.0                           7688048.5000
    0:00:02 257565000.0      0.00       0.0 610391424.0                           7688048.5000
    0:00:02 257565000.0      0.00       0.0 610391424.0                           7688048.5000
    0:00:02 257565000.0      0.00       0.0 610391424.0                           7688048.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 257101110.0      0.00       0.0 608089536.0                           7668541.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 310657940.0      0.00       0.0 673305024.0 net3839                   10366534.0000
    0:00:03 306025150.0      0.00       0.0 652155328.0 net3896                   10164070.0000
    0:00:04 305546700.0      0.00       0.0 649513664.0 net3676                   10134900.0000
    0:00:04 304157220.0      0.00       0.0 647626816.0 net3264                   10080384.0000
    0:00:05 304114440.0      0.00       0.0 647456960.0 net3223                   10085064.0000
    0:00:06 298620140.0      0.00       0.0 642466560.0 net4355                   9874225.0000
    0:00:07 298227690.0      0.00       0.0 642075904.0                           9859165.0000
    0:00:07 298227690.0      0.00       0.0 642075904.0                           9859165.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 298227690.0      0.00       0.0 642075904.0                           9859165.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:08 297835240.0      0.00       0.0 641573760.0                           9844105.0000
    0:00:09 305753950.0      0.00       0.0 649288128.0 net3207                   10158862.0000
    0:00:10 305320450.0      0.00       0.0 648590336.0 net13014                  10139370.0000
    0:00:11 303515180.0      0.00       0.0 646243328.0 net13018                  10069511.0000
    0:00:11 298805780.0      0.00       0.0 642208000.0 net13202                  9888793.0000
    0:00:13 298413330.0      0.00       0.0 641817344.0                           9873733.0000
    0:00:13 298413330.0      0.00       0.0 641817344.0                           9873733.0000
    0:00:13 298413330.0      0.00       0.0 641817344.0                           9873733.0000
    0:00:13 298413330.0      0.00       0.0 641817344.0                           9873733.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=298413330.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29969188.000
+ '[' 29969188 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2141 leaf cells, ports, hiers and 2137 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:57:45 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1711
        Number of annotated net delay arcs  :      1711
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961276387.450195 ns, Total Simulation Time : 4999961276387.450195 ns

======================================================================
Summary:
Total number of nets = 2137
Number of annotated nets = 2137 (100.00%)
Total number of leaf cells = 953
Number of fully annotated leaf cells = 953 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.17 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0141
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/11.sv
+ echo -e '11\t7.187e-01\t298413330.000000\t29969188.000\t0.0141'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 10)?
     (X56[7:3] <= 9)?
       (X63[7:4] <= 5)?
         (X118[7:6] <= 0)?
           (X137[7:5] <= 0)?
             (X301[7:4] <= 0)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:5] <= 8)?
              3
            :
              1
          :
            5
      :
         (X58[7:3] <= 14)?
           (X51[7:6] <= 1)?
             (X113[7:6] <= 2)?
              17
            :
              1
          :
             (X198[7:5] <= 0)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:2] <= 37)?
         (X49[7:5] <= 8)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 4)?
                24
              :
                3
          :
             (X481[7:6] <= 0)?
               (X63[7:4] <= 1)?
                92
              :
                 (X312[7:4] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 2)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:4] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:5] <= 1)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:5] <= 0)?
                     (X300[7:5] <= 1)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 7)?
              6
            :
               (X142[7:4] <= 2)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:3] <= 2)?
               (X42[7:3] <= 3)?
                9
              :
                 (X41[7:5] <= 1)?
                   (X460[7:3] <= 0)?
                     (X125[7:5] <= 0)?
                      12
                    :
                       (X394[7:6] <= 1)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 3)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:5] <= 6)?
                          36
                        :
                           (X380[7:3] <= 1)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 1)?
                        232
                      :
                         (X388[7:3] <= 0)?
                           (X319[7:4] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:3] <= 18)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 13)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 0)?
                2
              :
                 (X93[7:6] <= 2)?
                  1
                :
                  1
          :
             (X248[7:2] <= 21)?
               (X498[7:4] <= 0)?
                 (X414[7:6] <= 1)?
                  37
                :
                  1
              :
                 (X275[7:4] <= 1)?
                  7
                :
                  4
            :
               (X101[7:6] <= 2)?
                 (X54[7:5] <= 1)?
                   (X290[7:6] <= 0)?
                     (X161[7:4] <= 4)?
                      5
                    :
                       (X190[7:5] <= 8)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:4] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 1)?
                  2
                :
                  2
  :
     (X69[7:5] <= 3)?
       (X302 <= 5)?
         (X38[7:2] <= 29)?
           (X395[7:4] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 1)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 9)?
            37
          :
            1
      :
         (X52[7:6] <= 1)?
           (X159[7:3] <= 10)?
             (X371[7:6] <= 0)?
              5
            :
               (X358[7:6] <= 0)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:6] <= 2)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:4] <= 0)?
                   (X273[7:6] <= 4)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:6] <= 0)?
                  1
                :
                  3
        :
           (X434[7:2] <= 6)?
             (X73[7:3] <= 8)?
               (X449[7:6] <= 0)?
                 (X287[7:5] <= 2)?
                   (X524[7:4] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 2)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:5] <= 6)?
               (X457[7:6] <= 1)?
                 (X128[7:5] <= 0)?
                   (X462[7:4] <= 1)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 1)?
                     (X244[7:5] <= 3)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:5] <= 3)?
         (X37[7:5] <= 4)?
           (X69[7:5] <= 1)?
             (X394[7:3] <= 0)?
               (X265[7:5] <= 0)?
                 (X90[7:5] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:6] <= 1)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 0)?
                  12
                :
                   (X49[7:6] <= 2)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:5] <= 2)?
                   (X12[7:4] <= 8)?
                    9
                  :
                     (X312[7:4] <= 0)?
                      4
                    :
                       (X62[7:5] <= 4)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:4] <= 0)?
                   (X483[7:4] <= 0)?
                     (X1[7:5] <= 2)?
                      4
                    :
                       (X324[7:4] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:3] <= 7)?
                      12
                    :
                       (X550[7:5] <= 1)?
                        3
                      :
                        1
                :
                   (X342[7:3] <= 3)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 3)?
                         (X435[7:5] <= 0)?
                           (X535[7:5] <= 2)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 15)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:4] <= 0)?
               (X488[7:4] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:5] <= 1)?
                      1
                    :
                      1
              :
                 (X274[7:5] <= 6)?
                   (X162[7:6] <= 3)?
                    189
                  :
                     (X147[7:6] <= 2)?
                       (X185[7:6] <= 2)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:5] <= 2)?
                 (X452[7:4] <= 4)?
                   (X276[7:5] <= 0)?
                     (X90[7:5] <= 1)?
                      5
                    :
                       (X165[7:3] <= 2)?
                         (X477[7:4] <= 2)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 1)?
                       (X409[7:5] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:4] <= 12)?
                     (X141[7:4] <= 2)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:4] <= 8)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:6] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 2)?
               (X199[7:6] <= 0)?
                 (X238[7:5] <= 3)?
                  21
                :
                   (X410[7:3] <= 2)?
                     (X115[7:5] <= 4)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:4] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 1)?
                  24
                :
                  1
      :
         (X57[7:5] <= 0)?
           (X514[7:4] <= 2)?
             (X9[7:5] <= 3)?
               (X172[7:4] <= 12)?
                 (X227[7:4] <= 9)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 4)?
                  1
                :
                  6
            :
               (X115[7:5] <= 3)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 0)?
                  3
                :
                  2
          :
             (X432[7:5] <= 2)?
               (X170[7:4] <= 0)?
                3
              :
                1
            :
               (X458[7:5] <= 0)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:3] <= 3)?
              48
            :
              1
          :
             (X38[7:5] <= 0)?
               (X238[7:4] <= 8)?
                 (X199[7:5] <= 3)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 5)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:5] <= 0)?
                   (X185[7:5] <= 3)?
                     (X323[7:4] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:6] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 5)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12/accuracy.txt
+ accuracy=7.132e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/12/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 770 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 205359450.0      0.00       0.0 489752064.0                           6105822.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 245798110.0      0.00       0.0 524022208.0 net3571                   8139235.5000
    0:00:03 245798110.0      0.00       0.0 523749024.0 net2973                   8139235.5000
    0:00:03 243322620.0      0.00       0.0 521194432.0 net2777                   8049223.0000
    0:00:04 242930170.0      0.00       0.0 520717568.0 net2695                   8034163.0000
    0:00:05 238591610.0      0.00       0.0 516810144.0 net2797                   7859109.5000
    0:00:05 238591610.0      0.00       0.0 516810144.0                           7859109.5000
    0:00:05 238591610.0      0.00       0.0 516810144.0                           7859109.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 238591610.0      0.00       0.0 516810144.0                           7859109.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 237763490.0      0.00       0.0 515355808.0                           7810200.0000
    0:00:07 242636460.0      0.00       0.0 520265920.0 net3060                   7985892.0000
    0:00:08 242244010.0      0.00       0.0 519874624.0 net10656                  7970832.0000
    0:00:09 240945870.0      0.00       0.0 518444640.0 net2695                   7925999.0000
    0:00:10 238198720.0      0.00       0.0 516157632.0                           7820579.5000
    0:00:10 238198720.0      0.00       0.0 516157632.0                           7820579.5000
    0:00:10 238198720.0      0.00       0.0 516157632.0                           7820579.5000
    0:00:10 238198720.0      0.00       0.0 516157632.0                           7820579.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=238198720.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=27561800.000
+ '[' 27561800 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1947 leaf cells, ports, hiers and 1943 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:59:12 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1373
        Number of annotated net delay arcs  :      1373
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999958571946.879883 ns, Total Simulation Time : 4999958571946.879883 ns

======================================================================
Summary:
Total number of nets = 1943
Number of annotated nets = 1943 (100.00%)
Total number of leaf cells = 759
Number of fully annotated leaf cells = 759 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.06 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0112
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/12.sv
+ echo -e '12\t7.132e-01\t238198720.000000\t27561800.000\t0.0112'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 10)?
     (X56[7:2] <= 20)?
       (X63[7:5] <= 2)?
         (X118[7:6] <= 1)?
           (X137[7:5] <= 1)?
             (X301[7:6] <= 0)?
               (X310[7:4] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:5] <= 3)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 3)?
           (X51[7:5] <= 6)?
             (X113[7:5] <= 5)?
              17
            :
              1
          :
             (X198[7:6] <= 0)?
              3
            :
              19
        :
           (X560[7:5] <= 0)?
            6
          :
             (X106[7:4] <= 4)?
              1
            :
              22
    :
       (X560[7:5] <= 5)?
         (X49[7:5] <= 8)?
          184
        :
           (X340[7:5] <= 0)?
             (X445[7:4] <= 0)?
              6
            :
               (X199[7:5] <= 5)?
                24
              :
                3
          :
             (X481[7:5] <= 0)?
               (X63[7:5] <= 0)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 3)?
                 (X326[7:4] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:6] <= 0)?
           (X58[7:5] <= 0)?
             (X403[7:5] <= 0)?
               (X57[7:6] <= 2)?
                 (X361[7:5] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:3] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:5] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:4] <= 7)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 6)?
              6
            :
               (X142[7:5] <= 1)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:5] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 2)?
                   (X460[7:4] <= 1)?
                     (X125[7:6] <= 1)?
                      12
                    :
                       (X394[7:3] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:5] <= 1)?
                       (X558[7:4] <= 0)?
                        6
                      :
                         (X263[7:5] <= 3)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:4] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:4] <= 0)?
                     (X192[7:4] <= 9)?
                      23
                    :
                      4
                  :
                     (X539[7:5] <= 1)?
                      44
                    :
                      3
            :
               (X488[7:5] <= 0)?
                2
              :
                 (X93[7:3] <= 26)?
                  1
                :
                  1
          :
             (X248[7:5] <= 0)?
               (X498[7:6] <= 0)?
                 (X414[7:5] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:3] <= 5)?
                  7
                :
                  4
            :
               (X101[7:5] <= 1)?
                 (X54[7:5] <= 2)?
                   (X290[7:5] <= 1)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:4] <= 9)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:3] <= 0)?
                  2
                :
                  2
  :
     (X69[7:5] <= 2)?
       (X302[7:3] <= 1)?
         (X38[7:4] <= 7)?
           (X395[7:6] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:5] <= 0)?
               (X537[7:4] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:6] <= 2)?
            37
          :
            1
      :
         (X52[7:6] <= 0)?
           (X159[7:5] <= 2)?
             (X371[7:3] <= 6)?
              5
            :
               (X358[7:4] <= 3)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:6] <= 0)?
                2
              :
                5
            :
               (X136[7:6] <= 0)?
                 (X240[7:4] <= 1)?
                   (X273[7:5] <= 4)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:3] <= 0)?
                  1
                :
                  3
        :
           (X434[7:5] <= 0)?
             (X73[7:5] <= 2)?
               (X449[7:3] <= 0)?
                 (X287[7:6] <= 2)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 5)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 11)?
               (X457[7:6] <= 1)?
                 (X128[7:5] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:4] <= 4)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:3] <= 10)?
         (X37[7:5] <= 5)?
           (X69[7:4] <= 3)?
             (X394[7:5] <= 0)?
               (X265[7:4] <= 3)?
                 (X90[7:4] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:5] <= 2)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:4] <= 7)?
                  12
                :
                   (X49[7:4] <= 14)?
                    8
                  :
                    2
            :
               (X57[7:4] <= 0)?
                 (X209[7:5] <= 0)?
                   (X12[7:6] <= 2)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:6] <= 2)?
                        16
                      :
                        2
                :
                   (X428[7:5] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 1)?
                   (X483[7:4] <= 0)?
                     (X1[7:4] <= 7)?
                      4
                    :
                       (X324[7:5] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:5] <= 0)?
                     (X181[7:3] <= 7)?
                       (X55[7:5] <= 2)?
                         (X435[7:5] <= 0)?
                           (X535[7:4] <= 3)?
                            8
                          :
                            1
                        :
                           (X258[7:5] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:5] <= 3)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:6] <= 0)?
               (X488[7:2] <= 0)?
                 (X331[7:3] <= 0)?
                  4
                :
                   (X133[7:4] <= 10)?
                    2
                  :
                     (X57[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:6] <= 1)?
                   (X162[7:3] <= 24)?
                    189
                  :
                     (X147[7:5] <= 2)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:6] <= 1)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:3] <= 5)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 1)?
                     (X141[7:5] <= 1)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:3] <= 15)?
                  44
                :
                  2
        :
           (X409[7:4] <= 2)?
             (X296[7:3] <= 3)?
               (X452[7:4] <= 10)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 2)?
               (X199[7:6] <= 0)?
                 (X238[7:5] <= 0)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:4] <= 6)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:5] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:3] <= 27)?
                  24
                :
                  1
      :
         (X57[7:5] <= 2)?
           (X514[7:5] <= 2)?
             (X9[7:3] <= 7)?
               (X172[7:6] <= 3)?
                 (X227[7:4] <= 7)?
                  16
                :
                  3
              :
                 (X155[7:4] <= 2)?
                  1
                :
                  6
            :
               (X115[7:5] <= 5)?
                 (X114[7:3] <= 5)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 0)?
                  3
                :
                  2
          :
             (X432[7:6] <= 1)?
               (X170[7:5] <= 0)?
                3
              :
                1
            :
               (X458[7:4] <= 3)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:5] <= 0)?
              48
            :
              1
          :
             (X38[7:4] <= 4)?
               (X238[7:6] <= 2)?
                 (X199[7:4] <= 4)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 3)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:5] <= 0)?
                   (X185[7:5] <= 5)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:3] <= 11)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13/accuracy.txt
+ accuracy=7.092e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/13/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 785 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 201185750.0      0.00       0.0 476970560.0                           6020579.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 246225350.0      0.00       0.0 515067840.0 net2735                   8267258.0000
    0:00:03 245889760.0      0.00       0.0 511318528.0 net3208                   8257335.5000
    0:00:04 243144800.0      0.00       0.0 507660448.0 net3576                   8153003.5000
    0:00:05 238435400.0      0.00       0.0 503372352.0                           7972284.5000
    0:00:05 238435400.0      0.00       0.0 503372352.0                           7972284.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 238435400.0      0.00       0.0 503372352.0                           7972284.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:06 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:07 237693280.0      0.00       0.0 503134528.0                           7937484.5000
    0:00:07 247150940.0      0.00       0.0 513224224.0 net2990                   8302267.5000
    0:00:08 246283940.0      0.00       0.0 511910816.0 net3274                   8263283.5000
    0:00:08 243972480.0      0.00       0.0 508968640.0 net3361                   8178443.0000
    0:00:10 238085730.0      0.00       0.0 503536448.0                           7952544.5000
    0:00:10 238085730.0      0.00       0.0 503536448.0                           7952544.5000
    0:00:10 238085730.0      0.00       0.0 503536448.0                           7952544.5000
    0:00:10 238085730.0      0.00       0.0 503536448.0                           7952544.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=238085730.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31179230.000
+ '[' 31179230 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1936 leaf cells, ports, hiers and 1932 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:00:39 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1335
        Number of annotated net delay arcs  :      1335
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959886091.259766 ns, Total Simulation Time : 4999959886091.259766 ns

======================================================================
Summary:
Total number of nets = 1932
Number of annotated nets = 1932 (100.00%)
Total number of leaf cells = 748
Number of fully annotated leaf cells = 748 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2928.96 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0113
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/13.sv
+ echo -e '13\t7.092e-01\t238085730.000000\t31179230.000\t0.0113'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 11)?
     (X56[7:3] <= 9)?
       (X63[7:3] <= 8)?
         (X118[7:6] <= 0)?
           (X137[7:5] <= 0)?
             (X301[7:5] <= 0)?
               (X310[7:6] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:3] <= 0)?
             (X210[7:5] <= 3)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 7)?
           (X51[7:6] <= 1)?
             (X113[7:6] <= 1)?
              17
            :
              1
          :
             (X198[7:6] <= 0)?
              3
            :
              19
        :
           (X560[7:4] <= 0)?
            6
          :
             (X106[7:5] <= 1)?
              1
            :
              22
    :
       (X560[7:3] <= 18)?
         (X49[7:5] <= 8)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 1)?
                24
              :
                3
          :
             (X481[7:4] <= 0)?
               (X63[7:6] <= 1)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 1)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:5] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:5] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:4] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:4] <= 5)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:6] <= 1)?
              6
            :
               (X142[7:6] <= 0)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:3] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 1)?
                   (X460[7:5] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:5] <= 1)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:5] <= 3)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 0)?
                        232
                      :
                         (X388[7:4] <= 0)?
                           (X319[7:5] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:5] <= 0)?
                     (X192[7:4] <= 7)?
                      23
                    :
                      4
                  :
                     (X539[7:5] <= 1)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:5] <= 8)?
                  1
                :
                  1
          :
             (X248[7:5] <= 0)?
               (X498[7:5] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:4] <= 1)?
                  7
                :
                  4
            :
               (X101[7:6] <= 1)?
                 (X54[7:5] <= 1)?
                   (X290[7:5] <= 0)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:5] <= 0)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 0)?
                  2
                :
                  2
  :
     (X69[7:5] <= 3)?
       (X302[7:3] <= 1)?
         (X38[7:4] <= 4)?
           (X395[7:5] <= 0)?
             (X268[7:5] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 0)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:3] <= 22)?
            37
          :
            1
      :
         (X52[7:6] <= 0)?
           (X159[7:6] <= 0)?
             (X371[7:6] <= 1)?
              5
            :
               (X358[7:6] <= 0)?
                10
              :
                3
          :
             (X457[7:5] <= 0)?
               (X41[7:6] <= 1)?
                2
              :
                5
            :
               (X136[7:4] <= 0)?
                 (X240[7:5] <= 0)?
                   (X273[7:6] <= 0)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:4] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:4] <= 4)?
               (X449[7:6] <= 0)?
                 (X287[7:6] <= 0)?
                   (X524[7:3] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:3] <= 16)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:4] <= 10)?
               (X457[7:5] <= 1)?
                 (X128[7:6] <= 0)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:6] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:6] <= 1)?
         (X37[7:5] <= 3)?
           (X69[7:6] <= 0)?
             (X394[7:6] <= 0)?
               (X265[7:6] <= 0)?
                 (X90[7:5] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:6] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 0)?
                  12
                :
                   (X49[7:6] <= 2)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:5] <= 1)?
                   (X12[7:4] <= 8)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:5] <= 4)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:4] <= 0)?
                   (X483[7:5] <= 0)?
                     (X1[7:4] <= 4)?
                      4
                    :
                       (X324[7:4] <= 2)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 0)?
                         (X435[7:6] <= 0)?
                           (X535[7:5] <= 1)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:3] <= 11)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:5] <= 0)?
               (X488[7:4] <= 0)?
                 (X331[7:5] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:4] <= 1)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 2)?
                   (X162[7:6] <= 2)?
                    189
                  :
                     (X147[7:6] <= 1)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 2)?
                 (X452[7:6] <= 0)?
                   (X276[7:5] <= 0)?
                     (X90[7:6] <= 0)?
                      5
                    :
                       (X165[7:4] <= 0)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 0)?
                       (X409[7:4] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 3)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:5] <= 2)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:6] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 1)?
               (X199[7:6] <= 0)?
                 (X238[7:5] <= 2)?
                  21
                :
                   (X410[7:5] <= 0)?
                     (X115[7:4] <= 8)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:4] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 1)?
                  24
                :
                  1
      :
         (X57[7:5] <= 0)?
           (X514[7:3] <= 6)?
             (X9[7:6] <= 0)?
               (X172[7:5] <= 5)?
                 (X227[7:5] <= 4)?
                  16
                :
                  3
              :
                 (X155[7:5] <= 0)?
                  1
                :
                  6
            :
               (X115[7:5] <= 4)?
                 (X114[7:6] <= 1)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 2)?
                  3
                :
                  2
          :
             (X432[7:5] <= 0)?
               (X170[7:5] <= 0)?
                3
              :
                1
            :
               (X458[7:5] <= 0)?
                1
              :
                20
        :
           (X330[7:6] <= 0)?
             (X489[7:4] <= 0)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:5] <= 2)?
                 (X199[7:5] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:3] <= 15)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:4] <= 0)?
                   (X185[7:5] <= 5)?
                     (X323[7:5] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14/accuracy.txt
+ accuracy=6.991e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/14/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:151: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 828 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 199254180.0      0.00       0.0 471049376.0                           6001813.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 238938800.0      0.00       0.0 505359872.0 net2842                   7882413.0000
    0:00:03 237839000.0      0.00       0.0 498077536.0 net3110                   7828450.5000
    0:00:03 237839000.0      0.00       0.0 497687424.0 net2988                   7828450.5000
    0:00:04 233788850.0      0.00       0.0 491727840.0 net3418                   7679553.5000
    0:00:04 231041700.0      0.00       0.0 489483584.0 net2923                   7574134.0000
    0:00:05 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:05 231041700.0      0.00       0.0 489483584.0                           7574134.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 231041700.0      0.00       0.0 489483584.0                           7574134.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:06 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:07 231041700.0      0.00       0.0 489483584.0                           7574134.0000
    0:00:07 239701130.0      0.00       0.0 497964672.0 net2896                   7903446.5000
    0:00:08 239308680.0      0.00       0.0 497548608.0 net3025                   7888386.5000
    0:00:09 233974490.0      0.00       0.0 491786784.0 net3454                   7694120.5000
    0:00:10 231619790.0      0.00       0.0 489726336.0                           7603761.5000
    0:00:10 231619790.0      0.00       0.0 489726336.0                           7603761.5000
    0:00:10 231619790.0      0.00       0.0 489726336.0                           7603761.5000
    0:00:10 231619790.0      0.00       0.0 489726336.0                           7603761.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=231619790.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26446810.000
+ '[' 26446810 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1914 leaf cells, ports, hiers and 1910 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:02:02 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1303
        Number of annotated net delay arcs  :      1303
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959676285.940430 ns, Total Simulation Time : 4999959676285.940430 ns

======================================================================
Summary:
Total number of nets = 1910
Number of annotated nets = 1910 (100.00%)
Total number of leaf cells = 726
Number of fully annotated leaf cells = 726 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.11 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0109
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/14.sv
+ echo -e '14\t6.991e-01\t231619790.000000\t26446810.000\t0.0109'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:3] <= 9)?
       (X63[7:4] <= 4)?
         (X118[7:6] <= 0)?
           (X137[7:5] <= 0)?
             (X301[7:5] <= 0)?
               (X310[7:6] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:5] <= 0)?
             (X210[7:5] <= 3)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 7)?
           (X51[7:6] <= 1)?
             (X113[7:5] <= 5)?
              17
            :
              1
          :
             (X198[7:6] <= 0)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:3] <= 18)?
         (X49[7:5] <= 8)?
          184
        :
           (X340[7:4] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 2)?
                24
              :
                3
          :
             (X481[7:6] <= 0)?
               (X63[7:5] <= 0)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 2)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:4] <= 0)?
           (X58[7:5] <= 0)?
             (X403[7:5] <= 0)?
               (X57[7:4] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:5] <= 0)?
                80
              :
                 (X286[7:5] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:4] <= 6)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 7)?
              6
            :
               (X142[7:6] <= 0)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 1)?
                   (X460[7:4] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:5] <= 0)?
                       (X558[7:3] <= 0)?
                        6
                      :
                         (X263[7:4] <= 8)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 0)?
                        232
                      :
                         (X388[7:5] <= 0)?
                           (X319[7:5] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:3] <= 18)?
                      23
                    :
                      4
                  :
                     (X539[7:5] <= 2)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 1)?
                  1
                :
                  1
          :
             (X248[7:4] <= 2)?
               (X498[7:3] <= 0)?
                 (X414[7:3] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:4] <= 1)?
                  7
                :
                  4
            :
               (X101[7:6] <= 1)?
                 (X54[7:6] <= 0)?
                   (X290[7:6] <= 1)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:5] <= 3)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:4] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 0)?
                  2
                :
                  2
  :
     (X69[7:5] <= 2)?
       (X302[7:2] <= 0)?
         (X38[7:5] <= 0)?
           (X395[7:5] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 1)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 4)?
            37
          :
            1
      :
         (X52[7:6] <= 3)?
           (X159[7:6] <= 0)?
             (X371[7:6] <= 0)?
              5
            :
               (X358[7:6] <= 0)?
                10
              :
                3
          :
             (X457[7:5] <= 0)?
               (X41[7:6] <= 1)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:5] <= 0)?
                   (X273[7:5] <= 3)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:5] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:4] <= 4)?
               (X449[7:5] <= 0)?
                 (X287[7:6] <= 0)?
                   (X524[7:5] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 2)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:5] <= 6)?
               (X457[7:6] <= 1)?
                 (X128[7:5] <= 1)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:5] <= 0)?
                     (X244[7:4] <= 2)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:5] <= 2)?
         (X37[7:6] <= 2)?
           (X69[7:5] <= 2)?
             (X394[7:5] <= 0)?
               (X265[7:5] <= 2)?
                 (X90[7:5] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:5] <= 2)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 1)?
                  12
                :
                   (X49[7:6] <= 3)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:5] <= 2)?
                   (X12[7:5] <= 2)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:6] <= 2)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:4] <= 0)?
                   (X483[7:4] <= 0)?
                     (X1[7:5] <= 1)?
                      4
                    :
                       (X324[7:4] <= 2)?
                        31
                      :
                        1
                  :
                     (X504[7:5] <= 0)?
                      12
                    :
                       (X550[7:5] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:4] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 0)?
                         (X435[7:6] <= 0)?
                           (X535[7:3] <= 9)?
                            8
                          :
                            1
                        :
                           (X258[7:5] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:4] <= 5)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:5] <= 0)?
               (X488[7:5] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:5] <= 6)?
                    2
                  :
                     (X57[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 5)?
                   (X162[7:4] <= 12)?
                    189
                  :
                     (X147[7:6] <= 1)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:6] <= 0)?
                     (X90[7:3] <= 6)?
                      5
                    :
                       (X165[7:5] <= 0)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:4] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 2)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:4] <= 7)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:5] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 2)?
               (X199[7:6] <= 0)?
                 (X238[7:5] <= 2)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:4] <= 8)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:5] <= 0)?
                  1
                :
                  13
            :
               (X170[7:4] <= 0)?
                 (X387[7:5] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 4)?
                  24
                :
                  1
      :
         (X57[7:3] <= 1)?
           (X514[7:4] <= 3)?
             (X9[7:6] <= 0)?
               (X172[7:6] <= 3)?
                 (X227[7:5] <= 3)?
                  16
                :
                  3
              :
                 (X155[7:6] <= 0)?
                  1
                :
                  6
            :
               (X115[7:5] <= 3)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 0)?
                  3
                :
                  2
          :
             (X432[7:6] <= 0)?
               (X170[7:4] <= 1)?
                3
              :
                1
            :
               (X458[7:6] <= 0)?
                1
              :
                20
        :
           (X330[7:6] <= 0)?
             (X489[7:4] <= 0)?
              48
            :
              1
          :
             (X38[7:4] <= 3)?
               (X238[7:5] <= 3)?
                 (X199[7:5] <= 1)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 0)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:5] <= 0)?
                   (X185[7:6] <= 0)?
                     (X323[7:5] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:6] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 2)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15/accuracy.txt
+ accuracy=6.724e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/15/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 831 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 177825630.0      0.00       0.0 423122880.0                           5317130.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 213758560.0      0.00       0.0 448577312.0 net3185                   7040006.5000
    0:00:03 213758560.0      0.00       0.0 448525952.0 net2785                   7040006.5000
    0:00:04 212403080.0      0.00       0.0 446305824.0 net3219                   6990190.5000
    0:00:05 207693680.0      0.00       0.0 442233952.0                           6809471.5000
    0:00:06 207693680.0      0.00       0.0 442233952.0                           6809471.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 207693680.0      0.00       0.0 442233952.0                           6809471.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:06 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:06 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:07 206494720.0      0.00       0.0 440699808.0                           6754897.0000
    0:00:08 213130640.0      0.00       0.0 446468544.0 net9243                   7015327.0000
    0:00:09 211946240.0      0.00       0.0 444640416.0 net3169                   6970415.5000
    0:00:10 208414190.0      0.00       0.0 441571072.0                           6834876.5000
    0:00:10 208414190.0      0.00       0.0 441571072.0                           6834876.5000
    0:00:10 208414190.0      0.00       0.0 441571072.0                           6834876.5000
    0:00:10 208414190.0      0.00       0.0 441571072.0                           6834876.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=208414190.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29013754.000
+ '[' 29013754 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1844 leaf cells, ports, hiers and 1840 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:03:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1173
        Number of annotated net delay arcs  :      1173
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962906791.790039 ns, Total Simulation Time : 4999962906791.790039 ns

======================================================================
Summary:
Total number of nets = 1840
Number of annotated nets = 1840 (100.00%)
Total number of leaf cells = 656
Number of fully annotated leaf cells = 656 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.11 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 14 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=9.729e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/15.sv
+ echo -e '15\t6.724e-01\t208414190.000000\t29013754.000\t9.729e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:4] <= 4)?
       (X63[7:6] <= 1)?
         (X118[7:6] <= 0)?
           (X137[7:5] <= 0)?
             (X301[7:5] <= 0)?
               (X310[7:3] <= 1)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:5] <= 0)?
             (X210[7:6] <= 2)?
              3
            :
              1
          :
            5
      :
         (X58[7:4] <= 7)?
           (X51[7:6] <= 0)?
             (X113[7:6] <= 1)?
              17
            :
              1
          :
             (X198[7:4] <= 4)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:5] <= 0)?
              1
            :
              22
    :
       (X560[7:4] <= 9)?
         (X49[7:5] <= 8)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:5] <= 3)?
                24
              :
                3
          :
             (X481[7:6] <= 0)?
               (X63[7:6] <= 0)?
                92
              :
                 (X312[7:5] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 3)?
                 (X326[7:5] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:6] <= 0)?
             (X403[7:4] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:4] <= 0)?
                  10
                :
                  1
            :
               (X320[7:5] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:6] <= 2)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:5] <= 0)?
              6
            :
               (X142[7:5] <= 0)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:6] <= 0)?
                   (X460[7:6] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:6] <= 0)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:5] <= 0)?
                          36
                        :
                           (X380[7:5] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 1)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:5] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:5] <= 0)?
                     (X192[7:6] <= 2)?
                      23
                    :
                      4
                  :
                     (X539[7:4] <= 10)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 0)?
                  1
                :
                  1
          :
             (X248[7:6] <= 3)?
               (X498[7:5] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 2)?
                  7
                :
                  4
            :
               (X101[7:3] <= 2)?
                 (X54[7:6] <= 0)?
                   (X290[7:6] <= 0)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:6] <= 2)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 0)?
                  2
                :
                  2
  :
     (X69[7:4] <= 4)?
       (X302[7:3] <= 0)?
         (X38[7:4] <= 7)?
           (X395[7:6] <= 0)?
             (X268[7:4] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 2)?
               (X537[7:6] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 3)?
            37
          :
            1
      :
         (X52[7:6] <= 2)?
           (X159[7:5] <= 0)?
             (X371[7:6] <= 0)?
              5
            :
               (X358[7:5] <= 0)?
                10
              :
                3
          :
             (X457[7:4] <= 0)?
               (X41[7:6] <= 0)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:5] <= 0)?
                   (X273[7:6] <= 0)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:6] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:6] <= 2)?
               (X449[7:6] <= 0)?
                 (X287[7:5] <= 4)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 0)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 3)?
               (X457[7:4] <= 0)?
                 (X128[7:5] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:5] <= 1)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:4] <= 7)?
           (X69[7:5] <= 3)?
             (X394[7:5] <= 0)?
               (X265[7:6] <= 0)?
                 (X90[7:3] <= 5)?
                   (X336[7:5] <= 0)?
                    2
                  :
                     (X4[7:6] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:5] <= 1)?
                  12
                :
                   (X49[7:5] <= 4)?
                    8
                  :
                    2
            :
               (X57[7:5] <= 0)?
                 (X209[7:6] <= 1)?
                   (X12[7:6] <= 0)?
                    9
                  :
                     (X312[7:5] <= 0)?
                      4
                    :
                       (X62[7:5] <= 1)?
                        16
                      :
                        2
                :
                   (X428[7:5] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:6] <= 0)?
                   (X483[7:6] <= 0)?
                     (X1[7:6] <= 0)?
                      4
                    :
                       (X324[7:6] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 1)?
                      12
                    :
                       (X550[7:5] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:5] <= 3)?
                         (X435[7:6] <= 0)?
                           (X535[7:5] <= 2)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:5] <= 1)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:6] <= 0)?
               (X488[7:6] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:5] <= 0)?
                   (X162[7:5] <= 5)?
                    189
                  :
                     (X147[7:6] <= 0)?
                       (X185[7:5] <= 4)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:5] <= 2)?
                   (X276[7:3] <= 1)?
                     (X90[7:6] <= 1)?
                      5
                    :
                       (X165[7:5] <= 0)?
                         (X477[7:5] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:6] <= 0)?
                       (X409[7:6] <= 1)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 1)?
                     (X141[7:5] <= 1)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:5] <= 3)?
                  44
                :
                  2
        :
           (X409[7:5] <= 0)?
             (X296[7:5] <= 0)?
               (X452[7:6] <= 2)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 1)?
               (X199[7:5] <= 5)?
                 (X238[7:6] <= 0)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:6] <= 2)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:6] <= 0)?
                 (X387[7:5] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 6)?
                  24
                :
                  1
      :
         (X57[7:6] <= 0)?
           (X514[7:6] <= 0)?
             (X9[7:5] <= 2)?
               (X172[7:4] <= 11)?
                 (X227[7:6] <= 1)?
                  16
                :
                  3
              :
                 (X155[7:5] <= 0)?
                  1
                :
                  6
            :
               (X115[7:3] <= 15)?
                 (X114[7:5] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 1)?
                  3
                :
                  2
          :
             (X432[7:6] <= 0)?
               (X170[7:6] <= 0)?
                3
              :
                1
            :
               (X458[7:5] <= 0)?
                1
              :
                20
        :
           (X330[7:6] <= 0)?
             (X489[7:5] <= 0)?
              48
            :
              1
          :
             (X38[7:5] <= 2)?
               (X238[7:6] <= 1)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 0)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:4] <= 7)?
                     (X323[7:5] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:6] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16/accuracy.txt
+ accuracy=6.630e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/16/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 859 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 210831220.0      0.00       0.0 506797056.0                           6354953.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 249874590.0      0.00       0.0 530614560.0 net3110                   8202606.5000
    0:00:03 250438120.0      0.00       0.0 531078112.0 net3425                   8222570.5000
    0:00:04 250438120.0      0.00       0.0 531052576.0 net3305                   8222570.5000
    0:00:05 245793590.0      0.00       0.0 524457440.0 net3727                   8043495.5000
    0:00:05 241084190.0      0.00       0.0 519902656.0 net3453                   7862776.5000
    0:00:06 241084190.0      0.00       0.0 519895552.0                           7862776.5000
    0:00:06 241084190.0      0.00       0.0 519895552.0                           7862776.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 241084190.0      0.00       0.0 519895552.0                           7862776.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:07 241248220.0      0.00       0.0 519425184.0                           7867949.0000
    0:00:08 249852040.0      0.00       0.0 528254240.0 net3015                   8183166.5000
    0:00:09 243995370.0      0.00       0.0 522093376.0 net3560                   7973368.5000
    0:00:11 241248220.0      0.00       0.0 519435872.0                           7867949.0000
    0:00:11 241248220.0      0.00       0.0 519435872.0                           7867949.0000
    0:00:11 241248220.0      0.00       0.0 519435872.0                           7867949.0000
    0:00:11 241248220.0      0.00       0.0 519435872.0                           7867949.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=241248220.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=28809126.000
+ '[' 28809126 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1950 leaf cells, ports, hiers and 1946 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:04:47 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1375
        Number of annotated net delay arcs  :      1375
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967119961.759766 ns, Total Simulation Time : 4999967119961.759766 ns

======================================================================
Summary:
Total number of nets = 1946
Number of annotated nets = 1946 (100.00%)
Total number of leaf cells = 762
Number of fully annotated leaf cells = 762 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.08 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0114
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/16.sv
+ echo -e '16\t6.630e-01\t241248220.000000\t28809126.000\t0.0114'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:6] <= 2)?
     (X56[7:3] <= 7)?
       (X63[7:6] <= 1)?
         (X118[7:6] <= 0)?
           (X137[7:6] <= 0)?
             (X301[7:5] <= 0)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:5] <= 0)?
             (X210[7:6] <= 0)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 0)?
           (X51[7:6] <= 0)?
             (X113[7:6] <= 2)?
              17
            :
              1
          :
             (X198[7:5] <= 0)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:5] <= 3)?
              1
            :
              22
    :
       (X560[7:5] <= 5)?
         (X49[7:5] <= 6)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:5] <= 0)?
              6
            :
               (X199[7:6] <= 2)?
                24
              :
                3
          :
             (X481[7:6] <= 1)?
               (X63[7:6] <= 0)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:6] <= 0)?
                 (X326[7:6] <= 1)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:4] <= 0)?
           (X58[7:4] <= 0)?
             (X403[7:5] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:5] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:6] <= 0)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:6] <= 0)?
              6
            :
               (X142[7:5] <= 0)?
                2
              :
                30
        :
           (X51[7:6] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 1)?
                   (X460[7:6] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:6] <= 0)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:4] <= 7)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:6] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:6] <= 0)?
                      23
                    :
                      4
                  :
                     (X539[7:6] <= 0)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 2)?
                  1
                :
                  1
          :
             (X248[7:6] <= 0)?
               (X498[7:6] <= 0)?
                 (X414[7:5] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:6] <= 0)?
                  7
                :
                  4
            :
               (X101[7:5] <= 2)?
                 (X54[7:6] <= 1)?
                   (X290[7:5] <= 0)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:6] <= 2)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:6] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 0)?
                  2
                :
                  2
  :
     (X69[7:5] <= 0)?
       (X302[7:6] <= 0)?
         (X38[7:6] <= 0)?
           (X395[7:5] <= 0)?
             (X268[7:5] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 0)?
               (X537[7:6] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:6] <= 1)?
            37
          :
            1
      :
         (X52[7:6] <= 2)?
           (X159[7:6] <= 0)?
             (X371[7:4] <= 2)?
              5
            :
               (X358[7:6] <= 0)?
                10
              :
                3
          :
             (X457[7:5] <= 0)?
               (X41[7:6] <= 0)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:6] <= 0)?
                   (X273[7:4] <= 7)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:6] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:6] <= 0)?
               (X449[7:4] <= 0)?
                 (X287[7:5] <= 2)?
                   (X524[7:3] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 0)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 2)?
               (X457[7:6] <= 0)?
                 (X128[7:6] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 1)?
                     (X244[7:5] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:4] <= 5)?
         (X37[7:5] <= 1)?
           (X69[7:4] <= 6)?
             (X394[7:6] <= 0)?
               (X265[7:6] <= 1)?
                 (X90[7:5] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:4] <= 1)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 0)?
                  12
                :
                   (X49[7:6] <= 2)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    9
                  :
                     (X312[7:4] <= 0)?
                      4
                    :
                       (X62[7:6] <= 0)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:6] <= 0)?
                   (X483[7:6] <= 0)?
                     (X1[7:5] <= 4)?
                      4
                    :
                       (X324[7:6] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 1)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:5] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 1)?
                         (X435[7:6] <= 0)?
                           (X535[7:6] <= 0)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:5] <= 2)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:5] <= 0)?
               (X488[7:6] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 2)?
                   (X162[7:6] <= 0)?
                    189
                  :
                     (X147[7:5] <= 3)?
                       (X185[7:6] <= 1)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:6] <= 0)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:6] <= 0)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:5] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 0)?
                     (X141[7:5] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:6] <= 0)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:5] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 0)?
               (X199[7:5] <= 2)?
                 (X238[7:6] <= 1)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:5] <= 3)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 0)?
                  24
                :
                  1
      :
         (X57[7:6] <= 0)?
           (X514[7:6] <= 0)?
             (X9[7:6] <= 2)?
               (X172[7:6] <= 0)?
                 (X227[7:6] <= 0)?
                  16
                :
                  3
              :
                 (X155[7:5] <= 3)?
                  1
                :
                  6
            :
               (X115[7:6] <= 0)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 0)?
                  3
                :
                  2
          :
             (X432[7:4] <= 2)?
               (X170[7:5] <= 0)?
                3
              :
                1
            :
               (X458[7:6] <= 0)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:5] <= 0)?
              48
            :
              1
          :
             (X38[7:2] <= 15)?
               (X238[7:5] <= 1)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 1)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:6] <= 0)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:3] <= 4)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17/accuracy.txt
+ accuracy=6.223e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/17/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 881 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 229107250.0      0.00       0.0 553827904.0                           6902370.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 280786790.0      0.00       0.0 602758208.0 net3443                   9337560.0000
    0:00:03 279565260.0      0.00       0.0 592948928.0 net3759                   9273899.0000
    0:00:04 279893320.0      0.00       0.0 591715584.0 net3515                   9284244.0000
    0:00:04 274567430.0      0.00       0.0 583630784.0 net3099                   9080752.0000
    0:00:05 272819500.0      0.00       0.0 581200896.0 net3135                   9015877.0000
    0:00:05 266540300.0      0.00       0.0 575704128.0 net4118                   8774918.0000
    0:00:06 265755400.0      0.00       0.0 574817600.0 net3747                   8744798.0000
    0:00:06 265755400.0      0.00       0.0 574735168.0                           8744798.0000
    0:00:06 265755400.0      0.00       0.0 574735168.0                           8744798.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 265755400.0      0.00       0.0 574735168.0                           8744798.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 264142380.0      0.00       0.0 572598144.0                           8665769.0000
    0:00:08 279603490.0      0.00       0.0 586602240.0 net3414                   9251572.0000
    0:00:09 279211040.0      0.00       0.0 586095168.0 net3529                   9236512.0000
    0:00:09 274253010.0      0.00       0.0 580002496.0 net4117                   9056755.0000
    0:00:10 273125950.0      0.00       0.0 578959488.0 net3587                   9016827.0000
    0:00:12 266454300.0      0.00       0.0 573179904.0                           8760808.0000
    0:00:12 266454300.0      0.00       0.0 573179904.0                           8760808.0000
    0:00:12 266454300.0      0.00       0.0 573179904.0                           8760808.0000
    0:00:12 266454300.0      0.00       0.0 573179904.0                           8760808.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=266454300.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29132480.000
+ '[' 29132480 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 2024 leaf cells, ports, hiers and 2020 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:06:16 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1506
        Number of annotated net delay arcs  :      1506
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962649277.020508 ns, Total Simulation Time : 4999962649277.020508 ns

======================================================================
Summary:
Total number of nets = 2020
Number of annotated nets = 2020 (100.00%)
Total number of leaf cells = 836
Number of fully annotated leaf cells = 836 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.09 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0125
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/17.sv
+ echo -e '17\t6.223e-01\t266454300.000000\t29132480.000\t0.0125'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:4] <= 9)?
     (X56[7:4] <= 6)?
       (X63[7:5] <= 0)?
         (X118[7:5] <= 2)?
           (X137[7:6] <= 0)?
             (X301[7:6] <= 0)?
               (X310[7:6] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:6] <= 0)?
             (X210[7:5] <= 2)?
              3
            :
              1
          :
            5
      :
         (X58[7:6] <= 0)?
           (X51[7:5] <= 3)?
             (X113[7:6] <= 0)?
              17
            :
              1
          :
             (X198[7:6] <= 3)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:5] <= 5)?
         (X49[7:5] <= 7)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:5] <= 1)?
              6
            :
               (X199[7:6] <= 2)?
                24
              :
                3
          :
             (X481[7:5] <= 0)?
               (X63[7:6] <= 0)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:5] <= 2)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:6] <= 0)?
           (X58[7:6] <= 0)?
             (X403[7:5] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:5] <= 0)?
                  6
                :
                   (X118[7:6] <= 2)?
                     (X300[7:6] <= 0)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:6] <= 0)?
              6
            :
               (X142[7:6] <= 0)?
                2
              :
                30
        :
           (X51[7:5] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 2)?
                   (X460[7:5] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:4] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:6] <= 1)?
                       (X558[7:4] <= 0)?
                        6
                      :
                         (X263[7:5] <= 2)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:6] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:6] <= 0)?
                      23
                    :
                      4
                  :
                     (X539[7:6] <= 0)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 1)?
                  1
                :
                  1
          :
             (X248[7:5] <= 0)?
               (X498[7:4] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:5] <= 0)?
                  7
                :
                  4
            :
               (X101[7:4] <= 2)?
                 (X54[7:6] <= 0)?
                   (X290[7:4] <= 2)?
                     (X161[7:4] <= 4)?
                      5
                    :
                       (X190[7:5] <= 0)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:5] <= 0)?
                    46
                  :
                     (X169[7:5] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 1)?
                  2
                :
                  2
  :
     (X69[7:6] <= 0)?
       (X302[7:6] <= 0)?
         (X38[7:4] <= 3)?
           (X395[7:6] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 1)?
               (X537[7:2] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:4] <= 7)?
            37
          :
            1
      :
         (X52[7:6] <= 1)?
           (X159[7:6] <= 0)?
             (X371[7:6] <= 0)?
              5
            :
               (X358[7:6] <= 1)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:5] <= 1)?
                2
              :
                5
            :
               (X136[7:3] <= 4)?
                 (X240[7:5] <= 0)?
                   (X273[7:6] <= 1)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:5] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:5] <= 0)?
               (X449[7:6] <= 0)?
                 (X287[7:6] <= 0)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 0)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 0)?
               (X457[7:6] <= 0)?
                 (X128[7:6] <= 0)?
                   (X462[7:5] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:5] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:6] <= 1)?
         (X37[7:3] <= 18)?
           (X69[7:6] <= 0)?
             (X394[7:4] <= 0)?
               (X265[7:6] <= 0)?
                 (X90[7:6] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:6] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 0)?
                  12
                :
                   (X49[7:6] <= 3)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:6] <= 1)?
                   (X12[7:6] <= 1)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:4] <= 2)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:6] <= 0)?
                   (X483[7:5] <= 0)?
                     (X1[7:5] <= 1)?
                      4
                    :
                       (X324[7:6] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:4] <= 1)?
                       (X55[7:6] <= 1)?
                         (X435[7:6] <= 0)?
                           (X535[7:6] <= 0)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:5] <= 2)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:5] <= 0)?
               (X488[7:5] <= 0)?
                 (X331[7:5] <= 0)?
                  4
                :
                   (X133[7:6] <= 1)?
                    2
                  :
                     (X57[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:6] <= 0)?
                   (X162[7:6] <= 1)?
                    189
                  :
                     (X147[7:6] <= 1)?
                       (X185[7:6] <= 3)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:5] <= 0)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:4] <= 3)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:6] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 1)?
                     (X141[7:4] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:4] <= 5)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:6] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:3] <= 15)?
               (X199[7:6] <= 0)?
                 (X238[7:6] <= 2)?
                  21
                :
                   (X410[7:5] <= 0)?
                     (X115[7:6] <= 0)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:3] <= 0)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 0)?
                  24
                :
                  1
      :
         (X57[7:6] <= 0)?
           (X514[7:5] <= 0)?
             (X9[7:5] <= 1)?
               (X172[7:6] <= 1)?
                 (X227[7:6] <= 2)?
                  16
                :
                  3
              :
                 (X155[7:5] <= 0)?
                  1
                :
                  6
            :
               (X115[7:6] <= 0)?
                 (X114[7:6] <= 1)?
                  1
                :
                  136
              :
                 (X542[7:5] <= 0)?
                  3
                :
                  2
          :
             (X432[7:5] <= 0)?
               (X170[7:6] <= 0)?
                3
              :
                1
            :
               (X458[7:4] <= 5)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:6] <= 0)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:6] <= 0)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:5] <= 5)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:5] <= 3)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:4] <= 3)?
                      1
                    :
                      6
                :
                   (X370[7:6] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18/accuracy.txt
+ accuracy=5.690e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/18/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 864 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 188125600.0      0.00       0.0 448675168.0                           5668963.5000
    0:00:02 188125600.0      0.00       0.0 448675168.0                           5668963.5000
    0:00:02 188125600.0      0.00       0.0 448675168.0                           5668963.5000
    0:00:02 188125600.0      0.00       0.0 448675168.0                           5668963.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 187692100.0      0.00       0.0 447868704.0                           5649471.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 225773820.0      0.00       0.0 478440352.0 net3128                   7498800.5000
    0:00:03 225773820.0      0.00       0.0 478063232.0 net3147                   7498800.5000
    0:00:04 222734800.0      0.00       0.0 474858880.0 net2979                   7388824.0000
    0:00:05 218025400.0      0.00       0.0 470322016.0 net2989                   7208105.0000
    0:00:05 218025400.0      0.00       0.0 470322016.0                           7208105.0000
    0:00:05 218025400.0      0.00       0.0 470322016.0                           7208105.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 218025400.0      0.00       0.0 470322016.0                           7208105.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:06 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:07 217240500.0      0.00       0.0 469491072.0                           7177985.0000
    0:00:08 225773820.0      0.00       0.0 477740480.0 net9598                   7498800.5000
    0:00:08 223127250.0      0.00       0.0 475000832.0 net2979                   7403883.5000
    0:00:09 218025400.0      0.00       0.0 470329856.0 net10043                  7208105.0000
    0:00:10 218025400.0      0.00       0.0 470329856.0                           7208105.0000
    0:00:10 218025400.0      0.00       0.0 470329856.0                           7208105.0000
    0:00:10 218025400.0      0.00       0.0 470329856.0                           7208105.0000
    0:00:10 218025400.0      0.00       0.0 470329856.0                           7208105.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=218025400.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26253954.000
+ '[' 26253954 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1876 leaf cells, ports, hiers and 1872 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:07:35 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1237
        Number of annotated net delay arcs  :      1237
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966147450.139648 ns, Total Simulation Time : 4999966147450.139648 ns

======================================================================
Summary:
Total number of nets = 1872
Number of annotated nets = 1872 (100.00%)
Total number of leaf cells = 688
Number of fully annotated leaf cells = 688 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.11 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0103
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/18.sv
+ echo -e '18\t5.690e-01\t218025400.000000\t26253954.000\t0.0103'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:6] <= 2)?
     (X56[7:4] <= 2)?
       (X63[7:4] <= 0)?
         (X118[7:6] <= 0)?
           (X137[7:6] <= 0)?
             (X301[7:6] <= 0)?
               (X310[7:6] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:6] <= 0)?
             (X210[7:6] <= 1)?
              3
            :
              1
          :
            5
      :
         (X58[7:6] <= 0)?
           (X51[7:6] <= 0)?
             (X113[7:6] <= 0)?
              17
            :
              1
          :
             (X198[7:3] <= 11)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:6] <= 1)?
              1
            :
              22
    :
       (X560[7:5] <= 5)?
         (X49[7:5] <= 7)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:6] <= 0)?
              6
            :
               (X199[7:6] <= 0)?
                24
              :
                3
          :
             (X481[7:5] <= 0)?
               (X63[7:4] <= 0)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:6] <= 0)?
                 (X326[7:5] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:6] <= 0)?
             (X403[7:6] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:4] <= 3)?
                     (X300[7:6] <= 1)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:4] <= 2)?
              6
            :
               (X142[7:6] <= 0)?
                2
              :
                30
        :
           (X51[7:6] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 0)?
                9
              :
                 (X41[7:5] <= 0)?
                   (X460[7:5] <= 0)?
                     (X125[7:5] <= 0)?
                      12
                    :
                       (X394[7:6] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:6] <= 1)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:6] <= 0)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:6] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:6] <= 0)?
                      23
                    :
                      4
                  :
                     (X539[7:5] <= 3)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 0)?
                  1
                :
                  1
          :
             (X248[7:6] <= 1)?
               (X498[7:6] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:6] <= 0)?
                  7
                :
                  4
            :
               (X101[7:5] <= 3)?
                 (X54[7:6] <= 0)?
                   (X290[7:6] <= 0)?
                     (X161[7:6] <= 0)?
                      5
                    :
                       (X190[7:6] <= 0)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:6] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 0)?
                  2
                :
                  2
  :
     (X69[7:6] <= 0)?
       (X302[7:6] <= 0)?
         (X38[7:6] <= 0)?
           (X395[7:5] <= 0)?
             (X268[7:5] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 0)?
               (X537[7:6] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:6] <= 0)?
            37
          :
            1
      :
         (X52[7:5] <= 3)?
           (X159[7:6] <= 0)?
             (X371[7:3] <= 6)?
              5
            :
               (X358[7:5] <= 0)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:6] <= 0)?
                2
              :
                5
            :
               (X136[7:6] <= 0)?
                 (X240[7:6] <= 0)?
                   (X273[7:4] <= 8)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:6] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:5] <= 0)?
               (X449[7:6] <= 0)?
                 (X287[7:5] <= 1)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:5] <= 1)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 2)?
               (X457[7:6] <= 0)?
                 (X128[7:5] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:6] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:6] <= 1)?
         (X37[7:6] <= 0)?
           (X69[7:6] <= 2)?
             (X394[7:6] <= 0)?
               (X265[7:6] <= 0)?
                 (X90[7:5] <= 0)?
                   (X336[7:5] <= 0)?
                    2
                  :
                     (X4[7:6] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:4] <= 2)?
                  12
                :
                   (X49[7:6] <= 0)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:6] <= 1)?
                   (X12[7:6] <= 0)?
                    9
                  :
                     (X312[7:5] <= 0)?
                      4
                    :
                       (X62[7:5] <= 1)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:3] <= 0)?
                   (X483[7:4] <= 0)?
                     (X1[7:5] <= 1)?
                      4
                    :
                       (X324[7:6] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 2)?
                         (X435[7:6] <= 0)?
                           (X535[7:6] <= 0)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:5] <= 5)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:6] <= 0)?
               (X488[7:5] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:6] <= 0)?
                   (X162[7:6] <= 0)?
                    189
                  :
                     (X147[7:6] <= 1)?
                       (X185[7:6] <= 1)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 2)?
                 (X452[7:6] <= 0)?
                   (X276[7:6] <= 0)?
                     (X90[7:6] <= 0)?
                      5
                    :
                       (X165[7:5] <= 0)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:5] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 0)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:6] <= 0)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:6] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:6] <= 0)?
               (X199[7:4] <= 7)?
                 (X238[7:6] <= 1)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:6] <= 1)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:6] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 0)?
                  24
                :
                  1
      :
         (X57[7:6] <= 0)?
           (X514[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X172[7:6] <= 0)?
                 (X227[7:6] <= 0)?
                  16
                :
                  3
              :
                 (X155[7:6] <= 0)?
                  1
                :
                  6
            :
               (X115[7:6] <= 0)?
                 (X114[7:5] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 0)?
                  3
                :
                  2
          :
             (X432[7:6] <= 0)?
               (X170[7:6] <= 0)?
                3
              :
                1
            :
               (X458[7:6] <= 0)?
                1
              :
                20
        :
           (X330[7:6] <= 0)?
             (X489[7:6] <= 0)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:6] <= 0)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 0)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 1)?
                   (X185[7:5] <= 1)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:2] <= 13)?
                      1
                    :
                      6
                :
                   (X370[7:5] <= 0)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19/accuracy.txt
+ accuracy=5.635e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/19/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 899 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 210086090.0      0.00       0.0 499595200.0                           6160854.5000
    0:00:01 210086090.0      0.00       0.0 499595200.0                           6160854.5000
    0:00:01 210086090.0      0.00       0.0 499595200.0                           6160854.5000
    0:00:01 210086090.0      0.00       0.0 499595200.0                           6160854.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 209915010.0      0.00       0.0 499435584.0                           6155950.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 260632180.0      0.00       0.0 536097120.0 net3187                   8491838.0000
    0:00:03 260981850.0      0.00       0.0 535315424.0 net3436                   8511578.0000
    0:00:03 254896760.0      0.00       0.0 528507520.0 net3542                   8291892.0000
    0:00:04 254504310.0      0.00       0.0 528132160.0 net3621                   8276832.0000
    0:00:05 245870410.0      0.00       0.0 519838432.0 net3930                   7945514.5000
    0:00:06 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:06 245870410.0      0.00       0.0 519825984.0                           7945514.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 245870410.0      0.00       0.0 519825984.0                           7945514.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 245870410.0      0.00       0.0 519825984.0                           7945514.5000
    0:00:07 259761720.0      0.00       0.0 533205248.0 net3241                   8471078.0000
    0:00:08 259761720.0      0.00       0.0 533114048.0 net2926                   8471078.0000
    0:00:09 252727700.0      0.00       0.0 526045696.0 net11871                  8216100.0000
    0:00:10 246448500.0      0.00       0.0 520024640.0 net11868                  7975141.5000
    0:00:11 246448500.0      0.00       0.0 520024640.0                           7975141.5000
    0:00:11 246448500.0      0.00       0.0 520024640.0                           7975141.5000
    0:00:11 246448500.0      0.00       0.0 520024640.0                           7975141.5000
    0:00:11 246448500.0      0.00       0.0 520024640.0                           7975141.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=246448500.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=33661604.000
+ '[' 33661604 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1960 leaf cells, ports, hiers and 1956 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:09:01 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1400
        Number of annotated net delay arcs  :      1400
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963216546.209961 ns, Total Simulation Time : 4999963216546.209961 ns

======================================================================
Summary:
Total number of nets = 1956
Number of annotated nets = 1956 (100.00%)
Total number of leaf cells = 772
Number of fully annotated leaf cells = 772 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.15 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0115
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_19.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/19.sv
+ echo -e '19\t5.635e-01\t246448500.000000\t33661604.000\t0.0115'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 5)?
     (X56[7:4] <= 3)?
       (X63[7:5] <= 0)?
         (X118[7:6] <= 0)?
           (X137[7:6] <= 0)?
             (X301[7:5] <= 0)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:4] <= 0)?
             (X210[7:5] <= 0)?
              3
            :
              1
          :
            5
      :
         (X58[7:5] <= 0)?
           (X51[7:6] <= 1)?
             (X113[7:6] <= 2)?
              17
            :
              1
          :
             (X198[7:6] <= 0)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:6] <= 0)?
              1
            :
              22
    :
       (X560[7:6] <= 2)?
         (X49[7:6] <= 0)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:6] <= 0)?
              6
            :
               (X199[7:6] <= 2)?
                24
              :
                3
          :
             (X481[7:6] <= 0)?
               (X63[7:6] <= 0)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:6] <= 0)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:5] <= 0)?
           (X58[7:6] <= 0)?
             (X403[7:6] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:6] <= 0)?
                     (X300[7:5] <= 0)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:5] <= 3)?
              6
            :
               (X142[7:5] <= 0)?
                2
              :
                30
        :
           (X51[7:6] <= 0)?
             (X245[7:6] <= 0)?
               (X42[7:6] <= 1)?
                9
              :
                 (X41[7:6] <= 0)?
                   (X460[7:6] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:6] <= 1)?
                        10
                      :
                        2
                  :
                     (X65[7:6] <= 1)?
                       (X558[7:5] <= 0)?
                        6
                      :
                         (X263[7:6] <= 1)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:5] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:5] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:5] <= 3)?
                      23
                    :
                      4
                  :
                     (X539[7:6] <= 1)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 3)?
                  1
                :
                  1
          :
             (X248[7:4] <= 3)?
               (X498[7:6] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:6] <= 0)?
                  7
                :
                  4
            :
               (X101[7:5] <= 2)?
                 (X54[7:6] <= 0)?
                   (X290[7:6] <= 0)?
                     (X161[7:5] <= 2)?
                      5
                    :
                       (X190[7:6] <= 2)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:6] <= 0)?
                    46
                  :
                     (X169[7:6] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:5] <= 0)?
                  2
                :
                  2
  :
     (X69[7:6] <= 0)?
       (X302[7:6] <= 0)?
         (X38[7:6] <= 0)?
           (X395[7:6] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 0)?
               (X537[7:5] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:5] <= 4)?
            37
          :
            1
      :
         (X52[7:6] <= 1)?
           (X159[7:6] <= 0)?
             (X371[7:6] <= 0)?
              5
            :
               (X358[7:6] <= 0)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:6] <= 0)?
                2
              :
                5
            :
               (X136[7:5] <= 0)?
                 (X240[7:6] <= 0)?
                   (X273[7:6] <= 1)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:6] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:6] <= 0)?
               (X449[7:6] <= 0)?
                 (X287[7:6] <= 0)?
                   (X524[7:5] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 0)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:6] <= 0)?
               (X457[7:6] <= 0)?
                 (X128[7:6] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:5] <= 0)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:5] <= 0)?
                1
              :
                9
    :
       (X509[7:6] <= 1)?
         (X37[7:6] <= 0)?
           (X69[7:6] <= 1)?
             (X394[7:6] <= 0)?
               (X265[7:6] <= 0)?
                 (X90[7:6] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:5] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 0)?
                  12
                :
                   (X49[7:6] <= 2)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:6] <= 0)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:6] <= 0)?
                   (X483[7:5] <= 0)?
                     (X1[7:6] <= 0)?
                      4
                    :
                       (X324[7:5] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 0)?
                     (X181[7:6] <= 0)?
                       (X55[7:6] <= 3)?
                         (X435[7:6] <= 0)?
                           (X535[7:6] <= 0)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:6] <= 0)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:6] <= 0)?
               (X488[7:6] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 0)?
                    2
                  :
                     (X57[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X274[7:5] <= 0)?
                   (X162[7:6] <= 0)?
                    189
                  :
                     (X147[7:6] <= 1)?
                       (X185[7:6] <= 0)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:6] <= 0)?
                 (X452[7:5] <= 0)?
                   (X276[7:5] <= 0)?
                     (X90[7:5] <= 0)?
                      5
                    :
                       (X165[7:6] <= 0)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:6] <= 0)?
                       (X409[7:6] <= 0)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:5] <= 3)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:6] <= 0)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:5] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:5] <= 0)?
               (X199[7:6] <= 0)?
                 (X238[7:6] <= 2)?
                  21
                :
                   (X410[7:6] <= 0)?
                     (X115[7:5] <= 3)?
                      3
                    :
                      2
                  :
                     (X458[7:6] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:5] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:6] <= 1)?
                  24
                :
                  1
      :
         (X57[7:5] <= 0)?
           (X514[7:6] <= 0)?
             (X9[7:6] <= 1)?
               (X172[7:6] <= 0)?
                 (X227[7:6] <= 0)?
                  16
                :
                  3
              :
                 (X155[7:6] <= 0)?
                  1
                :
                  6
            :
               (X115[7:6] <= 0)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:6] <= 0)?
                  3
                :
                  2
          :
             (X432[7:5] <= 0)?
               (X170[7:6] <= 0)?
                3
              :
                1
            :
               (X458[7:5] <= 0)?
                1
              :
                20
        :
           (X330[7:5] <= 0)?
             (X489[7:5] <= 0)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:4] <= 7)?
                 (X199[7:6] <= 0)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 0)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:6] <= 1)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:4] <= 4)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 0)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20/accuracy.txt
+ accuracy=5.423e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/20/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 907 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219498340.0      0.00       0.0 534523584.0                           6647764.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 269942680.0      0.00       0.0 580890624.0 net3018                   8929955.0000
    0:00:03 270539580.0      0.00       0.0 565353216.0 net3675                   8922655.0000
    0:00:03 270082740.0      0.00       0.0 563558592.0 net3534                   8902880.0000
    0:00:04 262080370.0      0.00       0.0 554862976.0 net3372                   8604302.0000
    0:00:05 261516840.0      0.00       0.0 554298368.0 net3665                   8584338.0000
    0:00:05 256414990.0      0.00       0.0 549771968.0 net4110                   8388559.0000
    0:00:06 256414990.0      0.00       0.0 549771968.0                           8388559.0000
    0:00:06 256414990.0      0.00       0.0 549771968.0                           8388559.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06 256414990.0      0.00       0.0 549771968.0                           8388559.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:07 255358450.0      0.00       0.0 547560384.0                           8329762.0000
    0:00:08 271309000.0      0.00       0.0 563307520.0 net11675                  8919796.0000
    0:00:09 270916550.0      0.00       0.0 562916416.0 net3523                   8904736.0000
    0:00:09 262372260.0      0.00       0.0 553708288.0 net3190                   8595589.0000
    0:00:10 261637650.0      0.00       0.0 552936448.0 net3858                   8570721.0000
    0:00:11 256535800.0      0.00       0.0 548320576.0                           8374942.0000
    0:00:11 256535800.0      0.00       0.0 548320576.0                           8374942.0000
    0:00:11 256535800.0      0.00       0.0 548320576.0                           8374942.0000
    0:00:11 256535800.0      0.00       0.0 548320576.0                           8374942.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=256535800.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=29139798.000
+ '[' 29139798 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1988 leaf cells, ports, hiers and 1984 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:10:32 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1434
        Number of annotated net delay arcs  :      1434
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969549307.270508 ns, Total Simulation Time : 4999969549307.270508 ns

======================================================================
Summary:
Total number of nets = 1984
Number of annotated nets = 1984 (100.00%)
Total number of leaf cells = 800
Number of fully annotated leaf cells = 800 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.11 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0121
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_20.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/20.sv
+ echo -e '20\t5.423e-01\t256535800.000000\t29139798.000\t0.0121'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X4;
input [7:0] X9;
input [7:0] X12;
input [7:0] X28;
input [7:0] X30;
input [7:0] X32;
input [7:0] X37;
input [7:0] X38;
input [7:0] X41;
input [7:0] X42;
input [7:0] X44;
input [7:0] X49;
input [7:0] X51;
input [7:0] X52;
input [7:0] X54;
input [7:0] X55;
input [7:0] X56;
input [7:0] X57;
input [7:0] X58;
input [7:0] X62;
input [7:0] X63;
input [7:0] X65;
input [7:0] X69;
input [7:0] X73;
input [7:0] X90;
input [7:0] X93;
input [7:0] X101;
input [7:0] X102;
input [7:0] X106;
input [7:0] X113;
input [7:0] X114;
input [7:0] X115;
input [7:0] X118;
input [7:0] X125;
input [7:0] X128;
input [7:0] X133;
input [7:0] X136;
input [7:0] X137;
input [7:0] X139;
input [7:0] X141;
input [7:0] X142;
input [7:0] X147;
input [7:0] X148;
input [7:0] X155;
input [7:0] X159;
input [7:0] X161;
input [7:0] X162;
input [7:0] X165;
input [7:0] X169;
input [7:0] X170;
input [7:0] X172;
input [7:0] X180;
input [7:0] X181;
input [7:0] X185;
input [7:0] X190;
input [7:0] X192;
input [7:0] X198;
input [7:0] X199;
input [7:0] X209;
input [7:0] X210;
input [7:0] X227;
input [7:0] X238;
input [7:0] X240;
input [7:0] X244;
input [7:0] X245;
input [7:0] X248;
input [7:0] X258;
input [7:0] X259;
input [7:0] X263;
input [7:0] X265;
input [7:0] X268;
input [7:0] X270;
input [7:0] X273;
input [7:0] X274;
input [7:0] X275;
input [7:0] X276;
input [7:0] X283;
input [7:0] X286;
input [7:0] X287;
input [7:0] X290;
input [7:0] X296;
input [7:0] X300;
input [7:0] X301;
input [7:0] X302;
input [7:0] X310;
input [7:0] X312;
input [7:0] X313;
input [7:0] X319;
input [7:0] X320;
input [7:0] X323;
input [7:0] X324;
input [7:0] X326;
input [7:0] X327;
input [7:0] X330;
input [7:0] X331;
input [7:0] X335;
input [7:0] X336;
input [7:0] X340;
input [7:0] X342;
input [7:0] X358;
input [7:0] X361;
input [7:0] X362;
input [7:0] X370;
input [7:0] X371;
input [7:0] X376;
input [7:0] X380;
input [7:0] X387;
input [7:0] X388;
input [7:0] X394;
input [7:0] X395;
input [7:0] X403;
input [7:0] X405;
input [7:0] X409;
input [7:0] X410;
input [7:0] X414;
input [7:0] X428;
input [7:0] X432;
input [7:0] X434;
input [7:0] X435;
input [7:0] X445;
input [7:0] X449;
input [7:0] X452;
input [7:0] X455;
input [7:0] X457;
input [7:0] X458;
input [7:0] X460;
input [7:0] X462;
input [7:0] X477;
input [7:0] X481;
input [7:0] X483;
input [7:0] X488;
input [7:0] X489;
input [7:0] X498;
input [7:0] X504;
input [7:0] X509;
input [7:0] X514;
input [7:0] X524;
input [7:0] X527;
input [7:0] X535;
input [7:0] X537;
input [7:0] X539;
input [7:0] X542;
input [7:0] X550;
input [7:0] X554;
input [7:0] X558;
input [7:0] X560;
output [2:0] out;
assign out = 
   (X102[7:5] <= 4)?
     (X56[7:5] <= 3)?
       (X63[7:6] <= 0)?
         (X118[7:5] <= 1)?
           (X137[7:5] <= 0)?
             (X301[7:6] <= 0)?
               (X310[7:5] <= 0)?
                8
              :
                1
            :
              335
          :
            1
        :
           (X327[7:5] <= 0)?
             (X210[7:6] <= 0)?
              3
            :
              1
          :
            5
      :
         (X58[7:6] <= 0)?
           (X51[7:6] <= 0)?
             (X113[7:6] <= 1)?
              17
            :
              1
          :
             (X198[7:6] <= 1)?
              3
            :
              19
        :
           (X560[7:6] <= 0)?
            6
          :
             (X106[7:5] <= 1)?
              1
            :
              22
    :
       (X560[7:5] <= 5)?
         (X49[7:6] <= 1)?
          184
        :
           (X340[7:6] <= 0)?
             (X445[7:6] <= 0)?
              6
            :
               (X199[7:6] <= 0)?
                24
              :
                3
          :
             (X481[7:6] <= 0)?
               (X63[7:4] <= 1)?
                92
              :
                 (X312[7:6] <= 0)?
                  4
                :
                  9
            :
               (X32[7:6] <= 1)?
                 (X326[7:6] <= 0)?
                  2
                :
                  2
              :
                2
      :
         (X139[7:6] <= 0)?
           (X58[7:6] <= 0)?
             (X403[7:5] <= 0)?
               (X57[7:6] <= 0)?
                 (X361[7:6] <= 0)?
                  11
                :
                  1
              :
                 (X259[7:6] <= 0)?
                  10
                :
                  1
            :
               (X320[7:6] <= 0)?
                80
              :
                 (X286[7:6] <= 0)?
                  6
                :
                   (X118[7:6] <= 2)?
                     (X300[7:6] <= 0)?
                      3
                    :
                      3
                  :
                    29
          :
             (X41[7:6] <= 0)?
              6
            :
               (X142[7:6] <= 0)?
                2
              :
                30
        :
           (X51[7:6] <= 0)?
             (X245[7:5] <= 0)?
               (X42[7:4] <= 0)?
                9
              :
                 (X41[7:6] <= 0)?
                   (X460[7:5] <= 0)?
                     (X125[7:6] <= 0)?
                      12
                    :
                       (X394[7:5] <= 0)?
                        10
                      :
                        2
                  :
                     (X65[7:4] <= 0)?
                       (X558[7:6] <= 0)?
                        6
                      :
                         (X263[7:6] <= 0)?
                          36
                        :
                           (X380[7:6] <= 0)?
                            3
                          :
                            1
                    :
                       (X527[7:6] <= 0)?
                        232
                      :
                         (X388[7:6] <= 0)?
                           (X319[7:6] <= 0)?
                            1
                          :
                            33
                        :
                          2
                :
                   (X57[7:6] <= 0)?
                     (X192[7:6] <= 0)?
                      23
                    :
                      4
                  :
                     (X539[7:6] <= 1)?
                      44
                    :
                      3
            :
               (X488[7:6] <= 0)?
                2
              :
                 (X93[7:6] <= 0)?
                  1
                :
                  1
          :
             (X248[7:6] <= 1)?
               (X498[7:6] <= 0)?
                 (X414[7:6] <= 0)?
                  37
                :
                  1
              :
                 (X275[7:6] <= 0)?
                  7
                :
                  4
            :
               (X101[7:5] <= 1)?
                 (X54[7:6] <= 0)?
                   (X290[7:6] <= 0)?
                     (X161[7:4] <= 2)?
                      5
                    :
                       (X190[7:6] <= 0)?
                        14
                      :
                        2
                  :
                    13
                :
                   (X335[7:4] <= 0)?
                    46
                  :
                     (X169[7:4] <= 0)?
                      5
                    :
                      7
              :
                 (X376[7:6] <= 0)?
                  2
                :
                  2
  :
     (X69[7:6] <= 0)?
       (X302[7:6] <= 0)?
         (X38[7:6] <= 0)?
           (X395[7:5] <= 0)?
             (X268[7:6] <= 0)?
              5
            :
              10
          :
             (X30[7:6] <= 1)?
               (X537[7:6] <= 0)?
                2
              :
                1
            :
              7
        :
           (X455[7:6] <= 1)?
            37
          :
            1
      :
         (X52[7:6] <= 0)?
           (X159[7:6] <= 0)?
             (X371[7:6] <= 1)?
              5
            :
               (X358[7:5] <= 0)?
                10
              :
                3
          :
             (X457[7:6] <= 0)?
               (X41[7:6] <= 1)?
                2
              :
                5
            :
               (X136[7:6] <= 0)?
                 (X240[7:6] <= 0)?
                   (X273[7:6] <= 0)?
                    1
                  :
                    1
                :
                  16
              :
                 (X313[7:5] <= 0)?
                  1
                :
                  3
        :
           (X434[7:6] <= 0)?
             (X73[7:6] <= 0)?
               (X449[7:6] <= 0)?
                 (X287[7:4] <= 11)?
                   (X524[7:6] <= 0)?
                    1
                  :
                    23
                :
                  3
              :
                 (X0[7:6] <= 0)?
                  10
                :
                  2
            :
              30
          :
             (X37[7:5] <= 3)?
               (X457[7:6] <= 0)?
                 (X128[7:6] <= 0)?
                   (X462[7:6] <= 0)?
                    7
                  :
                    3
                :
                   (X192[7:6] <= 0)?
                     (X244[7:6] <= 1)?
                      6
                    :
                      3
                  :
                    59
              :
                113
            :
               (X403[7:6] <= 0)?
                1
              :
                9
    :
       (X509[7:6] <= 0)?
         (X37[7:6] <= 0)?
           (X69[7:6] <= 1)?
             (X394[7:5] <= 0)?
               (X265[7:5] <= 0)?
                 (X90[7:6] <= 0)?
                   (X336[7:6] <= 0)?
                    2
                  :
                     (X4[7:6] <= 0)?
                      1
                    :
                      2
                :
                  50
              :
                 (X54[7:6] <= 1)?
                  12
                :
                   (X49[7:6] <= 1)?
                    8
                  :
                    2
            :
               (X57[7:6] <= 0)?
                 (X209[7:6] <= 0)?
                   (X12[7:6] <= 0)?
                    9
                  :
                     (X312[7:6] <= 0)?
                      4
                    :
                       (X62[7:4] <= 2)?
                        16
                      :
                        2
                :
                   (X428[7:6] <= 0)?
                    1
                  :
                    34
              :
                 (X283[7:6] <= 0)?
                   (X483[7:5] <= 0)?
                     (X1[7:6] <= 0)?
                      4
                    :
                       (X324[7:6] <= 0)?
                        31
                      :
                        1
                  :
                     (X504[7:6] <= 0)?
                      12
                    :
                       (X550[7:6] <= 0)?
                        3
                      :
                        1
                :
                   (X342[7:6] <= 1)?
                     (X181[7:5] <= 0)?
                       (X55[7:5] <= 2)?
                         (X435[7:6] <= 0)?
                           (X535[7:6] <= 1)?
                            8
                          :
                            1
                        :
                           (X258[7:6] <= 0)?
                            5
                          :
                            3
                      :
                        19
                    :
                       (X1[7:6] <= 0)?
                        2
                      :
                        12
                  :
                    31
          :
             (X44[7:6] <= 0)?
               (X488[7:3] <= 0)?
                 (X331[7:6] <= 0)?
                  4
                :
                   (X133[7:6] <= 3)?
                    2
                  :
                     (X57[7:5] <= 1)?
                      1
                    :
                      1
              :
                 (X274[7:4] <= 4)?
                   (X162[7:6] <= 3)?
                    189
                  :
                     (X147[7:6] <= 2)?
                       (X185[7:6] <= 0)?
                        22
                      :
                        1
                    :
                      2
                :
                  2
            :
               (X181[7:5] <= 0)?
                 (X452[7:6] <= 0)?
                   (X276[7:5] <= 0)?
                     (X90[7:6] <= 0)?
                      5
                    :
                       (X165[7:3] <= 5)?
                         (X477[7:6] <= 0)?
                          3
                        :
                          1
                      :
                        10
                  :
                     (X405[7:6] <= 0)?
                       (X409[7:5] <= 1)?
                        8
                      :
                        2
                    :
                      9
                :
                   (X28[7:6] <= 0)?
                     (X141[7:6] <= 0)?
                      1
                    :
                      23
                  :
                    2
              :
                 (X180[7:6] <= 0)?
                  44
                :
                  2
        :
           (X409[7:6] <= 0)?
             (X296[7:6] <= 0)?
               (X452[7:6] <= 0)?
                1
              :
                1
            :
              57
          :
             (X159[7:4] <= 5)?
               (X199[7:6] <= 0)?
                 (X238[7:6] <= 0)?
                  21
                :
                   (X410[7:5] <= 0)?
                     (X115[7:6] <= 0)?
                      3
                    :
                      2
                  :
                     (X458[7:5] <= 0)?
                      1
                    :
                      7
              :
                 (X550[7:6] <= 0)?
                  1
                :
                  13
            :
               (X170[7:6] <= 0)?
                 (X387[7:6] <= 0)?
                  2
                :
                  1
              :
                 (X102[7:5] <= 5)?
                  24
                :
                  1
      :
         (X57[7:6] <= 0)?
           (X514[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X172[7:5] <= 6)?
                 (X227[7:5] <= 1)?
                  16
                :
                  3
              :
                 (X155[7:6] <= 0)?
                  1
                :
                  6
            :
               (X115[7:6] <= 1)?
                 (X114[7:6] <= 0)?
                  1
                :
                  136
              :
                 (X542[7:4] <= 0)?
                  3
                :
                  2
          :
             (X432[7:6] <= 0)?
               (X170[7:6] <= 1)?
                3
              :
                1
            :
               (X458[7:6] <= 0)?
                1
              :
                20
        :
           (X330[7:6] <= 0)?
             (X489[7:6] <= 0)?
              48
            :
              1
          :
             (X38[7:6] <= 0)?
               (X238[7:6] <= 1)?
                 (X199[7:5] <= 1)?
                  32
                :
                  3
              :
                 (X554[7:6] <= 0)?
                  9
                :
                  2
            :
               (X270[7:6] <= 0)?
                 (X434[7:6] <= 0)?
                   (X185[7:6] <= 0)?
                     (X323[7:6] <= 0)?
                      2
                    :
                      8
                  :
                     (X148[7:5] <= 0)?
                      1
                    :
                      6
                :
                   (X370[7:5] <= 2)?
                    12
                  :
                    3
              :
                 (X362[7:6] <= 2)?
                  27
                :
                  1
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X4_reg;
reg [7:0] X9_reg;
reg [7:0] X12_reg;
reg [7:0] X28_reg;
reg [7:0] X30_reg;
reg [7:0] X32_reg;
reg [7:0] X37_reg;
reg [7:0] X38_reg;
reg [7:0] X41_reg;
reg [7:0] X42_reg;
reg [7:0] X44_reg;
reg [7:0] X49_reg;
reg [7:0] X51_reg;
reg [7:0] X52_reg;
reg [7:0] X54_reg;
reg [7:0] X55_reg;
reg [7:0] X56_reg;
reg [7:0] X57_reg;
reg [7:0] X58_reg;
reg [7:0] X62_reg;
reg [7:0] X63_reg;
reg [7:0] X65_reg;
reg [7:0] X69_reg;
reg [7:0] X73_reg;
reg [7:0] X90_reg;
reg [7:0] X93_reg;
reg [7:0] X101_reg;
reg [7:0] X102_reg;
reg [7:0] X106_reg;
reg [7:0] X113_reg;
reg [7:0] X114_reg;
reg [7:0] X115_reg;
reg [7:0] X118_reg;
reg [7:0] X125_reg;
reg [7:0] X128_reg;
reg [7:0] X133_reg;
reg [7:0] X136_reg;
reg [7:0] X137_reg;
reg [7:0] X139_reg;
reg [7:0] X141_reg;
reg [7:0] X142_reg;
reg [7:0] X147_reg;
reg [7:0] X148_reg;
reg [7:0] X155_reg;
reg [7:0] X159_reg;
reg [7:0] X161_reg;
reg [7:0] X162_reg;
reg [7:0] X165_reg;
reg [7:0] X169_reg;
reg [7:0] X170_reg;
reg [7:0] X172_reg;
reg [7:0] X180_reg;
reg [7:0] X181_reg;
reg [7:0] X185_reg;
reg [7:0] X190_reg;
reg [7:0] X192_reg;
reg [7:0] X198_reg;
reg [7:0] X199_reg;
reg [7:0] X209_reg;
reg [7:0] X210_reg;
reg [7:0] X227_reg;
reg [7:0] X238_reg;
reg [7:0] X240_reg;
reg [7:0] X244_reg;
reg [7:0] X245_reg;
reg [7:0] X248_reg;
reg [7:0] X258_reg;
reg [7:0] X259_reg;
reg [7:0] X263_reg;
reg [7:0] X265_reg;
reg [7:0] X268_reg;
reg [7:0] X270_reg;
reg [7:0] X273_reg;
reg [7:0] X274_reg;
reg [7:0] X275_reg;
reg [7:0] X276_reg;
reg [7:0] X283_reg;
reg [7:0] X286_reg;
reg [7:0] X287_reg;
reg [7:0] X290_reg;
reg [7:0] X296_reg;
reg [7:0] X300_reg;
reg [7:0] X301_reg;
reg [7:0] X302_reg;
reg [7:0] X310_reg;
reg [7:0] X312_reg;
reg [7:0] X313_reg;
reg [7:0] X319_reg;
reg [7:0] X320_reg;
reg [7:0] X323_reg;
reg [7:0] X324_reg;
reg [7:0] X326_reg;
reg [7:0] X327_reg;
reg [7:0] X330_reg;
reg [7:0] X331_reg;
reg [7:0] X335_reg;
reg [7:0] X336_reg;
reg [7:0] X340_reg;
reg [7:0] X342_reg;
reg [7:0] X358_reg;
reg [7:0] X361_reg;
reg [7:0] X362_reg;
reg [7:0] X370_reg;
reg [7:0] X371_reg;
reg [7:0] X376_reg;
reg [7:0] X380_reg;
reg [7:0] X387_reg;
reg [7:0] X388_reg;
reg [7:0] X394_reg;
reg [7:0] X395_reg;
reg [7:0] X403_reg;
reg [7:0] X405_reg;
reg [7:0] X409_reg;
reg [7:0] X410_reg;
reg [7:0] X414_reg;
reg [7:0] X428_reg;
reg [7:0] X432_reg;
reg [7:0] X434_reg;
reg [7:0] X435_reg;
reg [7:0] X445_reg;
reg [7:0] X449_reg;
reg [7:0] X452_reg;
reg [7:0] X455_reg;
reg [7:0] X457_reg;
reg [7:0] X458_reg;
reg [7:0] X460_reg;
reg [7:0] X462_reg;
reg [7:0] X477_reg;
reg [7:0] X481_reg;
reg [7:0] X483_reg;
reg [7:0] X488_reg;
reg [7:0] X489_reg;
reg [7:0] X498_reg;
reg [7:0] X504_reg;
reg [7:0] X509_reg;
reg [7:0] X514_reg;
reg [7:0] X524_reg;
reg [7:0] X527_reg;
reg [7:0] X535_reg;
reg [7:0] X537_reg;
reg [7:0] X539_reg;
reg [7:0] X542_reg;
reg [7:0] X550_reg;
reg [7:0] X554_reg;
reg [7:0] X558_reg;
reg [7:0] X560_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X4;
wire [7:0] X9;
wire [7:0] X12;
wire [7:0] X28;
wire [7:0] X30;
wire [7:0] X32;
wire [7:0] X37;
wire [7:0] X38;
wire [7:0] X41;
wire [7:0] X42;
wire [7:0] X44;
wire [7:0] X49;
wire [7:0] X51;
wire [7:0] X52;
wire [7:0] X54;
wire [7:0] X55;
wire [7:0] X56;
wire [7:0] X57;
wire [7:0] X58;
wire [7:0] X62;
wire [7:0] X63;
wire [7:0] X65;
wire [7:0] X69;
wire [7:0] X73;
wire [7:0] X90;
wire [7:0] X93;
wire [7:0] X101;
wire [7:0] X102;
wire [7:0] X106;
wire [7:0] X113;
wire [7:0] X114;
wire [7:0] X115;
wire [7:0] X118;
wire [7:0] X125;
wire [7:0] X128;
wire [7:0] X133;
wire [7:0] X136;
wire [7:0] X137;
wire [7:0] X139;
wire [7:0] X141;
wire [7:0] X142;
wire [7:0] X147;
wire [7:0] X148;
wire [7:0] X155;
wire [7:0] X159;
wire [7:0] X161;
wire [7:0] X162;
wire [7:0] X165;
wire [7:0] X169;
wire [7:0] X170;
wire [7:0] X172;
wire [7:0] X180;
wire [7:0] X181;
wire [7:0] X185;
wire [7:0] X190;
wire [7:0] X192;
wire [7:0] X198;
wire [7:0] X199;
wire [7:0] X209;
wire [7:0] X210;
wire [7:0] X227;
wire [7:0] X238;
wire [7:0] X240;
wire [7:0] X244;
wire [7:0] X245;
wire [7:0] X248;
wire [7:0] X258;
wire [7:0] X259;
wire [7:0] X263;
wire [7:0] X265;
wire [7:0] X268;
wire [7:0] X270;
wire [7:0] X273;
wire [7:0] X274;
wire [7:0] X275;
wire [7:0] X276;
wire [7:0] X283;
wire [7:0] X286;
wire [7:0] X287;
wire [7:0] X290;
wire [7:0] X296;
wire [7:0] X300;
wire [7:0] X301;
wire [7:0] X302;
wire [7:0] X310;
wire [7:0] X312;
wire [7:0] X313;
wire [7:0] X319;
wire [7:0] X320;
wire [7:0] X323;
wire [7:0] X324;
wire [7:0] X326;
wire [7:0] X327;
wire [7:0] X330;
wire [7:0] X331;
wire [7:0] X335;
wire [7:0] X336;
wire [7:0] X340;
wire [7:0] X342;
wire [7:0] X358;
wire [7:0] X361;
wire [7:0] X362;
wire [7:0] X370;
wire [7:0] X371;
wire [7:0] X376;
wire [7:0] X380;
wire [7:0] X387;
wire [7:0] X388;
wire [7:0] X394;
wire [7:0] X395;
wire [7:0] X403;
wire [7:0] X405;
wire [7:0] X409;
wire [7:0] X410;
wire [7:0] X414;
wire [7:0] X428;
wire [7:0] X432;
wire [7:0] X434;
wire [7:0] X435;
wire [7:0] X445;
wire [7:0] X449;
wire [7:0] X452;
wire [7:0] X455;
wire [7:0] X457;
wire [7:0] X458;
wire [7:0] X460;
wire [7:0] X462;
wire [7:0] X477;
wire [7:0] X481;
wire [7:0] X483;
wire [7:0] X488;
wire [7:0] X489;
wire [7:0] X498;
wire [7:0] X504;
wire [7:0] X509;
wire [7:0] X514;
wire [7:0] X524;
wire [7:0] X527;
wire [7:0] X535;
wire [7:0] X537;
wire [7:0] X539;
wire [7:0] X542;
wire [7:0] X550;
wire [7:0] X554;
wire [7:0] X558;
wire [7:0] X560;
wire [2:0] out;

integer fin, fout, r;

top DUT (X0, X1, X4, X9, X12, X28, X30, X32, X37, X38, X41, X42, X44, X49, X51, X52, X54, X55, X56, X57, X58, X62, X63, X65, X69, X73, X90, X93, X101, X102, X106, X113, X114, X115, X118, X125, X128, X133, X136, X137, X139, X141, X142, X147, X148, X155, X159, X161, X162, X165, X169, X170, X172, X180, X181, X185, X190, X192, X198, X199, X209, X210, X227, X238, X240, X244, X245, X248, X258, X259, X263, X265, X268, X270, X273, X274, X275, X276, X283, X286, X287, X290, X296, X300, X301, X302, X310, X312, X313, X319, X320, X323, X324, X326, X327, X330, X331, X335, X336, X340, X342, X358, X361, X362, X370, X371, X376, X380, X387, X388, X394, X395, X403, X405, X409, X410, X414, X428, X432, X434, X435, X445, X449, X452, X455, X457, X458, X460, X462, X477, X481, X483, X488, X489, X498, X504, X509, X514, X524, X527, X535, X537, X539, X542, X550, X554, X558, X560, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X4_reg, X9_reg, X12_reg, X28_reg, X30_reg, X32_reg, X37_reg, X38_reg, X41_reg, X42_reg, X44_reg, X49_reg, X51_reg, X52_reg, X54_reg, X55_reg, X56_reg, X57_reg, X58_reg, X62_reg, X63_reg, X65_reg, X69_reg, X73_reg, X90_reg, X93_reg, X101_reg, X102_reg, X106_reg, X113_reg, X114_reg, X115_reg, X118_reg, X125_reg, X128_reg, X133_reg, X136_reg, X137_reg, X139_reg, X141_reg, X142_reg, X147_reg, X148_reg, X155_reg, X159_reg, X161_reg, X162_reg, X165_reg, X169_reg, X170_reg, X172_reg, X180_reg, X181_reg, X185_reg, X190_reg, X192_reg, X198_reg, X199_reg, X209_reg, X210_reg, X227_reg, X238_reg, X240_reg, X244_reg, X245_reg, X248_reg, X258_reg, X259_reg, X263_reg, X265_reg, X268_reg, X270_reg, X273_reg, X274_reg, X275_reg, X276_reg, X283_reg, X286_reg, X287_reg, X290_reg, X296_reg, X300_reg, X301_reg, X302_reg, X310_reg, X312_reg, X313_reg, X319_reg, X320_reg, X323_reg, X324_reg, X326_reg, X327_reg, X330_reg, X331_reg, X335_reg, X336_reg, X340_reg, X342_reg, X358_reg, X361_reg, X362_reg, X370_reg, X371_reg, X376_reg, X380_reg, X387_reg, X388_reg, X394_reg, X395_reg, X403_reg, X405_reg, X409_reg, X410_reg, X414_reg, X428_reg, X432_reg, X434_reg, X435_reg, X445_reg, X449_reg, X452_reg, X455_reg, X457_reg, X458_reg, X460_reg, X462_reg, X477_reg, X481_reg, X483_reg, X488_reg, X489_reg, X498_reg, X504_reg, X509_reg, X514_reg, X524_reg, X527_reg, X535_reg, X537_reg, X539_reg, X542_reg, X550_reg, X554_reg, X558_reg, X560_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X4 = X4_reg;
assign X9 = X9_reg;
assign X12 = X12_reg;
assign X28 = X28_reg;
assign X30 = X30_reg;
assign X32 = X32_reg;
assign X37 = X37_reg;
assign X38 = X38_reg;
assign X41 = X41_reg;
assign X42 = X42_reg;
assign X44 = X44_reg;
assign X49 = X49_reg;
assign X51 = X51_reg;
assign X52 = X52_reg;
assign X54 = X54_reg;
assign X55 = X55_reg;
assign X56 = X56_reg;
assign X57 = X57_reg;
assign X58 = X58_reg;
assign X62 = X62_reg;
assign X63 = X63_reg;
assign X65 = X65_reg;
assign X69 = X69_reg;
assign X73 = X73_reg;
assign X90 = X90_reg;
assign X93 = X93_reg;
assign X101 = X101_reg;
assign X102 = X102_reg;
assign X106 = X106_reg;
assign X113 = X113_reg;
assign X114 = X114_reg;
assign X115 = X115_reg;
assign X118 = X118_reg;
assign X125 = X125_reg;
assign X128 = X128_reg;
assign X133 = X133_reg;
assign X136 = X136_reg;
assign X137 = X137_reg;
assign X139 = X139_reg;
assign X141 = X141_reg;
assign X142 = X142_reg;
assign X147 = X147_reg;
assign X148 = X148_reg;
assign X155 = X155_reg;
assign X159 = X159_reg;
assign X161 = X161_reg;
assign X162 = X162_reg;
assign X165 = X165_reg;
assign X169 = X169_reg;
assign X170 = X170_reg;
assign X172 = X172_reg;
assign X180 = X180_reg;
assign X181 = X181_reg;
assign X185 = X185_reg;
assign X190 = X190_reg;
assign X192 = X192_reg;
assign X198 = X198_reg;
assign X199 = X199_reg;
assign X209 = X209_reg;
assign X210 = X210_reg;
assign X227 = X227_reg;
assign X238 = X238_reg;
assign X240 = X240_reg;
assign X244 = X244_reg;
assign X245 = X245_reg;
assign X248 = X248_reg;
assign X258 = X258_reg;
assign X259 = X259_reg;
assign X263 = X263_reg;
assign X265 = X265_reg;
assign X268 = X268_reg;
assign X270 = X270_reg;
assign X273 = X273_reg;
assign X274 = X274_reg;
assign X275 = X275_reg;
assign X276 = X276_reg;
assign X283 = X283_reg;
assign X286 = X286_reg;
assign X287 = X287_reg;
assign X290 = X290_reg;
assign X296 = X296_reg;
assign X300 = X300_reg;
assign X301 = X301_reg;
assign X302 = X302_reg;
assign X310 = X310_reg;
assign X312 = X312_reg;
assign X313 = X313_reg;
assign X319 = X319_reg;
assign X320 = X320_reg;
assign X323 = X323_reg;
assign X324 = X324_reg;
assign X326 = X326_reg;
assign X327 = X327_reg;
assign X330 = X330_reg;
assign X331 = X331_reg;
assign X335 = X335_reg;
assign X336 = X336_reg;
assign X340 = X340_reg;
assign X342 = X342_reg;
assign X358 = X358_reg;
assign X361 = X361_reg;
assign X362 = X362_reg;
assign X370 = X370_reg;
assign X371 = X371_reg;
assign X376 = X376_reg;
assign X380 = X380_reg;
assign X387 = X387_reg;
assign X388 = X388_reg;
assign X394 = X394_reg;
assign X395 = X395_reg;
assign X403 = X403_reg;
assign X405 = X405_reg;
assign X409 = X409_reg;
assign X410 = X410_reg;
assign X414 = X414_reg;
assign X428 = X428_reg;
assign X432 = X432_reg;
assign X434 = X434_reg;
assign X435 = X435_reg;
assign X445 = X445_reg;
assign X449 = X449_reg;
assign X452 = X452_reg;
assign X455 = X455_reg;
assign X457 = X457_reg;
assign X458 = X458_reg;
assign X460 = X460_reg;
assign X462 = X462_reg;
assign X477 = X477_reg;
assign X481 = X481_reg;
assign X483 = X483_reg;
assign X488 = X488_reg;
assign X489 = X489_reg;
assign X498 = X498_reg;
assign X504 = X504_reg;
assign X509 = X509_reg;
assign X514 = X514_reg;
assign X524 = X524_reg;
assign X527 = X527_reg;
assign X535 = X535_reg;
assign X537 = X537_reg;
assign X539 = X539_reg;
assign X542 = X542_reg;
assign X550 = X550_reg;
assign X554 = X554_reg;
assign X558 = X558_reg;
assign X560 = X560_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21/accuracy.txt
+ accuracy=4.099e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/21/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:151: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 896 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 219638760.0      0.00       0.0 527454272.0                           6638823.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 272073930.0      0.00       0.0 567335104.0 net3877                   9052689.0000
    0:00:03 269390230.0      0.00       0.0 556705152.0 net3894                   8939022.0000
    0:00:04 268933390.0      0.00       0.0 554871424.0 net3629                   8919247.0000
    0:00:05 261908610.0      0.00       0.0 547322240.0 net3684                   8665089.0000
    0:00:06 257591660.0      0.00       0.0 543447552.0 net4005                   8499430.0000
    0:00:06 257591660.0      0.00       0.0 543427392.0 net3347                   8499430.0000
    0:00:07 257591660.0      0.00       0.0 543427392.0                           8499430.0000
    0:00:07 257591660.0      0.00       0.0 543427392.0                           8499430.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07 257591660.0      0.00       0.0 543427392.0                           8499430.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 257134820.0      0.00       0.0 541628352.0                           8479655.0000
    0:00:08 270567100.0      0.00       0.0 554201856.0 net3778                   8984356.0000
    0:00:09 270567100.0      0.00       0.0 554130368.0 net3502                   8984356.0000
    0:00:10 262978790.0      0.00       0.0 545946560.0 net11704                  8710233.0000
    0:00:12 258661840.0      0.00       0.0 542072960.0                           8544574.0000
    0:00:12 258661840.0      0.00       0.0 542072960.0                           8544574.0000
    0:00:12 258661840.0      0.00       0.0 542072960.0                           8544574.0000
    0:00:12 258661840.0      0.00       0.0 542072960.0                           8544574.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=258661840.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31561688.000
+ '[' 31561688 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(327)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1987 leaf cells, ports, hiers and 1983 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 22:12:01 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1433
        Number of annotated net delay arcs  :      1433
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965391857.419922 ns, Total Simulation Time : 4999965391857.419922 ns

======================================================================
Summary:
Total number of nets = 1983
Number of annotated nets = 1983 (100.00%)
Total number of leaf cells = 799
Number of fully annotated leaf cells = 799 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 1184 , annotated synthesis invariant points = 1184, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2929.11 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0122
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/area_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/delay_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/reports/power_21.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/har_10_01_2022__21_12/netlists/21.sv
+ echo -e '21\t4.099e-01\t258661840.000000\t31561688.000\t0.0122'
