// ghrd_f_mtod_pps_pll.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ghrd_f_mtod_pps_pll (
		input  wire        refclk,            //            refclk.clk
		output wire        locked,            //            locked.export
		input  wire        rst,               //             reset.reset
		input  wire [29:0] reconfig_to_pll,   //   reconfig_to_pll.reconfig_to_pll
		output wire [10:0] reconfig_from_pll, // reconfig_from_pll.reconfig_from_pll
		output wire        outclk_0,          //           outclk0.clk
		output wire        outclk_1           //           outclk1.clk
	);

	ghrd_f_mtod_pps_pll_altera_iopll_1931_hrjqv2q altera_iopll_0 (
		.refclk            (refclk),            //   input,   width = 1,            refclk.clk
		.locked            (locked),            //  output,   width = 1,            locked.export
		.rst               (rst),               //   input,   width = 1,             reset.reset
		.reconfig_to_pll   (reconfig_to_pll),   //   input,  width = 30,   reconfig_to_pll.reconfig_to_pll
		.reconfig_from_pll (reconfig_from_pll), //  output,  width = 11, reconfig_from_pll.reconfig_from_pll
		.outclk_0          (outclk_0),          //  output,   width = 1,           outclk0.clk
		.outclk_1          (outclk_1)           //  output,   width = 1,           outclk1.clk
	);

endmodule
