//
// File created by:  irun
// Do not modify this file

s1::(14Jul2022:11:38:34):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s2::(14Jul2022:13:46:38):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s3::(14Jul2022:13:52:59):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s4::(14Jul2022:14:16:04):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s5::(14Jul2022:14:16:53):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s6::(14Jul2022:14:21:29):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s7::(14Jul2022:14:25:57):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s8::(14Jul2022:14:27:30):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s9::(14Jul2022:14:27:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s10::(14Jul2022:15:17:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s11::(14Jul2022:15:35:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s12::(14Jul2022:15:35:30):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s13::(14Jul2022:15:38:29):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s14::(14Jul2022:15:39:27):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s15::(14Jul2022:16:35:05):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s16::(14Jul2022:16:35:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s17::(14Jul2022:16:37:52):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s18::(14Jul2022:16:40:10):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s19::(14Jul2022:16:43:04):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s20::(14Jul2022:16:48:17):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s21::(14Jul2022:16:48:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s22::(14Jul2022:16:53:32):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s23::(14Jul2022:16:54:11):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s24::(14Jul2022:16:56:26):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s25::(14Jul2022:17:00:06):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s26::(14Jul2022:17:23:21):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s27::(14Jul2022:17:40:09):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s28::(14Jul2022:17:47:04):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s29::(14Jul2022:17:48:01):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s30::(14Jul2022:17:50:26):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s31::(14Jul2022:17:54:55):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s32::(14Jul2022:17:57:05):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s33::(14Jul2022:18:01:18):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s34::(14Jul2022:18:02:36):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s35::(14Jul2022:18:04:04):( ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
