// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/02/2023 22:31:56"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	hh1,
	hh2,
	button_confirmation,
	button_count,
	clk,
	out_7seg,
	out_7seg_ac,
	m_col,
	m_line,
	rgb_output);
input 	[1:0] hh1;
input 	[1:0] hh2;
input 	button_confirmation;
input 	button_count;
input 	clk;
output 	[7:0] out_7seg;
output 	[3:0] out_7seg_ac;
output 	[4:0] m_col;
output 	[6:0] m_line;
output 	[1:0] rgb_output;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mux_3|gate_5|WideOr0~0_combout ;
wire \clk~combout ;
wire \div_1|ff_1|q~regout ;
wire \count_2_bits_1|ff_2|q~regout ;
wire \count_2_bits_1|ff_1|q~regout ;
wire \button_count~combout ;
wire \count_2_bits_1|ff_2|q~0_combout ;
wire \button_confirmation~combout ;
wire \mod_input|gate_34|WideAnd0~0_combout ;
wire \count_6_bits_1|ff_6|q~0_combout ;
wire \count_6_bits_1|ff_4|q~regout ;
wire \count_6_bits_1|ff_5|q~regout ;
wire \count_6_bits_1|ff_6|q~regout ;
wire \mod_input|gate_14|WideOr0~0_combout ;
wire \count_6_bits_1|ff_1|q~regout ;
wire \count_6_bits_1|ff_2|q~regout ;
wire \count_6_bits_1|ff_3|q~regout ;
wire \mux_2|gate_5|WideOr0~0_combout ;
wire \mux_2|gate_5|WideOr0~1_combout ;
wire \mux_1|gate_5|WideOr0~0_combout ;
wire \mux_1|gate_5|WideOr0~1_combout ;
wire \mux_3|gate_5|WideOr0~1_combout ;
wire \mux_3|gate_5|WideOr0~2_combout ;
wire \mux_3|gate_5|WideOr0~3_combout ;
wire \mux_4|gate_5|WideOr0~0_combout ;
wire \mux_4|gate_5|WideOr0~1_combout ;
wire \mux_4|gate_5|WideOr0~2_combout ;
wire \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ;
wire \mod_input|gate_29|WideOr0~9_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ;
wire \count_3_bits_1|ff_1|q~regout ;
wire \count_3_bits_1|ff_2|q~regout ;
wire \count_3_bits_1|ff_3|q~regout ;
wire \demux_col|gate_1|WideAnd0~0_combout ;
wire \demux_col|gate_1|WideAnd0~1_combout ;
wire \demux_col|gate_1|WideAnd0~2_combout ;
wire \demux_col|gate_1|WideAnd0~3_combout ;
wire \demux_col|gate_1|WideAnd0~4_combout ;
wire \demux_col|gate_1|WideAnd0~5_combout ;
wire \mod_input|gate_29|WideOr0~10_combout ;
wire \mod_input|gate_29|WideOr0~5_combout ;
wire \mod_input|gate_29|WideOr0~4_combout ;
wire \mod_input|gate_29|WideOr0~11_combout ;
wire \count_6_bits_1|ff_2|q~1_combout ;
wire \mod_input|gate_29|WideOr0~3_combout ;
wire \mod_input|gate_29|WideOr0~2_combout ;
wire \mod_input|gate_29|WideOr0~1_combout ;
wire \mod_input|gate_29|WideOr0~6_combout ;
wire \mod_input|gate_29|WideOr0~12_combout ;
wire \mod_input|gate_29|WideOr0~0_combout ;
wire \mod_sel_input|gate_41|WideOr0~0_combout ;
wire \mod_sel_input|gate_39|S~0_combout ;
wire \mod_sel_input|gate_41|WideOr0~combout ;
wire \mod_input|gate_45|WideOr0~5_combout ;
wire \mod_input|gate_45|WideOr0~6_combout ;
wire \mod_input|gate_45|WideOr0~4_combout ;
wire \mod_input|gate_45|WideOr0~7_combout ;
wire \mod_input|gate_45|WideOr0~11_combout ;
wire \mod_input|gate_45|WideOr0~10_combout ;
wire \mod_input|gate_45|WideOr0~2_combout ;
wire \mod_input|gate_45|WideOr0~8_combout ;
wire \mod_input|gate_45|WideOr0~3_combout ;
wire \mod_input|gate_45|WideOr0~9_combout ;
wire \mod_input|gate_45|WideOr0~1_combout ;
wire \mod_input|gate_45|WideOr0~0_combout ;
wire \mod_input|gate_14|WideOr0~5_combout ;
wire \mod_input|gate_14|WideOr0~6_combout ;
wire \mod_input|gate_14|WideOr0~2_combout ;
wire \mod_input|gate_14|WideOr0~3_combout ;
wire \mod_input|gate_14|WideOr0~1_combout ;
wire \mod_input|gate_14|WideOr0~4_combout ;
wire \demux_7|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_32|q~regout ;
wire \demux_7|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_31|q~regout ;
wire \mux_35|gate_5|WideOr0~0_combout ;
wire \mux_35|gate_5|WideOr0~1_combout ;
wire \demux_button_confirmation|gate_2|WideAnd0~combout ;
wire \reg_matriz_po_1|ff_11|q~0_combout ;
wire \reg_matriz_po_1|ff_10|q~regout ;
wire \demux_button_confirmation|gate_4|WideAnd0~combout ;
wire \reg_matriz_po_1|ff_31|q~regout ;
wire \mux_35|gate_5|WideOr0~2_combout ;
wire \mux_35|gate_5|WideOr0~3_combout ;
wire \reg_matriz_po_1|ff_33|q~regout ;
wire \mux_35|gate_5|WideOr0~4_combout ;
wire \mux_35|gate_5|WideOr0~5_combout ;
wire \mux_34|gate_5|WideOr0~0_combout ;
wire \demux_6|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_27|q~regout ;
wire \mux_34|gate_5|WideOr0~2_combout ;
wire \reg_matriz_po_1|ff_26|q~regout ;
wire \reg_matriz_po_1|ff_1|q~0_combout ;
wire \reg_matriz_po_1|ff_15|q~regout ;
wire \mux_34|gate_5|WideOr0~1_combout ;
wire \mux_34|gate_5|WideOr0~3_combout ;
wire \demux_col|gate_1|WideAnd0~6_combout ;
wire \reg_matriz_po_1|ff_30|q~regout ;
wire \demux_6|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_26|q~regout ;
wire \mux_34|gate_5|WideOr0~4_combout ;
wire \mux_34|gate_5|WideOr0~5_combout ;
wire \demux_5|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_22|q~regout ;
wire \mux_33|gate_5|WideOr0~0 ;
wire \reg_matriz_po_1|ff_19|q~regout ;
wire \mux_33|gate_5|WideOr0~1_combout ;
wire \mux_33|gate_5|WideOr0~2_combout ;
wire \mux_33|gate_5|WideOr0~3_combout ;
wire \demux_5|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_21|q~regout ;
wire \reg_matriz_po_1|ff_1|q~regout ;
wire \mux_33|gate_5|WideOr0~4_combout ;
wire \mux_33|gate_5|WideOr0~5_combout ;
wire \demux_4|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_16|q~regout ;
wire \demux_4|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_17|q~regout ;
wire \mux_32|gate_5|WideOr0~1_combout ;
wire \mux_32|gate_5|WideOr0~0 ;
wire \mux_32|gate_5|WideOr0~2_combout ;
wire \mux_32|gate_5|WideOr0~3_combout ;
wire \reg_matriz_po_1|ff_11|q~regout ;
wire \demux_3|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_11|q~regout ;
wire \mux_31|gate_5|WideOr0~3_combout ;
wire \mux_31|gate_5|WideOr0~4_combout ;
wire \demux_3|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_12|q~regout ;
wire \mux_31|gate_5|WideOr0~1_combout ;
wire \reg_matriz_po_1|ff_14|q~regout ;
wire \mux_29|gate_5|WideOr0~0_combout ;
wire \mux_31|gate_5|WideOr0~0_combout ;
wire \mux_31|gate_5|WideOr0~2_combout ;
wire \mux_31|gate_5|WideOr0~5_combout ;
wire \mux_30|gate_5|WideOr0~0_combout ;
wire \demux_2|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_7|q~regout ;
wire \demux_2|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_6|q~regout ;
wire \mux_30|gate_5|WideOr0~1_combout ;
wire \mux_30|gate_5|WideOr0~2_combout ;
wire \mux_30|gate_5|WideOr0~3_combout ;
wire \mux_29|gate_5|WideOr0~3_combout ;
wire \mux_29|gate_5|WideOr0~4_combout ;
wire \mux_29|gate_5|WideOr0~5_combout ;
wire \demux_1|gate_5|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_2|q~regout ;
wire \demux_1|gate_4|WideAnd0~combout ;
wire \reg_matriz_at_1|ff_1|q~regout ;
wire \mux_29|gate_5|WideOr0~1_combout ;
wire \mux_29|gate_5|WideOr0~2_combout ;
wire \mux_29|gate_5|WideOr0~6_combout ;
wire [1:0] \hh1~combout ;
wire [1:0] \hh2~combout ;


// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [0]),
	.padio(hh1[0]));
// synopsys translate_off
defparam \hh1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [1]),
	.padio(hh1[1]));
// synopsys translate_off
defparam \hh1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \mux_3|gate_5|WideOr0~0 (
// Equation(s):
// \mux_3|gate_5|WideOr0~0_combout  = \hh1~combout [0] $ ((((\hh1~combout [1]))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(vcc),
	.datac(\hh1~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~0 .lut_mask = "5a5a";
defparam \mux_3|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \div_1|ff_1|q (
// Equation(s):
// \div_1|ff_1|q~regout  = DFFEAS((((!\div_1|ff_1|q~regout ))), !\clk~combout , VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_1|q .lut_mask = "0f0f";
defparam \div_1|ff_1|q .operation_mode = "normal";
defparam \div_1|ff_1|q .output_mode = "reg_only";
defparam \div_1|ff_1|q .register_cascade_mode = "off";
defparam \div_1|ff_1|q .sum_lutc_input = "datac";
defparam \div_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \count_2_bits_1|ff_2|q (
// Equation(s):
// \count_2_bits_1|ff_2|q~regout  = DFFEAS((!\hh1~combout [0] & (\hh1~combout [1] & (!\count_2_bits_1|ff_2|q~regout  & \count_2_bits_1|ff_1|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(\hh1~combout [0]),
	.datab(\hh1~combout [1]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_2|q .lut_mask = "0400";
defparam \count_2_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \count_2_bits_1|ff_1|q (
// Equation(s):
// \count_2_bits_1|ff_1|q~regout  = DFFEAS((!\hh1~combout [0] & (\hh1~combout [1] & (!\count_2_bits_1|ff_2|q~regout  & !\count_2_bits_1|ff_1|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(\hh1~combout [0]),
	.datab(\hh1~combout [1]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_1|q .lut_mask = "0004";
defparam \count_2_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \button_count~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\button_count~combout ),
	.padio(button_count));
// synopsys translate_off
defparam \button_count~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \count_2_bits_1|ff_2|q~0 (
// Equation(s):
// \count_2_bits_1|ff_2|q~0_combout  = (\hh1~combout [1] & (((!\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(vcc),
	.datac(\hh1~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count_2_bits_1|ff_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_2|q~0 .lut_mask = "0a0a";
defparam \count_2_bits_1|ff_2|q~0 .operation_mode = "normal";
defparam \count_2_bits_1|ff_2|q~0 .output_mode = "comb_only";
defparam \count_2_bits_1|ff_2|q~0 .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_2|q~0 .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \button_confirmation~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\button_confirmation~combout ),
	.padio(button_confirmation));
// synopsys translate_off
defparam \button_confirmation~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \mod_input|gate_34|WideAnd0~0 (
// Equation(s):
// \mod_input|gate_34|WideAnd0~0_combout  = (\count_6_bits_1|ff_1|q~regout  & (\count_6_bits_1|ff_2|q~regout  & (\count_6_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_1|q~regout ),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_34|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_34|WideAnd0~0 .lut_mask = "8080";
defparam \mod_input|gate_34|WideAnd0~0 .operation_mode = "normal";
defparam \mod_input|gate_34|WideAnd0~0 .output_mode = "comb_only";
defparam \mod_input|gate_34|WideAnd0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_34|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_34|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \count_6_bits_1|ff_6|q~0 (
// Equation(s):
// \count_6_bits_1|ff_6|q~0_combout  = (!\count_6_bits_1|ff_6|q~regout  & (((\count_2_bits_1|ff_2|q~0_combout  & \button_confirmation~combout )) # (!\mod_input|gate_34|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~0_combout ),
	.datab(\button_confirmation~combout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\mod_input|gate_34|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count_6_bits_1|ff_6|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_6|q~0 .lut_mask = "080f";
defparam \count_6_bits_1|ff_6|q~0 .operation_mode = "normal";
defparam \count_6_bits_1|ff_6|q~0 .output_mode = "comb_only";
defparam \count_6_bits_1|ff_6|q~0 .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_6|q~0 .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_6|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \count_6_bits_1|ff_4|q (
// Equation(s):
// \count_6_bits_1|ff_4|q~regout  = DFFEAS(((\count_6_bits_1|ff_6|q~0_combout  & (\count_6_bits_1|ff_4|q~regout  $ (\mod_input|gate_34|WideAnd0~0_combout )))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_4|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~0_combout ),
	.datad(\mod_input|gate_34|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_4|q .lut_mask = "30c0";
defparam \count_6_bits_1|ff_4|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_4|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_4|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_4|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \count_6_bits_1|ff_5|q (
// Equation(s):
// \count_6_bits_1|ff_5|q~regout  = DFFEAS((\count_6_bits_1|ff_6|q~0_combout  & (\count_6_bits_1|ff_5|q~regout  $ (((\count_6_bits_1|ff_4|q~regout  & \mod_input|gate_34|WideAnd0~0_combout ))))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(\count_6_bits_1|ff_4|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~0_combout ),
	.datad(\mod_input|gate_34|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_5|q .lut_mask = "60a0";
defparam \count_6_bits_1|ff_5|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_5|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_5|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_5|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \count_6_bits_1|ff_6|q (
// Equation(s):
// \count_6_bits_1|ff_6|q~regout  = DFFEAS((\count_6_bits_1|ff_5|q~regout  & (\count_6_bits_1|ff_4|q~regout  & (\count_6_bits_1|ff_6|q~0_combout  & \mod_input|gate_34|WideAnd0~0_combout ))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(\count_6_bits_1|ff_4|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~0_combout ),
	.datad(\mod_input|gate_34|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_6|q .lut_mask = "8000";
defparam \count_6_bits_1|ff_6|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_6|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_6|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_6|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \mod_input|gate_14|WideOr0~0 (
// Equation(s):
// \mod_input|gate_14|WideOr0~0_combout  = ((\count_6_bits_1|ff_6|q~regout ) # ((\count_6_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_6|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~0 .lut_mask = "fcfc";
defparam \mod_input|gate_14|WideOr0~0 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~0 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \count_6_bits_1|ff_1|q (
// Equation(s):
// \count_6_bits_1|ff_1|q~regout  = DFFEAS((((!\mod_input|gate_14|WideOr0~0_combout ))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mod_input|gate_14|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_1|q .lut_mask = "00ff";
defparam \count_6_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \count_6_bits_1|ff_2|q (
// Equation(s):
// \count_6_bits_1|ff_2|q~regout  = DFFEAS(((!\count_6_bits_1|ff_6|q~regout  & (\count_6_bits_1|ff_2|q~regout  $ (\count_6_bits_1|ff_1|q~regout )))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\count_6_bits_1|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_2|q .lut_mask = "003c";
defparam \count_6_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \count_6_bits_1|ff_3|q (
// Equation(s):
// \count_6_bits_1|ff_3|q~regout  = DFFEAS((\count_6_bits_1|ff_6|q~0_combout  & (\count_6_bits_1|ff_3|q~regout  $ (((\count_6_bits_1|ff_2|q~regout  & \count_6_bits_1|ff_1|q~regout ))))), !GLOBAL(\button_count~combout ), VCC, , , , , , )

	.clk(!\button_count~combout ),
	.dataa(\count_6_bits_1|ff_2|q~regout ),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\count_6_bits_1|ff_6|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_6_bits_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_3|q .lut_mask = "6c00";
defparam \count_6_bits_1|ff_3|q .operation_mode = "normal";
defparam \count_6_bits_1|ff_3|q .output_mode = "reg_only";
defparam \count_6_bits_1|ff_3|q .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_3|q .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \mux_2|gate_5|WideOr0~0 (
// Equation(s):
// \mux_2|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_2|q~regout  & ((\count_6_bits_1|ff_3|q~regout ) # ((\count_2_bits_1|ff_1|q~regout )))) # (!\count_2_bits_1|ff_2|q~regout  & (((\count_6_bits_1|ff_6|q~regout  & \count_2_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~0 .lut_mask = "fa88";
defparam \mux_2|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \mux_2|gate_5|WideOr0~1 (
// Equation(s):
// \mux_2|gate_5|WideOr0~1_combout  = (\mux_2|gate_5|WideOr0~0_combout ) # ((!\mux_3|gate_5|WideOr0~0_combout  & (!\count_2_bits_1|ff_1|q~regout  & !\count_2_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\mux_2|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~1 .lut_mask = "ff01";
defparam \mux_2|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \mux_1|gate_5|WideOr0~0 (
// Equation(s):
// \mux_1|gate_5|WideOr0~0_combout  = (\count_6_bits_1|ff_6|q~regout  & ((\count_6_bits_1|ff_5|q~regout ) # ((\count_6_bits_1|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_6|q~regout ),
	.datab(\count_6_bits_1|ff_5|q~regout ),
	.datac(vcc),
	.datad(\count_6_bits_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~0 .lut_mask = "aa88";
defparam \mux_1|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \mux_1|gate_5|WideOr0~1 (
// Equation(s):
// \mux_1|gate_5|WideOr0~1_combout  = (\count_2_bits_1|ff_2|q~regout  & ((\mod_input|gate_34|WideAnd0~0_combout ) # ((\count_2_bits_1|ff_1|q~regout )))) # (!\count_2_bits_1|ff_2|q~regout  & (((\mux_1|gate_5|WideOr0~0_combout ) # 
// (!\count_2_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_34|WideAnd0~0_combout ),
	.datab(\count_2_bits_1|ff_2|q~regout ),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\mux_1|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~1 .lut_mask = "fbcb";
defparam \mux_1|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \mux_3|gate_5|WideOr0~1 (
// Equation(s):
// \mux_3|gate_5|WideOr0~1_combout  = (\count_2_bits_1|ff_2|q~regout  & (((\count_6_bits_1|ff_2|q~regout )))) # (!\count_2_bits_1|ff_2|q~regout  & (\mux_3|gate_5|WideOr0~0_combout  & ((!\count_2_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~1 .lut_mask = "c0e2";
defparam \mux_3|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \mux_3|gate_5|WideOr0~2 (
// Equation(s):
// \mux_3|gate_5|WideOr0~2_combout  = (\count_6_bits_1|ff_5|q~regout ) # ((\count_2_bits_1|ff_2|q~regout ) # ((\count_6_bits_1|ff_6|q~regout  & \count_6_bits_1|ff_4|q~regout )))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(\count_6_bits_1|ff_6|q~regout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~2 .lut_mask = "ffea";
defparam \mux_3|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \mux_3|gate_5|WideOr0~3 (
// Equation(s):
// \mux_3|gate_5|WideOr0~3_combout  = ((\mux_3|gate_5|WideOr0~1_combout ) # ((\count_2_bits_1|ff_1|q~regout  & \mux_3|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\mux_3|gate_5|WideOr0~1_combout ),
	.datad(\mux_3|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~3 .lut_mask = "fcf0";
defparam \mux_3|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \mux_4|gate_5|WideOr0~0 (
// Equation(s):
// \mux_4|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_2|q~regout  & (\count_6_bits_1|ff_1|q~regout )) # (!\count_2_bits_1|ff_2|q~regout  & (((\hh1~combout [0] & !\count_2_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~0 .lut_mask = "88d8";
defparam \mux_4|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \mux_4|gate_5|WideOr0~1 (
// Equation(s):
// \mux_4|gate_5|WideOr0~1_combout  = (\count_6_bits_1|ff_4|q~regout ) # ((\count_2_bits_1|ff_2|q~regout ) # ((\count_6_bits_1|ff_5|q~regout  & \count_6_bits_1|ff_6|q~regout )))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(\count_6_bits_1|ff_6|q~regout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~1 .lut_mask = "fff8";
defparam \mux_4|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \mux_4|gate_5|WideOr0~2 (
// Equation(s):
// \mux_4|gate_5|WideOr0~2_combout  = ((\mux_4|gate_5|WideOr0~0_combout ) # ((\count_2_bits_1|ff_1|q~regout  & \mux_4|gate_5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_4|gate_5|WideOr0~0_combout ),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~2 .lut_mask = "fccc";
defparam \mux_4|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \decodificador_bcd_ex_1|gate_34|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_1|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout ) # (\mux_4|gate_5|WideOr0~2_combout ))) # (!\mux_1|gate_5|WideOr0~1_combout  & 
// (\mux_3|gate_5|WideOr0~3_combout  & \mux_4|gate_5|WideOr0~2_combout )))) # (!\mux_2|gate_5|WideOr0~1_combout  & (!\mux_1|gate_5|WideOr0~1_combout  & (!\mux_3|gate_5|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .lut_mask = "a981";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \decodificador_bcd_ex_1|gate_29|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_29|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_4|gate_5|WideOr0~2_combout  & ((\mux_3|gate_5|WideOr0~3_combout ))) # (!\mux_4|gate_5|WideOr0~2_combout  & (\mux_1|gate_5|WideOr0~1_combout )))) # 
// (!\mux_2|gate_5|WideOr0~1_combout  & (!\mux_1|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout ) # (\mux_4|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .lut_mask = "b198";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \mod_input|gate_29|WideOr0~9 (
// Equation(s):
// \mod_input|gate_29|WideOr0~9_combout  = ((\count_6_bits_1|ff_3|q~regout  & ((!\count_6_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(vcc),
	.datad(\count_6_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~9 .lut_mask = "00cc";
defparam \mod_input|gate_29|WideOr0~9 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~9 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~9 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~9 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout  = (\count_2_bits_1|ff_1|q~regout  & ((\count_6_bits_1|ff_4|q~regout ) # ((\count_2_bits_1|ff_2|q~regout ) # (\count_6_bits_1|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_4|q~regout ),
	.datab(\count_2_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .lut_mask = "fe00";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~1 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout  = (\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ) # ((\count_2_bits_1|ff_2|q~regout  & ((\count_6_bits_1|ff_1|q~regout ) # (\mod_input|gate_29|WideOr0~9_combout ))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\mod_input|gate_29|WideOr0~9_combout ),
	.datad(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .lut_mask = "ffa8";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \decodificador_bcd_ex_1|gate_19|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout  = (\mux_1|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout ) # ((\mux_2|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~2_combout )))) # (!\mux_1|gate_5|WideOr0~1_combout  & 
// ((\mux_2|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~3_combout  $ (!\mux_4|gate_5|WideOr0~2_combout ))) # (!\mux_2|gate_5|WideOr0~1_combout  & (!\mux_3|gate_5|WideOr0~3_combout  & \mux_4|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .lut_mask = "e9c2";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \decodificador_bcd_ex_1|gate_13|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & (\mux_1|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout ) # (\mux_4|gate_5|WideOr0~2_combout )))) # (!\mux_2|gate_5|WideOr0~1_combout  & 
// (\mux_3|gate_5|WideOr0~3_combout  & (\mux_1|gate_5|WideOr0~1_combout  $ (!\mux_4|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .lut_mask = "c890";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \decodificador_bcd_ex_1|gate_8|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~3_combout  $ (((!\mux_1|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~2_combout )))))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .lut_mask = "82a0";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \decodificador_bcd_ex_1|gate_4|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout  & (\mux_1|gate_5|WideOr0~1_combout )) # (!\mux_3|gate_5|WideOr0~3_combout  & ((!\mux_4|gate_5|WideOr0~2_combout ))))) # 
// (!\mux_2|gate_5|WideOr0~1_combout  & (!\mux_1|gate_5|WideOr0~1_combout  & (!\mux_3|gate_5|WideOr0~3_combout  & \mux_4|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~1_combout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_3|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .lut_mask = "818a";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \count_3_bits_1|ff_1|q (
// Equation(s):
// \count_3_bits_1|ff_1|q~regout  = DFFEAS((((!\count_3_bits_1|ff_3|q~regout  & !\count_3_bits_1|ff_1|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_1|q .lut_mask = "000f";
defparam \count_3_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \count_3_bits_1|ff_2|q (
// Equation(s):
// \count_3_bits_1|ff_2|q~regout  = DFFEAS((\count_3_bits_1|ff_2|q~regout  $ (((\count_3_bits_1|ff_1|q~regout )))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , \count_3_bits_1|ff_3|q~regout , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count_3_bits_1|ff_3|q~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_2|q .lut_mask = "33cc";
defparam \count_3_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \count_3_bits_1|ff_3|q (
// Equation(s):
// \count_3_bits_1|ff_3|q~regout  = DFFEAS((\count_3_bits_1|ff_3|q~regout  $ (((\count_3_bits_1|ff_2|q~regout  & \count_3_bits_1|ff_1|q~regout )))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , \count_3_bits_1|ff_3|q~regout , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count_3_bits_1|ff_3|q~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_3|q .lut_mask = "3cf0";
defparam \count_3_bits_1|ff_3|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_3|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_3|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_3|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \demux_col|gate_1|WideAnd0~0 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~0_combout  = (\count_3_bits_1|ff_3|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & (!\count_3_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~0 .lut_mask = "0202";
defparam \demux_col|gate_1|WideAnd0~0 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \demux_col|gate_1|WideAnd0~1 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~1_combout  = (!\count_3_bits_1|ff_3|q~regout  & (\count_3_bits_1|ff_2|q~regout  & (\count_3_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~1 .lut_mask = "4040";
defparam \demux_col|gate_1|WideAnd0~1 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~1 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~1 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~1 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \demux_col|gate_1|WideAnd0~2 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~2_combout  = (!\count_3_bits_1|ff_1|q~regout  & (\count_3_bits_1|ff_2|q~regout  & (!\count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~2 .lut_mask = "0404";
defparam \demux_col|gate_1|WideAnd0~2 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~2 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~2 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~2 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \demux_col|gate_1|WideAnd0~3 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~3_combout  = (!\count_3_bits_1|ff_3|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & (\count_3_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~3 .lut_mask = "1010";
defparam \demux_col|gate_1|WideAnd0~3 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~3 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~3 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~3 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \demux_col|gate_1|WideAnd0~4 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~4_combout  = (!\count_3_bits_1|ff_1|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & (!\count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~4 .lut_mask = "0101";
defparam \demux_col|gate_1|WideAnd0~4 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~4 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~4 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~4 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \demux_col|gate_1|WideAnd0~5 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~5_combout  = ((\count_3_bits_1|ff_2|q~regout  & (!\count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~5 .lut_mask = "0c0c";
defparam \demux_col|gate_1|WideAnd0~5 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~5 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~5 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~5 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \mod_input|gate_29|WideOr0~10 (
// Equation(s):
// \mod_input|gate_29|WideOr0~10_combout  = ((!\count_6_bits_1|ff_3|q~regout  & ((\count_6_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(vcc),
	.datad(\count_6_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~10 .lut_mask = "3300";
defparam \mod_input|gate_29|WideOr0~10 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~10 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~10 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~10 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \mod_input|gate_29|WideOr0~5 (
// Equation(s):
// \mod_input|gate_29|WideOr0~5_combout  = (\count_6_bits_1|ff_5|q~regout  & (((\mod_input|gate_29|WideOr0~9_combout )))) # (!\count_6_bits_1|ff_5|q~regout  & (((\mod_input|gate_29|WideOr0~10_combout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(vcc),
	.datac(\mod_input|gate_29|WideOr0~10_combout ),
	.datad(\mod_input|gate_29|WideOr0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~5 .lut_mask = "fa50";
defparam \mod_input|gate_29|WideOr0~5 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~5 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~5 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~5 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \mod_input|gate_29|WideOr0~4 (
// Equation(s):
// \mod_input|gate_29|WideOr0~4_combout  = ((\count_6_bits_1|ff_1|q~regout  & (!\count_6_bits_1|ff_2|q~regout )) # (!\count_6_bits_1|ff_1|q~regout  & ((!\mod_input|gate_29|WideOr0~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\mod_input|gate_29|WideOr0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~4 .lut_mask = "303f";
defparam \mod_input|gate_29|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \mod_input|gate_29|WideOr0~11 (
// Equation(s):
// \mod_input|gate_29|WideOr0~11_combout  = ((\count_6_bits_1|ff_2|q~regout ) # ((\count_6_bits_1|ff_1|q~regout  & !\count_6_bits_1|ff_5|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\count_6_bits_1|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~11 .lut_mask = "ccfc";
defparam \mod_input|gate_29|WideOr0~11 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~11 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~11 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~11 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \count_6_bits_1|ff_2|q~1 (
// Equation(s):
// \count_6_bits_1|ff_2|q~1_combout  = (\count_6_bits_1|ff_2|q~regout  $ ((\count_6_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count_6_bits_1|ff_2|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_6_bits_1|ff_2|q~1 .lut_mask = "3c3c";
defparam \count_6_bits_1|ff_2|q~1 .operation_mode = "normal";
defparam \count_6_bits_1|ff_2|q~1 .output_mode = "comb_only";
defparam \count_6_bits_1|ff_2|q~1 .register_cascade_mode = "off";
defparam \count_6_bits_1|ff_2|q~1 .sum_lutc_input = "datac";
defparam \count_6_bits_1|ff_2|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \mod_input|gate_29|WideOr0~3 (
// Equation(s):
// \mod_input|gate_29|WideOr0~3_combout  = ((\count_6_bits_1|ff_5|q~regout  & ((\count_6_bits_1|ff_2|q~1_combout ))) # (!\count_6_bits_1|ff_5|q~regout  & (!\count_6_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_5|q~regout ),
	.datad(\count_6_bits_1|ff_2|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~3 .lut_mask = "f303";
defparam \mod_input|gate_29|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \mod_input|gate_29|WideOr0~2 (
// Equation(s):
// \mod_input|gate_29|WideOr0~2_combout  = ((\count_6_bits_1|ff_3|q~regout  & (!\mod_input|gate_29|WideOr0~11_combout )) # (!\count_6_bits_1|ff_3|q~regout  & ((!\mod_input|gate_29|WideOr0~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mod_input|gate_29|WideOr0~11_combout ),
	.datac(\mod_input|gate_29|WideOr0~3_combout ),
	.datad(\count_6_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~2 .lut_mask = "330f";
defparam \mod_input|gate_29|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \mod_input|gate_29|WideOr0~1 (
// Equation(s):
// \mod_input|gate_29|WideOr0~1_combout  = ((\count_6_bits_1|ff_4|q~regout  & ((\mod_input|gate_29|WideOr0~2_combout ))) # (!\count_6_bits_1|ff_4|q~regout  & (\mod_input|gate_29|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mod_input|gate_29|WideOr0~4_combout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\mod_input|gate_29|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~1 .lut_mask = "fc0c";
defparam \mod_input|gate_29|WideOr0~1 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~1 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~1 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~1 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \mod_input|gate_29|WideOr0~6 (
// Equation(s):
// \mod_input|gate_29|WideOr0~6_combout  = ((\count_6_bits_1|ff_1|q~regout  & ((\count_6_bits_1|ff_3|q~regout ))) # (!\count_6_bits_1|ff_1|q~regout  & (!\count_6_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\count_6_bits_1|ff_2|q~regout ),
	.datad(\count_6_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~6 .lut_mask = "cf03";
defparam \mod_input|gate_29|WideOr0~6 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~6 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~6 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~6 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \mod_input|gate_29|WideOr0~12 (
// Equation(s):
// \mod_input|gate_29|WideOr0~12_combout  = ((\count_6_bits_1|ff_5|q~regout ) # ((\count_6_bits_1|ff_4|q~regout ) # (\mod_input|gate_29|WideOr0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_5|q~regout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\mod_input|gate_29|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~12 .lut_mask = "fffc";
defparam \mod_input|gate_29|WideOr0~12 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~12 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~12 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~12 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \mod_input|gate_29|WideOr0~0 (
// Equation(s):
// \mod_input|gate_29|WideOr0~0_combout  = ((\count_6_bits_1|ff_6|q~regout  & ((\mod_input|gate_29|WideOr0~12_combout ))) # (!\count_6_bits_1|ff_6|q~regout  & (!\mod_input|gate_29|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_6|q~regout ),
	.datac(\mod_input|gate_29|WideOr0~1_combout ),
	.datad(\mod_input|gate_29|WideOr0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~0 .lut_mask = "cf03";
defparam \mod_input|gate_29|WideOr0~0 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~0 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \mod_sel_input|gate_41|WideOr0~0 (
// Equation(s):
// \mod_sel_input|gate_41|WideOr0~0_combout  = (((!\count_6_bits_1|ff_5|q~regout  & !\count_6_bits_1|ff_4|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_6_bits_1|ff_5|q~regout ),
	.datad(\count_6_bits_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_sel_input|gate_41|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_sel_input|gate_41|WideOr0~0 .lut_mask = "000f";
defparam \mod_sel_input|gate_41|WideOr0~0 .operation_mode = "normal";
defparam \mod_sel_input|gate_41|WideOr0~0 .output_mode = "comb_only";
defparam \mod_sel_input|gate_41|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_sel_input|gate_41|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_sel_input|gate_41|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \mod_sel_input|gate_39|S~0 (
// Equation(s):
// \mod_sel_input|gate_39|S~0_combout  = ((!\count_6_bits_1|ff_3|q~regout  & ((!\count_6_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(vcc),
	.datad(\count_6_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_sel_input|gate_39|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_sel_input|gate_39|S~0 .lut_mask = "0033";
defparam \mod_sel_input|gate_39|S~0 .operation_mode = "normal";
defparam \mod_sel_input|gate_39|S~0 .output_mode = "comb_only";
defparam \mod_sel_input|gate_39|S~0 .register_cascade_mode = "off";
defparam \mod_sel_input|gate_39|S~0 .sum_lutc_input = "datac";
defparam \mod_sel_input|gate_39|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \mod_sel_input|gate_41|WideOr0 (
// Equation(s):
// \mod_sel_input|gate_41|WideOr0~combout  = (\mod_input|gate_34|WideAnd0~0_combout ) # (((\mod_sel_input|gate_39|S~0_combout ) # (!\count_6_bits_1|ff_6|q~regout )) # (!\mod_sel_input|gate_41|WideOr0~0_combout ))

	.clk(gnd),
	.dataa(\mod_input|gate_34|WideAnd0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~0_combout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\mod_sel_input|gate_39|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_sel_input|gate_41|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_sel_input|gate_41|WideOr0 .lut_mask = "ffbf";
defparam \mod_sel_input|gate_41|WideOr0 .operation_mode = "normal";
defparam \mod_sel_input|gate_41|WideOr0 .output_mode = "comb_only";
defparam \mod_sel_input|gate_41|WideOr0 .register_cascade_mode = "off";
defparam \mod_sel_input|gate_41|WideOr0 .sum_lutc_input = "datac";
defparam \mod_sel_input|gate_41|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \mod_input|gate_45|WideOr0~5 (
// Equation(s):
// \mod_input|gate_45|WideOr0~5_combout  = ((\count_6_bits_1|ff_4|q~regout  & ((!\count_6_bits_1|ff_1|q~regout ))) # (!\count_6_bits_1|ff_4|q~regout  & (\count_6_bits_1|ff_2|q~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~1_combout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\count_6_bits_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~5 .lut_mask = "0fcc";
defparam \mod_input|gate_45|WideOr0~5 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~5 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~5 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~5 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \mod_input|gate_45|WideOr0~6 (
// Equation(s):
// \mod_input|gate_45|WideOr0~6_combout  = ((!\count_6_bits_1|ff_1|q~regout  & ((\count_6_bits_1|ff_2|q~regout ) # (\count_6_bits_1|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_1|q~regout ),
	.datad(\count_6_bits_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~6 .lut_mask = "0f0c";
defparam \mod_input|gate_45|WideOr0~6 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~6 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~6 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~6 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \mod_input|gate_45|WideOr0~4 (
// Equation(s):
// \mod_input|gate_45|WideOr0~4_combout  = ((\count_6_bits_1|ff_3|q~regout  & (!\mod_input|gate_45|WideOr0~5_combout )) # (!\count_6_bits_1|ff_3|q~regout  & ((\mod_input|gate_45|WideOr0~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(\mod_input|gate_45|WideOr0~5_combout ),
	.datad(\mod_input|gate_45|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~4 .lut_mask = "3f0c";
defparam \mod_input|gate_45|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \mod_input|gate_45|WideOr0~7 (
// Equation(s):
// \mod_input|gate_45|WideOr0~7_combout  = (((\count_6_bits_1|ff_6|q~regout ) # (\mod_input|gate_45|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\mod_input|gate_45|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~7 .lut_mask = "fff0";
defparam \mod_input|gate_45|WideOr0~7 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~7 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~7 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~7 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \mod_input|gate_45|WideOr0~11 (
// Equation(s):
// \mod_input|gate_45|WideOr0~11_combout  = ((\count_6_bits_1|ff_2|q~regout ) # ((\count_6_bits_1|ff_4|q~regout  & !\count_6_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\count_6_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~11 .lut_mask = "ccfc";
defparam \mod_input|gate_45|WideOr0~11 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~11 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~11 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~11 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \mod_input|gate_45|WideOr0~10 (
// Equation(s):
// \mod_input|gate_45|WideOr0~10_combout  = ((\count_6_bits_1|ff_1|q~regout  & ((!\count_6_bits_1|ff_2|q~regout ) # (!\count_6_bits_1|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\count_6_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~10 .lut_mask = "0ccc";
defparam \mod_input|gate_45|WideOr0~10 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~10 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~10 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~10 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \mod_input|gate_45|WideOr0~2 (
// Equation(s):
// \mod_input|gate_45|WideOr0~2_combout  = ((\count_6_bits_1|ff_3|q~regout  & (!\mod_input|gate_45|WideOr0~11_combout )) # (!\count_6_bits_1|ff_3|q~regout  & ((!\mod_input|gate_45|WideOr0~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(\mod_input|gate_45|WideOr0~11_combout ),
	.datad(\mod_input|gate_45|WideOr0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~2 .lut_mask = "0c3f";
defparam \mod_input|gate_45|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \mod_input|gate_45|WideOr0~8 (
// Equation(s):
// \mod_input|gate_45|WideOr0~8_combout  = (\count_6_bits_1|ff_1|q~regout  $ (((\count_6_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(vcc),
	.datad(\count_6_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~8 .lut_mask = "33cc";
defparam \mod_input|gate_45|WideOr0~8 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~8 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~8 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~8 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \mod_input|gate_45|WideOr0~3 (
// Equation(s):
// \mod_input|gate_45|WideOr0~3_combout  = (\count_6_bits_1|ff_2|q~regout  & (\count_6_bits_1|ff_1|q~regout )) # (!\count_6_bits_1|ff_2|q~regout  & (((!\mod_input|gate_45|WideOr0~8_combout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_1|q~regout ),
	.datab(\count_6_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\mod_input|gate_45|WideOr0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~3 .lut_mask = "88bb";
defparam \mod_input|gate_45|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \mod_input|gate_45|WideOr0~9 (
// Equation(s):
// \mod_input|gate_45|WideOr0~9_combout  = (((\count_6_bits_1|ff_4|q~regout ) # (\mod_input|gate_45|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_6_bits_1|ff_4|q~regout ),
	.datad(\mod_input|gate_45|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~9 .lut_mask = "fff0";
defparam \mod_input|gate_45|WideOr0~9 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~9 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~9 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~9 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \mod_input|gate_45|WideOr0~1 (
// Equation(s):
// \mod_input|gate_45|WideOr0~1_combout  = ((\count_6_bits_1|ff_6|q~regout  & ((!\mod_input|gate_45|WideOr0~9_combout ))) # (!\count_6_bits_1|ff_6|q~regout  & (\mod_input|gate_45|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_6|q~regout ),
	.datac(\mod_input|gate_45|WideOr0~2_combout ),
	.datad(\mod_input|gate_45|WideOr0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~1 .lut_mask = "30fc";
defparam \mod_input|gate_45|WideOr0~1 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~1 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~1 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~1 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \mod_input|gate_45|WideOr0~0 (
// Equation(s):
// \mod_input|gate_45|WideOr0~0_combout  = (\count_6_bits_1|ff_5|q~regout  & (((\mod_input|gate_45|WideOr0~7_combout )))) # (!\count_6_bits_1|ff_5|q~regout  & (((!\mod_input|gate_45|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_5|q~regout ),
	.datab(vcc),
	.datac(\mod_input|gate_45|WideOr0~7_combout ),
	.datad(\mod_input|gate_45|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~0 .lut_mask = "a0f5";
defparam \mod_input|gate_45|WideOr0~0 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~0 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \mod_input|gate_14|WideOr0~5 (
// Equation(s):
// \mod_input|gate_14|WideOr0~5_combout  = (\count_6_bits_1|ff_5|q~regout  & (\count_6_bits_1|ff_3|q~regout  $ ((!\count_6_bits_1|ff_1|q~regout )))) # (!\count_6_bits_1|ff_5|q~regout  & (\count_6_bits_1|ff_3|q~regout  & (!\count_6_bits_1|ff_1|q~regout  & 
// !\count_6_bits_1|ff_6|q~regout )))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_3|q~regout ),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\count_6_bits_1|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~5 .lut_mask = "9902";
defparam \mod_input|gate_14|WideOr0~5 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~5 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~5 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~5 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \mod_input|gate_14|WideOr0~6 (
// Equation(s):
// \mod_input|gate_14|WideOr0~6_combout  = ((\mod_input|gate_14|WideOr0~5_combout  & ((\count_6_bits_1|ff_1|q~regout ) # (!\count_6_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_6_bits_1|ff_1|q~regout ),
	.datac(\count_6_bits_1|ff_2|q~regout ),
	.datad(\mod_input|gate_14|WideOr0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~6 .lut_mask = "cf00";
defparam \mod_input|gate_14|WideOr0~6 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~6 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~6 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~6 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \mod_input|gate_14|WideOr0~2 (
// Equation(s):
// \mod_input|gate_14|WideOr0~2_combout  = (\count_6_bits_1|ff_4|q~regout  & ((\count_6_bits_1|ff_1|q~regout  & ((\count_6_bits_1|ff_5|q~regout ))) # (!\count_6_bits_1|ff_1|q~regout  & (!\count_6_bits_1|ff_3|q~regout  & !\count_6_bits_1|ff_5|q~regout ))))

	.clk(gnd),
	.dataa(\count_6_bits_1|ff_1|q~regout ),
	.datab(\count_6_bits_1|ff_3|q~regout ),
	.datac(\count_6_bits_1|ff_5|q~regout ),
	.datad(\count_6_bits_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~2 .lut_mask = "a100";
defparam \mod_input|gate_14|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \mod_input|gate_14|WideOr0~3 (
// Equation(s):
// \mod_input|gate_14|WideOr0~3_combout  = (\count_6_bits_1|ff_2|q~regout  & ((\mod_input|gate_14|WideOr0~2_combout ) # ((\mod_input|gate_14|WideOr0~0_combout  & \count_6_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_14|WideOr0~2_combout ),
	.datab(\mod_input|gate_14|WideOr0~0_combout ),
	.datac(\count_6_bits_1|ff_3|q~regout ),
	.datad(\count_6_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~3 .lut_mask = "ea00";
defparam \mod_input|gate_14|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \mod_input|gate_14|WideOr0~1 (
// Equation(s):
// \mod_input|gate_14|WideOr0~1_combout  = (\count_6_bits_1|ff_6|q~regout  & (((\mod_sel_input|gate_39|S~0_combout  & \count_6_bits_1|ff_1|q~regout )) # (!\mod_sel_input|gate_41|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\mod_sel_input|gate_39|S~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~0_combout ),
	.datac(\count_6_bits_1|ff_6|q~regout ),
	.datad(\count_6_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~1 .lut_mask = "b030";
defparam \mod_input|gate_14|WideOr0~1 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~1 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~1 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~1 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \mod_input|gate_14|WideOr0~4 (
// Equation(s):
// \mod_input|gate_14|WideOr0~4_combout  = (\mod_input|gate_14|WideOr0~3_combout ) # ((\mod_input|gate_14|WideOr0~1_combout ) # ((\mod_input|gate_14|WideOr0~6_combout  & !\count_6_bits_1|ff_4|q~regout )))

	.clk(gnd),
	.dataa(\mod_input|gate_14|WideOr0~6_combout ),
	.datab(\count_6_bits_1|ff_4|q~regout ),
	.datac(\mod_input|gate_14|WideOr0~3_combout ),
	.datad(\mod_input|gate_14|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~4 .lut_mask = "fff2";
defparam \mod_input|gate_14|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \demux_7|gate_5|WideAnd0 (
// Equation(s):
// \demux_7|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_29|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & (!\mod_input|gate_45|WideOr0~0_combout  & \mod_input|gate_14|WideOr0~4_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~combout ),
	.datac(\mod_input|gate_45|WideOr0~0_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_7|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_7|gate_5|WideAnd0 .lut_mask = "0100";
defparam \demux_7|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_7|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_7|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_7|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_7|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \reg_matriz_at_1|ff_32|q (
// Equation(s):
// \reg_matriz_at_1|ff_32|q~regout  = DFFEAS((\demux_7|gate_5|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\hh1~combout [1])) # (!\button_confirmation~combout ))), \demux_7|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_7|gate_5|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [1]),
	.datac(\hh1~combout [0]),
	.datad(\demux_7|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_32|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_32|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_32|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_32|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_32|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_32|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_32|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \demux_7|gate_4|WideAnd0 (
// Equation(s):
// \demux_7|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_29|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & (!\mod_input|gate_14|WideOr0~4_combout  & \mod_input|gate_45|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_input|gate_45|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_7|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_7|gate_4|WideAnd0 .lut_mask = "0200";
defparam \demux_7|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_7|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_7|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_7|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_7|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \reg_matriz_at_1|ff_31|q (
// Equation(s):
// \reg_matriz_at_1|ff_31|q~regout  = DFFEAS((\demux_7|gate_4|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\hh1~combout [0])) # (!\button_confirmation~combout ))), \demux_7|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_7|gate_4|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\demux_7|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_31|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_31|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_31|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_31|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_31|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_31|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_31|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \mux_35|gate_5|WideOr0~0 (
// Equation(s):
// \mux_35|gate_5|WideOr0~0_combout  = (!\count_3_bits_1|ff_3|q~regout  & ((\count_3_bits_1|ff_1|q~regout  & (!\reg_matriz_at_1|ff_32|q~regout )) # (!\count_3_bits_1|ff_1|q~regout  & ((!\reg_matriz_at_1|ff_31|q~regout )))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_at_1|ff_32|q~regout ),
	.datad(\reg_matriz_at_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~0 .lut_mask = "0415";
defparam \mux_35|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \mux_35|gate_5|WideOr0~1 (
// Equation(s):
// \mux_35|gate_5|WideOr0~1_combout  = (!\hh1~combout [0] & ((\demux_col|gate_1|WideAnd0~0_combout ) # ((\mux_35|gate_5|WideOr0~0_combout ) # (!\hh1~combout [1]))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\demux_col|gate_1|WideAnd0~0_combout ),
	.datac(\hh1~combout [1]),
	.datad(\mux_35|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~1 .lut_mask = "5545";
defparam \mux_35|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \demux_button_confirmation|gate_2|WideAnd0 (
// Equation(s):
// \demux_button_confirmation|gate_2|WideAnd0~combout  = LCELL((\hh1~combout [0] & (!\hh1~combout [1] & (\button_confirmation~combout ))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\hh1~combout [1]),
	.datac(\button_confirmation~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_button_confirmation|gate_2|WideAnd0 .lut_mask = "2020";
defparam \demux_button_confirmation|gate_2|WideAnd0 .operation_mode = "normal";
defparam \demux_button_confirmation|gate_2|WideAnd0 .output_mode = "comb_only";
defparam \demux_button_confirmation|gate_2|WideAnd0 .register_cascade_mode = "off";
defparam \demux_button_confirmation|gate_2|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_button_confirmation|gate_2|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [0]),
	.padio(hh2[0]));
// synopsys translate_off
defparam \hh2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \reg_matriz_po_1|ff_11|q~0 (
// Equation(s):
// \reg_matriz_po_1|ff_11|q~0_combout  = (\hh2~combout [0] & (((!\hh1~combout [0]) # (!\hh1~combout [1])) # (!\button_confirmation~combout )))

	.clk(gnd),
	.dataa(\hh2~combout [0]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_matriz_po_1|ff_11|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_11|q~0 .lut_mask = "2aaa";
defparam \reg_matriz_po_1|ff_11|q~0 .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_11|q~0 .output_mode = "comb_only";
defparam \reg_matriz_po_1|ff_11|q~0 .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_11|q~0 .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_11|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [1]),
	.padio(hh2[1]));
// synopsys translate_off
defparam \hh2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \reg_matriz_po_1|ff_10|q (
// Equation(s):
// \reg_matriz_po_1|ff_10|q~regout  = DFFEAS((\reg_matriz_po_1|ff_11|q~0_combout  & (((!\hh2~combout [1])))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\reg_matriz_po_1|ff_11|q~0_combout ),
	.datab(vcc),
	.datac(\hh2~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_10|q .lut_mask = "0a0a";
defparam \reg_matriz_po_1|ff_10|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_10|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_10|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_10|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \demux_button_confirmation|gate_4|WideAnd0 (
// Equation(s):
// \demux_button_confirmation|gate_4|WideAnd0~combout  = ((\button_confirmation~combout  & (\hh1~combout [1] & \hh1~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_button_confirmation|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_button_confirmation|gate_4|WideAnd0 .lut_mask = "c000";
defparam \demux_button_confirmation|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_button_confirmation|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_button_confirmation|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_button_confirmation|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_button_confirmation|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \reg_matriz_po_1|ff_31|q (
// Equation(s):
// \reg_matriz_po_1|ff_31|q~regout  = DFFEAS(((!\demux_button_confirmation|gate_4|WideAnd0~combout  & ((\hh2~combout [1]) # (!\hh2~combout [0])))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(\demux_button_confirmation|gate_4|WideAnd0~combout ),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_31|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_31|q .lut_mask = "3303";
defparam \reg_matriz_po_1|ff_31|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_31|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_31|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_31|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_31|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \mux_35|gate_5|WideOr0~2 (
// Equation(s):
// \mux_35|gate_5|WideOr0~2_combout  = (\count_3_bits_1|ff_3|q~regout  & (!\count_3_bits_1|ff_1|q~regout  & (!\reg_matriz_po_1|ff_10|q~regout ))) # (!\count_3_bits_1|ff_3|q~regout  & (((!\reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\reg_matriz_po_1|ff_10|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~2 .lut_mask = "101f";
defparam \mux_35|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \mux_35|gate_5|WideOr0~3 (
// Equation(s):
// \mux_35|gate_5|WideOr0~3_combout  = (\hh1~combout [0] & (((!\count_3_bits_1|ff_2|q~regout  & \mux_35|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_2|q~regout ),
	.datad(\mux_35|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~3 .lut_mask = "0a00";
defparam \mux_35|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \reg_matriz_po_1|ff_33|q (
// Equation(s):
// \reg_matriz_po_1|ff_33|q~regout  = DFFEAS(((!\demux_button_confirmation|gate_4|WideAnd0~combout )), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(\demux_button_confirmation|gate_4|WideAnd0~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_33|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_33|q .lut_mask = "3333";
defparam \reg_matriz_po_1|ff_33|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_33|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_33|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_33|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_33|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \mux_35|gate_5|WideOr0~4 (
// Equation(s):
// \mux_35|gate_5|WideOr0~4_combout  = ((\count_3_bits_1|ff_1|q~regout  & (!\reg_matriz_po_1|ff_10|q~regout )) # (!\count_3_bits_1|ff_1|q~regout  & ((!\reg_matriz_po_1|ff_33|q~regout )))) # (!\hh1~combout [0])

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\reg_matriz_po_1|ff_10|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_po_1|ff_33|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~4 .lut_mask = "2f7f";
defparam \mux_35|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \mux_35|gate_5|WideOr0~5 (
// Equation(s):
// \mux_35|gate_5|WideOr0~5_combout  = (\mux_35|gate_5|WideOr0~1_combout ) # ((\mux_35|gate_5|WideOr0~3_combout ) # ((\demux_col|gate_1|WideAnd0~5_combout  & \mux_35|gate_5|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(\demux_col|gate_1|WideAnd0~5_combout ),
	.datab(\mux_35|gate_5|WideOr0~1_combout ),
	.datac(\mux_35|gate_5|WideOr0~3_combout ),
	.datad(\mux_35|gate_5|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~5 .lut_mask = "fefc";
defparam \mux_35|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \mux_34|gate_5|WideOr0~0 (
// Equation(s):
// \mux_34|gate_5|WideOr0~0_combout  = ((!\hh1~combout [0] & (!\hh1~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~0 .lut_mask = "0303";
defparam \mux_34|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \demux_6|gate_5|WideAnd0 (
// Equation(s):
// \demux_6|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_45|WideOr0~0_combout  & (!\mod_input|gate_29|WideOr0~0_combout  & (\mod_input|gate_14|WideOr0~4_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_29|WideOr0~0_combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_6|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_6|gate_5|WideAnd0 .lut_mask = "0010";
defparam \demux_6|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_6|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_6|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_6|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_6|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \reg_matriz_at_1|ff_27|q (
// Equation(s):
// \reg_matriz_at_1|ff_27|q~regout  = DFFEAS((\demux_6|gate_5|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\button_confirmation~combout )) # (!\hh1~combout [0]))), \demux_6|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_6|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [0]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\demux_6|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_27|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_27|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_27|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_27|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_27|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_27|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_27|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \mux_34|gate_5|WideOr0~2 (
// Equation(s):
// \mux_34|gate_5|WideOr0~2_combout  = (((\hh1~combout [0]) # (!\reg_matriz_at_1|ff_27|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_at_1|ff_27|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~2 .lut_mask = "f0ff";
defparam \mux_34|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \reg_matriz_po_1|ff_26|q (
// Equation(s):
// \reg_matriz_po_1|ff_26|q~regout  = DFFEAS((!\demux_button_confirmation|gate_4|WideAnd0~combout  & ((\hh2~combout [0] $ (!\hh2~combout [1])))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\demux_button_confirmation|gate_4|WideAnd0~combout ),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_26|q .lut_mask = "5005";
defparam \reg_matriz_po_1|ff_26|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_26|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_26|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_26|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \reg_matriz_po_1|ff_1|q~0 (
// Equation(s):
// \reg_matriz_po_1|ff_1|q~0_combout  = (!\hh2~combout [0] & (((!\hh1~combout [0]) # (!\hh1~combout [1])) # (!\button_confirmation~combout )))

	.clk(gnd),
	.dataa(\hh2~combout [0]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_matriz_po_1|ff_1|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_1|q~0 .lut_mask = "1555";
defparam \reg_matriz_po_1|ff_1|q~0 .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_1|q~0 .output_mode = "comb_only";
defparam \reg_matriz_po_1|ff_1|q~0 .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_1|q~0 .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_1|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \reg_matriz_po_1|ff_15|q (
// Equation(s):
// \reg_matriz_po_1|ff_15|q~regout  = DFFEAS(((\reg_matriz_po_1|ff_1|q~0_combout  & (\hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(\reg_matriz_po_1|ff_1|q~0_combout ),
	.datac(\hh2~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_15|q .lut_mask = "c0c0";
defparam \reg_matriz_po_1|ff_15|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_15|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_15|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_15|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \mux_34|gate_5|WideOr0~1 (
// Equation(s):
// \mux_34|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_2|q~regout  & (((!\reg_matriz_po_1|ff_15|q~regout ) # (!\hh1~combout [0])))) # (!\count_3_bits_1|ff_2|q~regout  & (!\reg_matriz_po_1|ff_26|q~regout  & (\hh1~combout [0])))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_26|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_po_1|ff_15|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~1 .lut_mask = "1cdc";
defparam \mux_34|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \mux_34|gate_5|WideOr0~3 (
// Equation(s):
// \mux_34|gate_5|WideOr0~3_combout  = (!\count_3_bits_1|ff_3|q~regout  & ((\mux_34|gate_5|WideOr0~1_combout ) # ((\mux_34|gate_5|WideOr0~2_combout  & \count_3_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\mux_34|gate_5|WideOr0~2_combout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\mux_34|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~3 .lut_mask = "0f08";
defparam \mux_34|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \demux_col|gate_1|WideAnd0~6 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~6_combout  = ((!\count_3_bits_1|ff_1|q~regout  & ((!\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~6 .lut_mask = "0033";
defparam \demux_col|gate_1|WideAnd0~6 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~6 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~6 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~6 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \reg_matriz_po_1|ff_30|q (
// Equation(s):
// \reg_matriz_po_1|ff_30|q~regout  = DFFEAS((!\demux_button_confirmation|gate_4|WideAnd0~combout  & ((\hh2~combout [0] $ (\hh2~combout [1])))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\demux_button_confirmation|gate_4|WideAnd0~combout ),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_30|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_30|q .lut_mask = "0550";
defparam \reg_matriz_po_1|ff_30|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_30|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_30|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_30|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_30|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \demux_6|gate_4|WideAnd0 (
// Equation(s):
// \demux_6|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_29|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & (!\mod_input|gate_14|WideOr0~4_combout  & \mod_input|gate_45|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_input|gate_45|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_6|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_6|gate_4|WideAnd0 .lut_mask = "0200";
defparam \demux_6|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_6|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_6|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_6|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_6|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \reg_matriz_at_1|ff_26|q (
// Equation(s):
// \reg_matriz_at_1|ff_26|q~regout  = DFFEAS((\demux_6|gate_4|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\hh1~combout [0])) # (!\button_confirmation~combout ))), \demux_6|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_6|gate_4|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\demux_6|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_26|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_26|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_26|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_26|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_26|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \mux_34|gate_5|WideOr0~4 (
// Equation(s):
// \mux_34|gate_5|WideOr0~4_combout  = (\hh1~combout [0] & (!\reg_matriz_po_1|ff_30|q~regout  & (\count_3_bits_1|ff_3|q~regout ))) # (!\hh1~combout [0] & (((\count_3_bits_1|ff_3|q~regout ) # (!\reg_matriz_at_1|ff_26|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_30|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\reg_matriz_at_1|ff_26|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~4 .lut_mask = "7073";
defparam \mux_34|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \mux_34|gate_5|WideOr0~5 (
// Equation(s):
// \mux_34|gate_5|WideOr0~5_combout  = (\mux_34|gate_5|WideOr0~0_combout ) # ((\mux_34|gate_5|WideOr0~3_combout ) # ((\demux_col|gate_1|WideAnd0~6_combout  & \mux_34|gate_5|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(\mux_34|gate_5|WideOr0~0_combout ),
	.datab(\mux_34|gate_5|WideOr0~3_combout ),
	.datac(\demux_col|gate_1|WideAnd0~6_combout ),
	.datad(\mux_34|gate_5|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~5 .lut_mask = "feee";
defparam \mux_34|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \demux_5|gate_5|WideAnd0 (
// Equation(s):
// \demux_5|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_45|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & (!\mod_input|gate_29|WideOr0~0_combout  & \mod_input|gate_14|WideOr0~4_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~combout ),
	.datac(\mod_input|gate_29|WideOr0~0_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_5|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_5|gate_5|WideAnd0 .lut_mask = "0100";
defparam \demux_5|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_5|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_5|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_5|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_5|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \reg_matriz_at_1|ff_22|q (
// Equation(s):
// \reg_matriz_at_1|ff_22|q~regout  = DFFEAS((\demux_5|gate_5|WideAnd0~combout  & (((!\button_confirmation~combout ) # (!\hh1~combout [1])) # (!\hh1~combout [0]))), \demux_5|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_5|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [0]),
	.datab(\demux_5|gate_5|WideAnd0~combout ),
	.datac(\hh1~combout [1]),
	.datad(\button_confirmation~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_22|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_22|q .lut_mask = "4ccc";
defparam \reg_matriz_at_1|ff_22|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_22|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_22|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_22|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_22|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \reg_matriz_po_1|ff_1|q (
// Equation(s):
// \mux_33|gate_5|WideOr0~0  = (\reg_matriz_at_1|ff_22|q~regout  & (\count_3_bits_1|ff_2|q~regout  & (!MB1_q))) # (!\reg_matriz_at_1|ff_22|q~regout  & (((\count_3_bits_1|ff_2|q~regout  & !MB1_q)) # (!\hh1~combout [0])))
// \reg_matriz_po_1|ff_1|q~regout  = DFFEAS(\mux_33|gate_5|WideOr0~0 , GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , \reg_matriz_po_1|ff_1|q~0_combout , , , VCC)

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\reg_matriz_at_1|ff_22|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\reg_matriz_po_1|ff_1|q~0_combout ),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~0 ),
	.regout(\reg_matriz_po_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_1|q .lut_mask = "0c5d";
defparam \reg_matriz_po_1|ff_1|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_1|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_1|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_1|q .sum_lutc_input = "qfbk";
defparam \reg_matriz_po_1|ff_1|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \reg_matriz_po_1|ff_19|q (
// Equation(s):
// \reg_matriz_po_1|ff_19|q~regout  = DFFEAS(((\reg_matriz_po_1|ff_1|q~0_combout  & (!\hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(\reg_matriz_po_1|ff_1|q~0_combout ),
	.datac(\hh2~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_19|q .lut_mask = "0c0c";
defparam \reg_matriz_po_1|ff_19|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_19|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_19|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_19|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \mux_33|gate_5|WideOr0~1 (
// Equation(s):
// \mux_33|gate_5|WideOr0~1_combout  = (\reg_matriz_po_1|ff_19|q~regout  & (((!\reg_matriz_po_1|ff_10|q~regout  & !\count_3_bits_1|ff_2|q~regout )))) # (!\reg_matriz_po_1|ff_19|q~regout  & (((!\reg_matriz_po_1|ff_10|q~regout  & !\count_3_bits_1|ff_2|q~regout 
// )) # (!\count_3_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_19|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_po_1|ff_10|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~1 .lut_mask = "111f";
defparam \mux_33|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \mux_33|gate_5|WideOr0~2 (
// Equation(s):
// \mux_33|gate_5|WideOr0~2_combout  = (\mux_33|gate_5|WideOr0~0  & ((\count_3_bits_1|ff_1|q~regout ) # ((\mux_33|gate_5|WideOr0~1_combout  & \hh1~combout [0])))) # (!\mux_33|gate_5|WideOr0~0  & (((\mux_33|gate_5|WideOr0~1_combout  & \hh1~combout [0]))))

	.clk(gnd),
	.dataa(\mux_33|gate_5|WideOr0~0 ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\mux_33|gate_5|WideOr0~1_combout ),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~2 .lut_mask = "f888";
defparam \mux_33|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \mux_33|gate_5|WideOr0~3 (
// Equation(s):
// \mux_33|gate_5|WideOr0~3_combout  = (!\count_3_bits_1|ff_3|q~regout  & ((\mux_33|gate_5|WideOr0~2_combout ) # ((\count_3_bits_1|ff_2|q~regout  & !\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\mux_33|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~3 .lut_mask = "5504";
defparam \mux_33|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \demux_5|gate_4|WideAnd0 (
// Equation(s):
// \demux_5|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_45|WideOr0~0_combout  & (\mod_input|gate_29|WideOr0~0_combout  & (!\mod_input|gate_14|WideOr0~4_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_29|WideOr0~0_combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_5|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_5|gate_4|WideAnd0 .lut_mask = "0008";
defparam \demux_5|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_5|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_5|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_5|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_5|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \reg_matriz_at_1|ff_21|q (
// Equation(s):
// \reg_matriz_at_1|ff_21|q~regout  = DFFEAS((\demux_5|gate_4|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\hh1~combout [0])) # (!\button_confirmation~combout ))), \demux_5|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_5|gate_4|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\demux_5|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_21|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_21|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_21|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_21|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_21|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_21|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_21|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \mux_33|gate_5|WideOr0~4 (
// Equation(s):
// \mux_33|gate_5|WideOr0~4_combout  = (\count_3_bits_1|ff_3|q~regout  & (((!\reg_matriz_po_1|ff_1|q~regout )) # (!\hh1~combout [0]))) # (!\count_3_bits_1|ff_3|q~regout  & ((\hh1~combout [0]) # ((!\reg_matriz_at_1|ff_21|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\reg_matriz_at_1|ff_21|q~regout ),
	.datad(\reg_matriz_po_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~4 .lut_mask = "67ef";
defparam \mux_33|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \mux_33|gate_5|WideOr0~5 (
// Equation(s):
// \mux_33|gate_5|WideOr0~5_combout  = (\mux_34|gate_5|WideOr0~0_combout ) # ((\mux_33|gate_5|WideOr0~3_combout ) # ((\demux_col|gate_1|WideAnd0~6_combout  & \mux_33|gate_5|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(\mux_34|gate_5|WideOr0~0_combout ),
	.datab(\mux_33|gate_5|WideOr0~3_combout ),
	.datac(\demux_col|gate_1|WideAnd0~6_combout ),
	.datad(\mux_33|gate_5|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~5 .lut_mask = "feee";
defparam \mux_33|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \demux_4|gate_4|WideAnd0 (
// Equation(s):
// \demux_4|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_29|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & (!\mod_input|gate_14|WideOr0~4_combout  & \mod_input|gate_45|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_sel_input|gate_41|WideOr0~combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_input|gate_45|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_4|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_4|gate_4|WideAnd0 .lut_mask = "0200";
defparam \demux_4|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_4|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_4|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_4|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_4|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \reg_matriz_at_1|ff_16|q (
// Equation(s):
// \reg_matriz_at_1|ff_16|q~regout  = DFFEAS((\demux_4|gate_4|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\hh1~combout [1])) # (!\button_confirmation~combout ))), \demux_4|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_4|gate_4|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [1]),
	.datac(\hh1~combout [0]),
	.datad(\demux_4|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_16|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_16|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_16|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_16|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_16|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_16|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_16|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \demux_4|gate_5|WideAnd0 (
// Equation(s):
// \demux_4|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_29|WideOr0~0_combout  & (\mod_input|gate_14|WideOr0~4_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & !\mod_input|gate_45|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_input|gate_14|WideOr0~4_combout ),
	.datac(\mod_sel_input|gate_41|WideOr0~combout ),
	.datad(\mod_input|gate_45|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_4|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_4|gate_5|WideAnd0 .lut_mask = "0004";
defparam \demux_4|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_4|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_4|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_4|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_4|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \reg_matriz_at_1|ff_17|q (
// Equation(s):
// \reg_matriz_at_1|ff_17|q~regout  = DFFEAS((\demux_4|gate_5|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\button_confirmation~combout )) # (!\hh1~combout [0]))), \demux_4|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_4|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [0]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\demux_4|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_17|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_17|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_17|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_17|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_17|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_17|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_17|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \mux_32|gate_5|WideOr0~1 (
// Equation(s):
// \mux_32|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_1|q~regout  & (((!\hh1~combout [0] & !\reg_matriz_at_1|ff_17|q~regout )))) # (!\count_3_bits_1|ff_1|q~regout  & (((\hh1~combout [0])) # (!\reg_matriz_at_1|ff_16|q~regout )))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_16|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_at_1|ff_17|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~1 .lut_mask = "313d";
defparam \mux_32|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \reg_matriz_po_1|ff_11|q (
// Equation(s):
// \mux_32|gate_5|WideOr0~0  = (\hh1~combout [0] & ((\count_3_bits_1|ff_2|q~regout  & (!\reg_matriz_po_1|ff_19|q~regout )) # (!\count_3_bits_1|ff_2|q~regout  & ((!MB11_q))))) # (!\hh1~combout [0] & (((\count_3_bits_1|ff_2|q~regout ))))
// \reg_matriz_po_1|ff_11|q~regout  = DFFEAS(\mux_32|gate_5|WideOr0~0 , GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , \reg_matriz_po_1|ff_11|q~0_combout , , , VCC)

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\reg_matriz_po_1|ff_19|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\reg_matriz_po_1|ff_11|q~0_combout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~0 ),
	.regout(\reg_matriz_po_1|ff_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_11|q .lut_mask = "770c";
defparam \reg_matriz_po_1|ff_11|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_11|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_11|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_11|q .sum_lutc_input = "qfbk";
defparam \reg_matriz_po_1|ff_11|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \mux_32|gate_5|WideOr0~2 (
// Equation(s):
// \mux_32|gate_5|WideOr0~2_combout  = (\mux_34|gate_5|WideOr0~0_combout ) # ((!\count_3_bits_1|ff_3|q~regout  & ((\mux_32|gate_5|WideOr0~1_combout ) # (\mux_32|gate_5|WideOr0~0 ))))

	.clk(gnd),
	.dataa(\mux_32|gate_5|WideOr0~1_combout ),
	.datab(\count_3_bits_1|ff_3|q~regout ),
	.datac(\mux_32|gate_5|WideOr0~0 ),
	.datad(\mux_34|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~2 .lut_mask = "ff32";
defparam \mux_32|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \mux_32|gate_5|WideOr0~3 (
// Equation(s):
// \mux_32|gate_5|WideOr0~3_combout  = (\mux_32|gate_5|WideOr0~2_combout ) # ((\demux_col|gate_1|WideAnd0~0_combout  & ((!\reg_matriz_po_1|ff_15|q~regout ) # (!\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\mux_32|gate_5|WideOr0~2_combout ),
	.datab(\demux_col|gate_1|WideAnd0~0_combout ),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_po_1|ff_15|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~3 .lut_mask = "aeee";
defparam \mux_32|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \demux_3|gate_4|WideAnd0 (
// Equation(s):
// \demux_3|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_45|WideOr0~0_combout  & (\mod_input|gate_29|WideOr0~0_combout  & (!\mod_input|gate_14|WideOr0~4_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_29|WideOr0~0_combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_3|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_3|gate_4|WideAnd0 .lut_mask = "0008";
defparam \demux_3|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_3|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_3|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_3|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_3|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \reg_matriz_at_1|ff_11|q (
// Equation(s):
// \reg_matriz_at_1|ff_11|q~regout  = DFFEAS((\demux_3|gate_4|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\hh1~combout [0])) # (!\button_confirmation~combout ))), \demux_3|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_3|gate_4|WideAnd0~combout ),
	.dataa(\button_confirmation~combout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\demux_3|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_11|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_11|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_11|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_11|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_11|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_11|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \mux_31|gate_5|WideOr0~3 (
// Equation(s):
// \mux_31|gate_5|WideOr0~3_combout  = (\hh1~combout [0] & (!\reg_matriz_po_1|ff_15|q~regout  & ((\count_3_bits_1|ff_3|q~regout )))) # (!\hh1~combout [0] & (((\count_3_bits_1|ff_3|q~regout ) # (!\reg_matriz_at_1|ff_11|q~regout ))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\reg_matriz_po_1|ff_15|q~regout ),
	.datac(\reg_matriz_at_1|ff_11|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~3 .lut_mask = "7705";
defparam \mux_31|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \mux_31|gate_5|WideOr0~4 (
// Equation(s):
// \mux_31|gate_5|WideOr0~4_combout  = (\mux_31|gate_5|WideOr0~3_combout ) # ((\hh1~combout [0] & (!\reg_matriz_po_1|ff_11|q~regout  & !\count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\reg_matriz_po_1|ff_11|q~regout ),
	.datac(\mux_31|gate_5|WideOr0~3_combout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~4 .lut_mask = "f0f2";
defparam \mux_31|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \demux_3|gate_5|WideAnd0 (
// Equation(s):
// \demux_3|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_29|WideOr0~0_combout  & (\mod_input|gate_14|WideOr0~4_combout  & (!\mod_input|gate_45|WideOr0~0_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_input|gate_14|WideOr0~4_combout ),
	.datac(\mod_input|gate_45|WideOr0~0_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_3|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_3|gate_5|WideAnd0 .lut_mask = "0004";
defparam \demux_3|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_3|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_3|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_3|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_3|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \reg_matriz_at_1|ff_12|q (
// Equation(s):
// \reg_matriz_at_1|ff_12|q~regout  = DFFEAS((\demux_3|gate_5|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\button_confirmation~combout )) # (!\hh1~combout [1]))), \demux_3|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_3|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [1]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [0]),
	.datad(\demux_3|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_12|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_12|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_12|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_12|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_12|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_12|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_12|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \mux_31|gate_5|WideOr0~1 (
// Equation(s):
// \mux_31|gate_5|WideOr0~1_combout  = (\hh1~combout [0] & (((!\count_3_bits_1|ff_2|q~regout  & !\reg_matriz_po_1|ff_33|q~regout )))) # (!\hh1~combout [0] & (!\reg_matriz_at_1|ff_12|q~regout ))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\reg_matriz_at_1|ff_12|q~regout ),
	.datac(\count_3_bits_1|ff_2|q~regout ),
	.datad(\reg_matriz_po_1|ff_33|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~1 .lut_mask = "111b";
defparam \mux_31|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \reg_matriz_po_1|ff_14|q (
// Equation(s):
// \reg_matriz_po_1|ff_14|q~regout  = DFFEAS(((\reg_matriz_po_1|ff_11|q~0_combout  & (\hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(\reg_matriz_po_1|ff_11|q~0_combout ),
	.datac(\hh2~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_14|q .lut_mask = "c0c0";
defparam \reg_matriz_po_1|ff_14|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_14|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_14|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_14|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \mux_29|gate_5|WideOr0~0 (
// Equation(s):
// \mux_29|gate_5|WideOr0~0_combout  = ((\hh1~combout [0] & ((\reg_matriz_po_1|ff_14|q~regout ) # (!\count_3_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(vcc),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_po_1|ff_14|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~0 .lut_mask = "f050";
defparam \mux_29|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \mux_31|gate_5|WideOr0~0 (
// Equation(s):
// \mux_31|gate_5|WideOr0~0_combout  = (\count_3_bits_1|ff_2|q~regout  & (((!\count_3_bits_1|ff_1|q~regout  & !\reg_matriz_po_1|ff_10|q~regout )) # (!\mux_29|gate_5|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\mux_29|gate_5|WideOr0~0_combout ),
	.datac(\reg_matriz_po_1|ff_10|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~0 .lut_mask = "3700";
defparam \mux_31|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \mux_31|gate_5|WideOr0~2 (
// Equation(s):
// \mux_31|gate_5|WideOr0~2_combout  = (!\count_3_bits_1|ff_3|q~regout  & ((\mux_31|gate_5|WideOr0~0_combout ) # ((\mux_31|gate_5|WideOr0~1_combout  & \count_3_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\mux_31|gate_5|WideOr0~1_combout ),
	.datab(\mux_31|gate_5|WideOr0~0_combout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~2 .lut_mask = "0e0c";
defparam \mux_31|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \mux_31|gate_5|WideOr0~5 (
// Equation(s):
// \mux_31|gate_5|WideOr0~5_combout  = (\mux_31|gate_5|WideOr0~2_combout ) # ((\mux_34|gate_5|WideOr0~0_combout ) # ((\demux_col|gate_1|WideAnd0~6_combout  & \mux_31|gate_5|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(\demux_col|gate_1|WideAnd0~6_combout ),
	.datab(\mux_31|gate_5|WideOr0~4_combout ),
	.datac(\mux_31|gate_5|WideOr0~2_combout ),
	.datad(\mux_34|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~5 .lut_mask = "fff8";
defparam \mux_31|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \mux_30|gate_5|WideOr0~0 (
// Equation(s):
// \mux_30|gate_5|WideOr0~0_combout  = (\hh1~combout [0] & ((\count_3_bits_1|ff_2|q~regout  & ((!\reg_matriz_po_1|ff_11|q~regout ))) # (!\count_3_bits_1|ff_2|q~regout  & (!\reg_matriz_po_1|ff_31|q~regout )))) # (!\hh1~combout [0] & 
// (\count_3_bits_1|ff_2|q~regout ))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\reg_matriz_po_1|ff_31|q~regout ),
	.datad(\reg_matriz_po_1|ff_11|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_30|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_30|gate_5|WideOr0~0 .lut_mask = "46ce";
defparam \mux_30|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_30|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_30|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_30|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_30|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \demux_2|gate_5|WideAnd0 (
// Equation(s):
// \demux_2|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_45|WideOr0~0_combout  & (!\mod_input|gate_29|WideOr0~0_combout  & (\mod_input|gate_14|WideOr0~4_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_29|WideOr0~0_combout ),
	.datac(\mod_input|gate_14|WideOr0~4_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_2|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_2|gate_5|WideAnd0 .lut_mask = "0010";
defparam \demux_2|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_2|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_2|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_2|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_2|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \reg_matriz_at_1|ff_7|q (
// Equation(s):
// \reg_matriz_at_1|ff_7|q~regout  = DFFEAS((\demux_2|gate_5|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\button_confirmation~combout )) # (!\hh1~combout [1]))), \demux_2|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_2|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [1]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [0]),
	.datad(\demux_2|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_7|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_7|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_7|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_7|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_7|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \demux_2|gate_4|WideAnd0 (
// Equation(s):
// \demux_2|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_29|WideOr0~0_combout  & (\mod_input|gate_45|WideOr0~0_combout  & (!\mod_sel_input|gate_41|WideOr0~combout  & !\mod_input|gate_14|WideOr0~4_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_input|gate_45|WideOr0~0_combout ),
	.datac(\mod_sel_input|gate_41|WideOr0~combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_2|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_2|gate_4|WideAnd0 .lut_mask = "0008";
defparam \demux_2|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_2|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_2|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_2|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_2|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \reg_matriz_at_1|ff_6|q (
// Equation(s):
// \reg_matriz_at_1|ff_6|q~regout  = DFFEAS((\demux_2|gate_4|WideAnd0~combout  & (((!\hh1~combout [1]) # (!\button_confirmation~combout )) # (!\hh1~combout [0]))), \demux_2|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_2|gate_4|WideAnd0~combout ),
	.dataa(\hh1~combout [0]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [1]),
	.datad(\demux_2|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_6|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_6|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_6|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_6|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_6|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \mux_30|gate_5|WideOr0~1 (
// Equation(s):
// \mux_30|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_1|q~regout  & (!\reg_matriz_at_1|ff_7|q~regout  & (!\hh1~combout [0]))) # (!\count_3_bits_1|ff_1|q~regout  & (((\hh1~combout [0]) # (!\reg_matriz_at_1|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\reg_matriz_at_1|ff_7|q~regout ),
	.datac(\hh1~combout [0]),
	.datad(\reg_matriz_at_1|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_30|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_30|gate_5|WideOr0~1 .lut_mask = "5257";
defparam \mux_30|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_30|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_30|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_30|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_30|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \mux_30|gate_5|WideOr0~2 (
// Equation(s):
// \mux_30|gate_5|WideOr0~2_combout  = (\mux_34|gate_5|WideOr0~0_combout ) # ((!\count_3_bits_1|ff_3|q~regout  & ((\mux_30|gate_5|WideOr0~0_combout ) # (\mux_30|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_30|gate_5|WideOr0~0_combout ),
	.datab(\mux_30|gate_5|WideOr0~1_combout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\mux_34|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_30|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_30|gate_5|WideOr0~2 .lut_mask = "ff0e";
defparam \mux_30|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_30|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_30|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_30|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_30|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \mux_30|gate_5|WideOr0~3 (
// Equation(s):
// \mux_30|gate_5|WideOr0~3_combout  = (\mux_30|gate_5|WideOr0~2_combout ) # ((\demux_col|gate_1|WideAnd0~0_combout  & ((!\hh1~combout [0]) # (!\reg_matriz_po_1|ff_10|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\demux_col|gate_1|WideAnd0~0_combout ),
	.datad(\mux_30|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_30|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_30|gate_5|WideOr0~3 .lut_mask = "ff70";
defparam \mux_30|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_30|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_30|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_30|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_30|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \mux_29|gate_5|WideOr0~3 (
// Equation(s):
// \mux_29|gate_5|WideOr0~3_combout  = (\demux_col|gate_1|WideAnd0~5_combout  & (((!\count_3_bits_1|ff_1|q~regout  & !\reg_matriz_po_1|ff_31|q~regout )) # (!\mux_29|gate_5|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\mux_29|gate_5|WideOr0~0_combout ),
	.datac(\demux_col|gate_1|WideAnd0~5_combout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~3 .lut_mask = "3070";
defparam \mux_29|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \mux_29|gate_5|WideOr0~4 (
// Equation(s):
// \mux_29|gate_5|WideOr0~4_combout  = (((\hh1~combout [0] & !\count_3_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh1~combout [0]),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~4 .lut_mask = "00f0";
defparam \mux_29|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \mux_29|gate_5|WideOr0~5 (
// Equation(s):
// \mux_29|gate_5|WideOr0~5_combout  = (\count_3_bits_1|ff_3|q~regout  & (!\count_3_bits_1|ff_1|q~regout  & ((!\reg_matriz_po_1|ff_11|q~regout )))) # (!\count_3_bits_1|ff_3|q~regout  & (((!\reg_matriz_po_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\reg_matriz_po_1|ff_1|q~regout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\reg_matriz_po_1|ff_11|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~5 .lut_mask = "0353";
defparam \mux_29|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \demux_1|gate_5|WideAnd0 (
// Equation(s):
// \demux_1|gate_5|WideAnd0~combout  = LCELL((!\mod_input|gate_45|WideOr0~0_combout  & (\mod_input|gate_14|WideOr0~4_combout  & (!\mod_input|gate_29|WideOr0~0_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_14|WideOr0~4_combout ),
	.datac(\mod_input|gate_29|WideOr0~0_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_5|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_5|WideAnd0 .lut_mask = "0004";
defparam \demux_1|gate_5|WideAnd0 .operation_mode = "normal";
defparam \demux_1|gate_5|WideAnd0 .output_mode = "comb_only";
defparam \demux_1|gate_5|WideAnd0 .register_cascade_mode = "off";
defparam \demux_1|gate_5|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_1|gate_5|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \reg_matriz_at_1|ff_2|q (
// Equation(s):
// \reg_matriz_at_1|ff_2|q~regout  = DFFEAS((\demux_1|gate_5|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\button_confirmation~combout )) # (!\hh1~combout [1]))), \demux_1|gate_5|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_1|gate_5|WideAnd0~combout ),
	.dataa(\hh1~combout [1]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [0]),
	.datad(\demux_1|gate_5|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_2|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_2|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_2|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_2|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_2|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \demux_1|gate_4|WideAnd0 (
// Equation(s):
// \demux_1|gate_4|WideAnd0~combout  = LCELL((\mod_input|gate_45|WideOr0~0_combout  & (!\mod_input|gate_14|WideOr0~4_combout  & (\mod_input|gate_29|WideOr0~0_combout  & !\mod_sel_input|gate_41|WideOr0~combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~0_combout ),
	.datab(\mod_input|gate_14|WideOr0~4_combout ),
	.datac(\mod_input|gate_29|WideOr0~0_combout ),
	.datad(\mod_sel_input|gate_41|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_4|WideAnd0 .lut_mask = "0020";
defparam \demux_1|gate_4|WideAnd0 .operation_mode = "normal";
defparam \demux_1|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \demux_1|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \demux_1|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_1|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \reg_matriz_at_1|ff_1|q (
// Equation(s):
// \reg_matriz_at_1|ff_1|q~regout  = DFFEAS((\demux_1|gate_4|WideAnd0~combout  & (((!\hh1~combout [0]) # (!\button_confirmation~combout )) # (!\hh1~combout [1]))), \demux_1|gate_4|WideAnd0~combout , VCC, , , , , , )

	.clk(\demux_1|gate_4|WideAnd0~combout ),
	.dataa(\hh1~combout [1]),
	.datab(\button_confirmation~combout ),
	.datac(\hh1~combout [0]),
	.datad(\demux_1|gate_4|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_at_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_1|q .lut_mask = "7f00";
defparam \reg_matriz_at_1|ff_1|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_1|q .output_mode = "reg_only";
defparam \reg_matriz_at_1|ff_1|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_1|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \mux_29|gate_5|WideOr0~1 (
// Equation(s):
// \mux_29|gate_5|WideOr0~1_combout  = (!\count_3_bits_1|ff_3|q~regout  & ((\count_3_bits_1|ff_1|q~regout  & (!\reg_matriz_at_1|ff_2|q~regout )) # (!\count_3_bits_1|ff_1|q~regout  & ((!\reg_matriz_at_1|ff_1|q~regout )))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_at_1|ff_2|q~regout ),
	.datad(\reg_matriz_at_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~1 .lut_mask = "0415";
defparam \mux_29|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \mux_29|gate_5|WideOr0~2 (
// Equation(s):
// \mux_29|gate_5|WideOr0~2_combout  = (!\hh1~combout [0] & ((\demux_col|gate_1|WideAnd0~0_combout ) # ((\mux_29|gate_5|WideOr0~1_combout ) # (!\hh1~combout [1]))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\demux_col|gate_1|WideAnd0~0_combout ),
	.datac(\hh1~combout [1]),
	.datad(\mux_29|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~2 .lut_mask = "5545";
defparam \mux_29|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \mux_29|gate_5|WideOr0~6 (
// Equation(s):
// \mux_29|gate_5|WideOr0~6_combout  = (\mux_29|gate_5|WideOr0~3_combout ) # ((\mux_29|gate_5|WideOr0~2_combout ) # ((\mux_29|gate_5|WideOr0~4_combout  & \mux_29|gate_5|WideOr0~5_combout )))

	.clk(gnd),
	.dataa(\mux_29|gate_5|WideOr0~3_combout ),
	.datab(\mux_29|gate_5|WideOr0~4_combout ),
	.datac(\mux_29|gate_5|WideOr0~5_combout ),
	.datad(\mux_29|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|gate_5|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|gate_5|WideOr0~6 .lut_mask = "ffea";
defparam \mux_29|gate_5|WideOr0~6 .operation_mode = "normal";
defparam \mux_29|gate_5|WideOr0~6 .output_mode = "comb_only";
defparam \mux_29|gate_5|WideOr0~6 .register_cascade_mode = "off";
defparam \mux_29|gate_5|WideOr0~6 .sum_lutc_input = "datac";
defparam \mux_29|gate_5|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[0]));
// synopsys translate_off
defparam \out_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[1]~I (
	.datain(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[1]));
// synopsys translate_off
defparam \out_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[2]~I (
	.datain(\decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[2]));
// synopsys translate_off
defparam \out_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[3]~I (
	.datain(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[3]));
// synopsys translate_off
defparam \out_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[4]~I (
	.datain(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[4]));
// synopsys translate_off
defparam \out_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[5]~I (
	.datain(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[5]));
// synopsys translate_off
defparam \out_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[6]~I (
	.datain(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[6]));
// synopsys translate_off
defparam \out_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[7]~I (
	.datain(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[7]));
// synopsys translate_off
defparam \out_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[0]));
// synopsys translate_off
defparam \out_7seg_ac[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[1]~I (
	.datain(!\count_2_bits_1|ff_2|q~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[1]));
// synopsys translate_off
defparam \out_7seg_ac[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[2]~I (
	.datain(!\count_2_bits_1|ff_2|q~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[2]));
// synopsys translate_off
defparam \out_7seg_ac[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[3]));
// synopsys translate_off
defparam \out_7seg_ac[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[0]~I (
	.datain(\demux_col|gate_1|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[0]));
// synopsys translate_off
defparam \m_col[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[1]~I (
	.datain(\demux_col|gate_1|WideAnd0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[1]));
// synopsys translate_off
defparam \m_col[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[2]~I (
	.datain(\demux_col|gate_1|WideAnd0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[2]));
// synopsys translate_off
defparam \m_col[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[3]~I (
	.datain(\demux_col|gate_1|WideAnd0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[3]));
// synopsys translate_off
defparam \m_col[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[4]~I (
	.datain(\demux_col|gate_1|WideAnd0~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[4]));
// synopsys translate_off
defparam \m_col[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[0]~I (
	.datain(\mux_35|gate_5|WideOr0~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[0]));
// synopsys translate_off
defparam \m_line[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[1]~I (
	.datain(\mux_34|gate_5|WideOr0~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[1]));
// synopsys translate_off
defparam \m_line[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[2]~I (
	.datain(\mux_33|gate_5|WideOr0~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[2]));
// synopsys translate_off
defparam \m_line[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[3]~I (
	.datain(\mux_32|gate_5|WideOr0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[3]));
// synopsys translate_off
defparam \m_line[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[4]~I (
	.datain(\mux_31|gate_5|WideOr0~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[4]));
// synopsys translate_off
defparam \m_line[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[5]~I (
	.datain(\mux_30|gate_5|WideOr0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[5]));
// synopsys translate_off
defparam \m_line[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[6]~I (
	.datain(\mux_29|gate_5|WideOr0~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[6]));
// synopsys translate_off
defparam \m_line[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rgb_output[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(rgb_output[0]));
// synopsys translate_off
defparam \rgb_output[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rgb_output[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(rgb_output[1]));
// synopsys translate_off
defparam \rgb_output[1]~I .operation_mode = "output";
// synopsys translate_on

endmodule
