Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 00:22:15 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_456_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.939ns (28.928%)  route 2.307ns (71.072%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 6.617 - 4.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.299ns (routing 1.167ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.060ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=20512, routed)       2.299     3.236    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X84Y305        FDCE                                         r  Delay1No7_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.315 r  Delay1No7_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.558     3.873    Delay1No6_instance/Y_reg[33]_0[8]
    SLICE_X101Y313       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.963 r  Delay1No6_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     3.970    Sum10_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X101Y313       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.123 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.149    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X101Y314       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.164 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.190    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X101Y315       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.242 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.158     4.400    Delay1No6_instance/CO[0]
    SLICE_X102Y315       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.525 r  Delay1No6_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.279     4.804    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X103Y315       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.928 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.240     5.168    Delay1No6_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X102Y315       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.221 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.378     5.599    Delay1No7_instance/shiftVal__5[0]
    SLICE_X103Y311       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.688 r  Delay1No7_instance/shiftedFracY_d1[37]_i_2__0/O
                         net (fo=4, routed)           0.283     5.971    Delay1No6_instance/level2__0[8]
    SLICE_X102Y310       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     6.008 r  Delay1No6_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.280     6.288    Delay1No6_instance/level4__0[5]
    SLICE_X104Y311       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.410 r  Delay1No6_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.072     6.482    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X104Y311       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=20512, routed)       1.970     6.617    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X104Y311       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.449     7.066    
                         clock uncertainty           -0.035     7.031    
    SLICE_X104Y311       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.056    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  0.573    




