

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Thu Sep 11 18:20:12 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.126 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       35|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_4_fu_63_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln54_fu_69_p2  |      icmp|   0|  0|  20|          32|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  59|          64|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_43_p4  |  14|          3|    1|          3|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load        |   9|          2|   32|         64|
    |i_fu_24                        |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  50|         11|   67|        135|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |   1|   0|    1|          0|
    |i_fu_24         |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  35|   0|   35|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3|  return value|
|i_3        |   in|    4|     ap_none|                                             i_3|        scalar|
|cmp_i      |   in|    1|     ap_none|                                           cmp_i|        scalar|
+-----------+-----+-----+------------+------------------------------------------------+--------------+

