{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686573052146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686573052146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 09:30:52 2023 " "Processing started: Mon Jun 12 09:30:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686573052146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573052146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoMIPS_Final -c ProjetoMIPS_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoMIPS_Final -c ProjetoMIPS_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573052147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686573052353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-comportamento " "Found design unit 1: UnidadeControleULA-comportamento" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/UnidadeControleULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058808 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/UnidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058810 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA31bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA31bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA31bit-comportamento " "Found design unit 1: ULA31bit-comportamento" {  } { { "ULA31bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA31bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA31bit " "Found entity 1: ULA31bit" {  } { { "ULA31bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA31bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-comportamento " "Found design unit 1: ULA1bit-comportamento" {  } { { "ULA1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058813 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorCompleto1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCompleto1bit-comportamento " "Found design unit 1: SomadorCompleto1bit-comportamento" {  } { { "SomadorCompleto1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/SomadorCompleto1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058813 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto1bit " "Found entity 1: SomadorCompleto1bit" {  } { { "SomadorCompleto1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/SomadorCompleto1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058814 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058815 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058815 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoMIPS_Final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProjetoMIPS_Final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoMIPS_Final-arquitetura " "Found design unit 1: ProjetoMIPS_Final-arquitetura" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoMIPS_Final " "Found entity 1: ProjetoMIPS_Final" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x_1bit-comportamento " "Found design unit 1: muxGenerico4x_1bit-comportamento" {  } { { "muxGenerico4x_1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico4x_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058816 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x_1bit " "Found entity 1: muxGenerico4x_1bit" {  } { { "muxGenerico4x_1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico4x_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico2x1_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/LUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058818 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX-comportamento " "Found design unit 1: HEX-comportamento" {  } { { "HEX.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/HEX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058818 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "HEX.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/HEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/estendeSinalGenerico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058820 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/buffer_3_state_8portas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058820 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/buffer_3_state_8portas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/bancoRegistradores.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058821 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-comportamento " "Found design unit 1: shiftLeft-comportamento" {  } { { "shiftLeft.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/shiftLeft.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058821 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/shiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573058821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoMIPS_Final " "Elaborating entity \"ProjetoMIPS_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686573058876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummyEndReg ProjetoMIPS_Final.vhd(126) " "VHDL Signal Declaration warning at ProjetoMIPS_Final.vhd(126): used implicit default value for signal \"dummyEndReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686573058877 "|ProjetoMIPS_Final"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] ProjetoMIPS_Final.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at ProjetoMIPS_Final.vhd(19)" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573058891 "|ProjetoMIPS_Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "ProjetoMIPS_Final.vhd" "\\gravar:detectorSub0" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM_MIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM_MIPS\"" {  } { { "ProjetoMIPS_Final.vhd" "ROM_MIPS" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058907 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686573058908 "|ProjetoMIPS_Final|ROMMIPS:ROM_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Estende_Sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Estende_Sinal\"" {  } { { "ProjetoMIPS_Final.vhd" "Estende_Sinal" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit estendeSinalGenerico:Estende_Sinal\|muxGenerico2x1_1bit:MUX_ORI_ANDI " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"estendeSinalGenerico:Estende_Sinal\|muxGenerico2x1_1bit:MUX_ORI_ANDI\"" {  } { { "estendeSinalGenerico.vhd" "MUX_ORI_ANDI" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/estendeSinalGenerico.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:LUI\"" {  } { { "ProjetoMIPS_Final.vhd" "LUI" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "ProjetoMIPS_Final.vhd" "MUX_RT_RD" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:Banco_de_Registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:Banco_de_Registradores\"" {  } { { "ProjetoMIPS_Final.vhd" "Banco_de_Registradores" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_IMEDIATO " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_IMEDIATO\"" {  } { { "ProjetoMIPS_Final.vhd" "MUX_RT_IMEDIATO" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:Unidade_Controle_ULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:Unidade_Controle_ULA\"" {  } { { "ProjetoMIPS_Final.vhd" "Unidade_Controle_ULA" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "ProjetoMIPS_Final.vhd" "ULA" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout_31 ULA.vhd(48) " "Verilog HDL or VHDL warning at ULA.vhd(48): object \"carryout_31\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686573058930 "|ProjetoMIPS_Final|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULA:ULA\|ULA1bit:BIT0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULA:ULA\|ULA1bit:BIT0\"" {  } { { "ULA.vhd" "BIT0" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto1bit ULA:ULA\|ULA1bit:BIT0\|SomadorCompleto1bit:SOMADOR_1BIT " "Elaborating entity \"SomadorCompleto1bit\" for hierarchy \"ULA:ULA\|ULA1bit:BIT0\|SomadorCompleto1bit:SOMADOR_1BIT\"" {  } { { "ULA1bit.vhd" "SOMADOR_1BIT" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA1bit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x_1bit ULA:ULA\|ULA1bit:BIT0\|muxGenerico4x_1bit:MUX_SELECAO " "Elaborating entity \"muxGenerico4x_1bit\" for hierarchy \"ULA:ULA\|ULA1bit:BIT0\|muxGenerico4x_1bit:MUX_SELECAO\"" {  } { { "ULA1bit.vhd" "MUX_SELECAO" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA1bit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA31bit ULA:ULA\|ULA31bit:BIT31 " "Elaborating entity \"ULA31bit\" for hierarchy \"ULA:ULA\|ULA31bit:BIT31\"" {  } { { "ULA.vhd" "BIT31" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ULA.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR_SigExt " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR_SigExt\"" {  } { { "ProjetoMIPS_Final.vhd" "SOMADOR_SigExt" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "ProjetoMIPS_Final.vhd" "RAM" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "ProjetoMIPS_Final.vhd" "MUX_ULA_MEM" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:SHIFT " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:SHIFT\"" {  } { { "ProjetoMIPS_Final.vhd" "SHIFT" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:Registrador_PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:Registrador_PC\"" {  } { { "ProjetoMIPS_Final.vhd" "Registrador_PC" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Incrementa_PC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Incrementa_PC\"" {  } { { "ProjetoMIPS_Final.vhd" "Incrementa_PC" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573058999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:Unidade_Controle " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:Unidade_Controle\"" {  } { { "ProjetoMIPS_Final.vhd" "Unidade_Controle" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573059001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:HEX_5 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:HEX_5\"" {  } { { "ProjetoMIPS_Final.vhd" "HEX_5" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573059005 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686573059338 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:Banco_de_Registradores\|registrador " "RAM logic \"bancoRegistradores:Banco_de_Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/bancoRegistradores.vhd" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686573059338 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM_MIPS\|memROM " "RAM logic \"ROMMIPS:ROM_MIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1686573059338 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686573059338 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1686573059339 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1686573059339 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1686573059339 ""}  } { { "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1686573059339 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1686573059343 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1686573059343 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686573062900 "|ProjetoMIPS_Final|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686573062900 "|ProjetoMIPS_Final|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686573062900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686573063091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686573066570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686573066570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ProjetoMIPS_Final.vhd" "" { Text "/home/leticiacb/Documents/Descomp/DESCOMP/Projeto_MIPS_Final/ProjetoMIPS_Final_restored/ProjetoMIPS_Final.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573066830 "|ProjetoMIPS_Final|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686573066830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5057 " "Implemented 5057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686573066842 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686573066842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4990 " "Implemented 4990 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686573066842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686573066842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686573066858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 09:31:06 2023 " "Processing ended: Mon Jun 12 09:31:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686573066858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686573066858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686573066858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686573066858 ""}
