0.6
2018.2
Jun 14 2018
20:41:02
D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_Sim.vhd,1685848463,vhdl,,,,registerbank_sim,,,,,,,,
D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd,1685847041,vhdl,,,,decoder_3_to_8,,,,,,,,
D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Reg.vhd,1685778759,vhdl,,,,reg,,,,,,,,
D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clk.vhd,1685644564,vhdl,,,,slow_clk,,,,,,,,
D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd,1685848325,vhdl,,,,registerbank,,,,,,,,
