GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f09acf00000,16384
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5875
gpu_sim_insn = 61440
gpu_ipc =      10.4579
gpu_tot_sim_cycle = 5875
gpu_tot_sim_insn = 61440
gpu_tot_ipc =      10.4579
gpu_tot_issued_cta = 16
gpu_occupancy = 16.1439% 
gpu_tot_occupancy = 16.1439% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1743
partiton_level_parallism_total  =       0.1743
partiton_level_parallism_util =       6.8725
partiton_level_parallism_util_total  =       6.8725
L2_BW  =       4.0995 GB/Sec
L2_BW_total  =       4.0995 GB/Sec
gpu_total_sim_rate=30720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1024
	L1D_total_cache_misses = 1024
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 61440
gpgpu_n_tot_w_icount = 1920
gpgpu_n_stall_shd_mem = 256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 256
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:16088	W0_Scoreboard:37532	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
single_issue_nums: WS0:480	WS1:480	WS2:480	WS3:480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 5 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512 	49 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	680 	344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1012 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        771       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        769       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        771       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        770       771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        753       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        750       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        749       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        746       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        775       778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        771       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        777       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        773       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        778       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        775       779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        781       779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        778       776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=194 dram_eff=0.6598
bk0: 16a 27846i bk1: 16a 27848i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.021736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=194 dram_eff=0.6598
bk0: 16a 27846i bk1: 16a 27848i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0215215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=196 dram_eff=0.6531
bk0: 16a 27852i bk1: 16a 27843i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0220578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=196 dram_eff=0.6531
bk0: 16a 27852i bk1: 16a 27844i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0218075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=176 dram_eff=0.7273
bk0: 16a 27834i bk1: 16a 27849i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=176 dram_eff=0.7273
bk0: 16a 27834i bk1: 16a 27849i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0231303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=179 dram_eff=0.7151
bk0: 16a 27860i bk1: 16a 27831i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27811 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0243815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=178 dram_eff=0.7191
bk0: 16a 27850i bk1: 16a 27832i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0243815
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=196 dram_eff=0.6531
bk0: 16a 27852i bk1: 16a 27844i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.02145
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=196 dram_eff=0.6531
bk0: 16a 27851i bk1: 16a 27842i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0217003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=194 dram_eff=0.6598
bk0: 16a 27844i bk1: 16a 27847i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0215573
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=194 dram_eff=0.6598
bk0: 16a 27845i bk1: 16a 27848i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0214143
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=178 dram_eff=0.7191
bk0: 16a 27847i bk1: 16a 27832i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0464393
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=178 dram_eff=0.7191
bk0: 16a 27847i bk1: 16a 27832i bk2: 0a 27972i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27812 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0462248
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=176 dram_eff=0.7273
bk0: 16a 27834i bk1: 16a 27843i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0489418
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27972 n_nop=27938 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004576
n_activity=176 dram_eff=0.7273
bk0: 16a 27834i bk1: 16a 27843i bk2: 0a 27970i bk3: 0a 27972i bk4: 0a 27972i bk5: 0a 27972i bk6: 0a 27972i bk7: 0a 27972i bk8: 0a 27972i bk9: 0a 27972i bk10: 0a 27972i bk11: 0a 27972i bk12: 0a 27972i bk13: 0a 27972i bk14: 0a 27972i bk15: 0a 27973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.004576 
total_CMD = 27972 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27814 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27972 
n_nop = 27938 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0487273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1024
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=1024
icnt_total_pkts_simt_to_mem=1024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1024
Req_Network_cycles = 5875
Req_Network_injected_packets_per_cycle =       0.1743 
Req_Network_conflicts_per_cycle =       0.1443
Req_Network_conflicts_per_cycle_util =       5.6913
Req_Bank_Level_Parallism =       6.8725
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0436
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0054

Reply_Network_injected_packets_num = 1024
Reply_Network_cycles = 5875
Reply_Network_injected_packets_per_cycle =        0.1743
Reply_Network_conflicts_per_cycle =        0.0163
Reply_Network_conflicts_per_cycle_util =       0.6443
Reply_Bank_Level_Parallism =       6.8725
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 30720 (inst/sec)
gpgpu_simulation_rate = 2937 (cycle/sec)
gpgpu_silicon_slowdown = 250255x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5588
gpu_sim_insn = 61440
gpu_ipc =      10.9950
gpu_tot_sim_cycle = 11463
gpu_tot_sim_insn = 122880
gpu_tot_ipc =      10.7197
gpu_tot_issued_cta = 32
gpu_occupancy = 16.1358% 
gpu_tot_occupancy = 16.1407% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1832
partiton_level_parallism_total  =       0.1787
partiton_level_parallism_util =       8.5333
partiton_level_parallism_util_total  =       7.6134
L2_BW  =       4.3100 GB/Sec
L2_BW_total  =       4.2021 GB/Sec
gpu_total_sim_rate=30720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2048
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 62
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 122880
gpgpu_n_tot_w_icount = 3840
gpgpu_n_stall_shd_mem = 512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 512
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:241	W0_Idle:32099	W0_Scoreboard:56048	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
single_issue_nums: WS0:960	WS1:960	WS2:960	WS3:960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 11 
averagemflatency = 338 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1423 	162 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1588 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1842 	184 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1255      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1253      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1261      1254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1260      1252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1229      1228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1223      1222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1231      1234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1225      1230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1265      1263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1261      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1267      1260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1263      1255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1272      1268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1266      1263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1272      1262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1267      1257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=194 dram_eff=0.6598
bk0: 16a 54455i bk1: 16a 54457i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=194 dram_eff=0.6598
bk0: 16a 54455i bk1: 16a 54457i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=196 dram_eff=0.6531
bk0: 16a 54461i bk1: 16a 54452i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0113043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=196 dram_eff=0.6531
bk0: 16a 54461i bk1: 16a 54453i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=176 dram_eff=0.7273
bk0: 16a 54443i bk1: 16a 54458i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0119639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=176 dram_eff=0.7273
bk0: 16a 54443i bk1: 16a 54458i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118539
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=179 dram_eff=0.7151
bk0: 16a 54469i bk1: 16a 54440i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0124952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=178 dram_eff=0.7191
bk0: 16a 54459i bk1: 16a 54441i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0124952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=196 dram_eff=0.6531
bk0: 16a 54461i bk1: 16a 54453i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0109928
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=196 dram_eff=0.6531
bk0: 16a 54460i bk1: 16a 54451i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111211
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=194 dram_eff=0.6598
bk0: 16a 54453i bk1: 16a 54456i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110478
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=194 dram_eff=0.6598
bk0: 16a 54454i bk1: 16a 54457i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0109745
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=178 dram_eff=0.7191
bk0: 16a 54456i bk1: 16a 54441i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0237995
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=178 dram_eff=0.7191
bk0: 16a 54456i bk1: 16a 54441i bk2: 0a 54581i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0236896
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=176 dram_eff=0.7273
bk0: 16a 54443i bk1: 16a 54452i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.025082
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54581 n_nop=54547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=176 dram_eff=0.7273
bk0: 16a 54443i bk1: 16a 54452i bk2: 0a 54579i bk3: 0a 54581i bk4: 0a 54581i bk5: 0a 54581i bk6: 0a 54581i bk7: 0a 54581i bk8: 0a 54581i bk9: 0a 54581i bk10: 0a 54581i bk11: 0a 54581i bk12: 0a 54581i bk13: 0a 54581i bk14: 0a 54581i bk15: 0a 54582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002345 
total_CMD = 54581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54581 
n_nop = 54547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0249721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2048
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2048
icnt_total_pkts_simt_to_mem=2048
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2048
Req_Network_cycles = 11463
Req_Network_injected_packets_per_cycle =       0.1787 
Req_Network_conflicts_per_cycle =       0.1015
Req_Network_conflicts_per_cycle_util =       4.3271
Req_Bank_Level_Parallism =       7.6134
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0291
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 2048
Reply_Network_cycles = 11463
Reply_Network_injected_packets_per_cycle =        0.1787
Reply_Network_conflicts_per_cycle =        0.0428
Reply_Network_conflicts_per_cycle_util =       1.7985
Reply_Bank_Level_Parallism =       7.5018
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 30720 (inst/sec)
gpgpu_simulation_rate = 2865 (cycle/sec)
gpgpu_silicon_slowdown = 256544x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5675
gpu_sim_insn = 106496
gpu_ipc =      18.7658
gpu_tot_sim_cycle = 17138
gpu_tot_sim_insn = 229376
gpu_tot_ipc =      13.3841
gpu_tot_issued_cta = 48
gpu_occupancy = 16.2342% 
gpu_tot_occupancy = 16.1700% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1804
partiton_level_parallism_total  =       0.1793
partiton_level_parallism_util =      10.2400
partiton_level_parallism_util_total  =       8.3252
L2_BW  =       4.2440 GB/Sec
L2_BW_total  =       4.2160 GB/Sec
gpu_total_sim_rate=45875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 3072
	L1D_total_cache_misses = 3072
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 103
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 237568
gpgpu_n_tot_w_icount = 7424
gpgpu_n_stall_shd_mem = 768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 768
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:868	W0_Idle:49933	W0_Scoreboard:76463	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
single_issue_nums: WS0:1856	WS1:1856	WS2:1856	WS3:1856	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 299 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2294 	315 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2507 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2563 	398 	99 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1756      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1753      1750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1761      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1759      1749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1722      1724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1715      1717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1723      1723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1716      1717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1758      1755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1753      1750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1764      1753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1759      1747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1761      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1752      1751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1765      1745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1758      1740    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=194 dram_eff=0.6598
bk0: 16a 81479i bk1: 16a 81481i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00745052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=194 dram_eff=0.6598
bk0: 16a 81479i bk1: 16a 81481i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.007377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=196 dram_eff=0.6531
bk0: 16a 81485i bk1: 16a 81476i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00756081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=196 dram_eff=0.6531
bk0: 16a 81485i bk1: 16a 81477i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00747503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=176 dram_eff=0.7273
bk0: 16a 81467i bk1: 16a 81482i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=176 dram_eff=0.7273
bk0: 16a 81467i bk1: 16a 81482i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00792844
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=179 dram_eff=0.7151
bk0: 16a 81493i bk1: 16a 81464i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 81444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00835733
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=178 dram_eff=0.7191
bk0: 16a 81483i bk1: 16a 81465i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00835733
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=196 dram_eff=0.6531
bk0: 16a 81485i bk1: 16a 81477i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00735249
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=196 dram_eff=0.6531
bk0: 16a 81484i bk1: 16a 81475i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00743827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=194 dram_eff=0.6598
bk0: 16a 81477i bk1: 16a 81480i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00738925
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=194 dram_eff=0.6598
bk0: 16a 81478i bk1: 16a 81481i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00734024
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=178 dram_eff=0.7191
bk0: 16a 81480i bk1: 16a 81465i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0159181
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=178 dram_eff=0.7191
bk0: 16a 81480i bk1: 16a 81465i bk2: 0a 81605i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 81445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0158446
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=176 dram_eff=0.7273
bk0: 16a 81467i bk1: 16a 81476i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0167759
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81605 n_nop=81571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=176 dram_eff=0.7273
bk0: 16a 81467i bk1: 16a 81476i bk2: 0a 81603i bk3: 0a 81605i bk4: 0a 81605i bk5: 0a 81605i bk6: 0a 81605i bk7: 0a 81605i bk8: 0a 81605i bk9: 0a 81605i bk10: 0a 81605i bk11: 0a 81605i bk12: 0a 81605i bk13: 0a 81605i bk14: 0a 81605i bk15: 0a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001569 
total_CMD = 81605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 81447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81605 
n_nop = 81571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0167024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3072
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3072
icnt_total_pkts_simt_to_mem=3072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3072
Req_Network_cycles = 17138
Req_Network_injected_packets_per_cycle =       0.1793 
Req_Network_conflicts_per_cycle =       0.0869
Req_Network_conflicts_per_cycle_util =       4.0352
Req_Bank_Level_Parallism =       8.3252
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0245
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 3072
Reply_Network_cycles = 17138
Reply_Network_injected_packets_per_cycle =        0.1793
Reply_Network_conflicts_per_cycle =        0.0623
Reply_Network_conflicts_per_cycle_util =       2.7455
Reply_Bank_Level_Parallism =       7.8972
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0048
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 45875 (inst/sec)
gpgpu_simulation_rate = 3427 (cycle/sec)
gpgpu_silicon_slowdown = 214473x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5665
gpu_sim_insn = 106496
gpu_ipc =      18.7989
gpu_tot_sim_cycle = 22803
gpu_tot_sim_insn = 335872
gpu_tot_ipc =      14.7293
gpu_tot_issued_cta = 64
gpu_occupancy = 16.2463% 
gpu_tot_occupancy = 16.1882% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1808
partiton_level_parallism_total  =       0.1796
partiton_level_parallism_util =       9.9417
partiton_level_parallism_util_total  =       8.6780
L2_BW  =       4.2515 GB/Sec
L2_BW_total  =       4.2248 GB/Sec
gpu_total_sim_rate=41984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 133
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 352256
gpgpu_n_tot_w_icount = 11008
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1544	W0_Idle:67586	W0_Scoreboard:96758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10496
single_issue_nums: WS0:2752	WS1:2752	WS2:2752	WS3:2752	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 284 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3203 	430 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3453 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3350 	594 	133 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2246      2238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2243      2235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2245      2244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2242      2240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2210      2210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2202      2203    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2207      2204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2199      2196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2253      2253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2247      2248    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2258      2246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2252      2239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2252      2252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2242      2245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2262      2236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2252      2228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=194 dram_eff=0.6598
bk0: 16a 108455i bk1: 16a 108457i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00559951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=194 dram_eff=0.6598
bk0: 16a 108455i bk1: 16a 108457i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00554425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=196 dram_eff=0.6531
bk0: 16a 108461i bk1: 16a 108452i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00568239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=196 dram_eff=0.6531
bk0: 16a 108461i bk1: 16a 108453i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00561793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=176 dram_eff=0.7273
bk0: 16a 108443i bk1: 16a 108458i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00601394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=176 dram_eff=0.7273
bk0: 16a 108443i bk1: 16a 108458i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00595869
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=179 dram_eff=0.7151
bk0: 16a 108469i bk1: 16a 108440i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 108420 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00628103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=178 dram_eff=0.7191
bk0: 16a 108459i bk1: 16a 108441i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00628103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=196 dram_eff=0.6531
bk0: 16a 108461i bk1: 16a 108453i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00552583
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=196 dram_eff=0.6531
bk0: 16a 108460i bk1: 16a 108451i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0055903
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=194 dram_eff=0.6598
bk0: 16a 108453i bk1: 16a 108456i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00555346
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=194 dram_eff=0.6598
bk0: 16a 108454i bk1: 16a 108457i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00551662
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=178 dram_eff=0.7191
bk0: 16a 108456i bk1: 16a 108441i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0119634
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=178 dram_eff=0.7191
bk0: 16a 108456i bk1: 16a 108441i bk2: 0a 108581i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0119082
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=176 dram_eff=0.7273
bk0: 16a 108443i bk1: 16a 108452i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0126081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108581 n_nop=108547 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=176 dram_eff=0.7273
bk0: 16a 108443i bk1: 16a 108452i bk2: 0a 108579i bk3: 0a 108581i bk4: 0a 108581i bk5: 0a 108581i bk6: 0a 108581i bk7: 0a 108581i bk8: 0a 108581i bk9: 0a 108581i bk10: 0a 108581i bk11: 0a 108581i bk12: 0a 108581i bk13: 0a 108581i bk14: 0a 108581i bk15: 0a 108582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001179 
total_CMD = 108581 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108423 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108581 
n_nop = 108547 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0125528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 22803
Req_Network_injected_packets_per_cycle =       0.1796 
Req_Network_conflicts_per_cycle =       0.0780
Req_Network_conflicts_per_cycle_util =       3.7691
Req_Bank_Level_Parallism =       8.6780
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0216
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 22803
Reply_Network_injected_packets_per_cycle =        0.1796
Reply_Network_conflicts_per_cycle =        0.0675
Reply_Network_conflicts_per_cycle_util =       3.0924
Reply_Bank_Level_Parallism =       8.2249
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 41984 (inst/sec)
gpgpu_simulation_rate = 2850 (cycle/sec)
gpgpu_silicon_slowdown = 257894x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5666
gpu_sim_insn = 65536
gpu_ipc =      11.5665
gpu_tot_sim_cycle = 28469
gpu_tot_sim_insn = 401408
gpu_tot_ipc =      14.0998
gpu_tot_issued_cta = 80
gpu_occupancy = 15.2523% 
gpu_tot_occupancy = 16.0074% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4518
partiton_level_parallism_total  =       0.2338
partiton_level_parallism_util =      13.4031
partiton_level_parallism_util_total  =      10.0392
L2_BW  =      10.6268 GB/Sec
L2_BW_total  =       5.4989 GB/Sec
gpu_total_sim_rate=44600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 6656
	L1D_total_cache_misses = 5120
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 153
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 121
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 417792
gpgpu_n_tot_w_icount = 13056
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1720	W0_Idle:89168	W0_Scoreboard:115180	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12544
single_issue_nums: WS0:3264	WS1:3264	WS2:3264	WS3:3264	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102400 {40:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 275 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 4 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5669 	524 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5920 	736 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4862 	1642 	133 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3441      3430    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3436      3427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3436      3434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3432      3427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3402      3396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3392      3386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3391      3397    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3382      3387    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3445      3446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3438      3439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3446      3437    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3438      3427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3448      3450    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3436      3441    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3454      3426    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3443      3418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=194 dram_eff=0.6598
bk0: 16a 135436i bk1: 16a 135438i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00448503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=194 dram_eff=0.6598
bk0: 16a 135436i bk1: 16a 135438i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00444077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=196 dram_eff=0.6531
bk0: 16a 135442i bk1: 16a 135433i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00455142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=196 dram_eff=0.6531
bk0: 16a 135442i bk1: 16a 135434i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00449979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=176 dram_eff=0.7273
bk0: 16a 135424i bk1: 16a 135439i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00481698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=176 dram_eff=0.7273
bk0: 16a 135424i bk1: 16a 135439i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00477272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=179 dram_eff=0.7151
bk0: 16a 135450i bk1: 16a 135421i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 135401 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00503091
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=178 dram_eff=0.7191
bk0: 16a 135440i bk1: 16a 135422i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00503091
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=196 dram_eff=0.6531
bk0: 16a 135442i bk1: 16a 135434i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00442602
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=196 dram_eff=0.6531
bk0: 16a 135441i bk1: 16a 135432i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00447766
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=194 dram_eff=0.6598
bk0: 16a 135434i bk1: 16a 135437i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00444815
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=194 dram_eff=0.6598
bk0: 16a 135435i bk1: 16a 135438i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00441864
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=178 dram_eff=0.7191
bk0: 16a 135437i bk1: 16a 135422i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00958233
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=178 dram_eff=0.7191
bk0: 16a 135437i bk1: 16a 135422i bk2: 0a 135562i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 135402 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00953807
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=176 dram_eff=0.7273
bk0: 16a 135424i bk1: 16a 135433i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0100987
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135562 n_nop=135528 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=176 dram_eff=0.7273
bk0: 16a 135424i bk1: 16a 135433i bk2: 0a 135560i bk3: 0a 135562i bk4: 0a 135562i bk5: 0a 135562i bk6: 0a 135562i bk7: 0a 135562i bk8: 0a 135562i bk9: 0a 135562i bk10: 0a 135562i bk11: 0a 135562i bk12: 0a 135562i bk13: 0a 135562i bk14: 0a 135562i bk15: 0a 135563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000944 
total_CMD = 135562 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 135404 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135562 
n_nop = 135528 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0100544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6656
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6656
icnt_total_pkts_simt_to_mem=6656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6656
Req_Network_cycles = 28469
Req_Network_injected_packets_per_cycle =       0.2338 
Req_Network_conflicts_per_cycle =       0.0900
Req_Network_conflicts_per_cycle_util =       3.8643
Req_Bank_Level_Parallism =      10.0392
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0215
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 6656
Reply_Network_cycles = 28469
Reply_Network_injected_packets_per_cycle =        0.2338
Reply_Network_conflicts_per_cycle =        0.0917
Reply_Network_conflicts_per_cycle_util =       3.7583
Reply_Bank_Level_Parallism =       9.5770
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0080
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0049
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 44600 (inst/sec)
gpgpu_simulation_rate = 3163 (cycle/sec)
gpgpu_silicon_slowdown = 232374x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5663
gpu_sim_insn = 65536
gpu_ipc =      11.5727
gpu_tot_sim_cycle = 34132
gpu_tot_sim_insn = 466944
gpu_tot_ipc =      13.6805
gpu_tot_issued_cta = 96
gpu_occupancy = 15.2426% 
gpu_tot_occupancy = 15.8840% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4521
partiton_level_parallism_total  =       0.2700
partiton_level_parallism_util =      13.9891
partiton_level_parallism_util_total  =      10.8936
L2_BW  =      10.6324 GB/Sec
L2_BW_total  =       6.3506 GB/Sec
gpu_total_sim_rate=42449

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[46]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[47]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_total_cache_accesses = 9216
	L1D_total_cache_misses = 6144
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 181
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 149
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 483328
gpgpu_n_tot_w_icount = 15104
gpgpu_n_stall_shd_mem = 5120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1992	W0_Idle:110917	W0_Scoreboard:133191	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14592
single_issue_nums: WS0:3776	WS1:3776	WS2:3776	WS3:3776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 262 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8173 	580 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8426 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6681 	2381 	135 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4630      4627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4623      4622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4627      4625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4621      4617    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4595      4591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4583      4579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4578      4588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4567      4576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4635      4641    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4625      4633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4637      4632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4627      4621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4635      4645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4621      4634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4645      4622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4632      4613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=194 dram_eff=0.6598
bk0: 16a 162403i bk1: 16a 162405i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00374087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=194 dram_eff=0.6598
bk0: 16a 162403i bk1: 16a 162405i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00370395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=196 dram_eff=0.6531
bk0: 16a 162409i bk1: 16a 162400i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00379625
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=196 dram_eff=0.6531
bk0: 16a 162409i bk1: 16a 162401i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00375318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=176 dram_eff=0.7273
bk0: 16a 162391i bk1: 16a 162406i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00401774
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=176 dram_eff=0.7273
bk0: 16a 162391i bk1: 16a 162406i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00398083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=179 dram_eff=0.7151
bk0: 16a 162417i bk1: 16a 162388i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 162368 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00419617
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=178 dram_eff=0.7191
bk0: 16a 162407i bk1: 16a 162389i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00419617
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=196 dram_eff=0.6531
bk0: 16a 162409i bk1: 16a 162401i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00369165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=196 dram_eff=0.6531
bk0: 16a 162408i bk1: 16a 162399i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00373472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=194 dram_eff=0.6598
bk0: 16a 162401i bk1: 16a 162404i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00371011
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=194 dram_eff=0.6598
bk0: 16a 162402i bk1: 16a 162405i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0036855
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=178 dram_eff=0.7191
bk0: 16a 162404i bk1: 16a 162389i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00799242
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=178 dram_eff=0.7191
bk0: 16a 162404i bk1: 16a 162389i bk2: 0a 162529i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162369 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0079555
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=176 dram_eff=0.7273
bk0: 16a 162391i bk1: 16a 162400i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00842311
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162529 n_nop=162495 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007876
n_activity=176 dram_eff=0.7273
bk0: 16a 162391i bk1: 16a 162400i bk2: 0a 162527i bk3: 0a 162529i bk4: 0a 162529i bk5: 0a 162529i bk6: 0a 162529i bk7: 0a 162529i bk8: 0a 162529i bk9: 0a 162529i bk10: 0a 162529i bk11: 0a 162529i bk12: 0a 162529i bk13: 0a 162529i bk14: 0a 162529i bk15: 0a 162530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000788 
total_CMD = 162529 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162529 
n_nop = 162495 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0083862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9216
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9216
icnt_total_pkts_simt_to_mem=9216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9216
Req_Network_cycles = 34132
Req_Network_injected_packets_per_cycle =       0.2700 
Req_Network_conflicts_per_cycle =       0.0849
Req_Network_conflicts_per_cycle_util =       3.4255
Req_Bank_Level_Parallism =      10.8936
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0222
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 9216
Reply_Network_cycles = 34132
Reply_Network_injected_packets_per_cycle =        0.2700
Reply_Network_conflicts_per_cycle =        0.1042
Reply_Network_conflicts_per_cycle_util =       4.0329
Reply_Bank_Level_Parallism =      10.4490
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0088
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 42449 (inst/sec)
gpgpu_simulation_rate = 3102 (cycle/sec)
gpgpu_silicon_slowdown = 236943x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5686
gpu_sim_insn = 94208
gpu_ipc =      16.5684
gpu_tot_sim_cycle = 39818
gpu_tot_sim_insn = 561152
gpu_tot_ipc =      14.0929
gpu_tot_issued_cta = 112
gpu_occupancy = 16.2487% 
gpu_tot_occupancy = 15.9355% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1801
partiton_level_parallism_total  =       0.2572
partiton_level_parallism_util =       8.7521
partiton_level_parallism_util_total  =      10.6334
L2_BW  =       4.2358 GB/Sec
L2_BW_total  =       6.0486 GB/Sec
gpu_total_sim_rate=43165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[46]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[47]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_total_cache_accesses = 10240
	L1D_total_cache_misses = 7168
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 202
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 170
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 577536
gpgpu_n_tot_w_icount = 18048
gpgpu_n_stall_shd_mem = 6272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2332	W0_Idle:127776	W0_Scoreboard:155920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17536
single_issue_nums: WS0:4512	WS1:4512	WS2:4512	WS3:4512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 266240 {40:6656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143360 {40:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 256 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9053 	724 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9300 	940 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7524 	2559 	138 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5123      5112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5116      5105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5114      5108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5108      5099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5078      5078    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5065      5064    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5061      5071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5048      5058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5123      5137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       5112      5128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       5126      5126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5116      5114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       5127      5137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       5114      5126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       5136      5119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5123      5110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=194 dram_eff=0.6598
bk0: 16a 189479i bk1: 16a 189481i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00320667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=194 dram_eff=0.6598
bk0: 16a 189479i bk1: 16a 189481i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00317502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=196 dram_eff=0.6531
bk0: 16a 189485i bk1: 16a 189476i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00325413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=196 dram_eff=0.6531
bk0: 16a 189485i bk1: 16a 189477i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00321721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=176 dram_eff=0.7273
bk0: 16a 189467i bk1: 16a 189482i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.003444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=176 dram_eff=0.7273
bk0: 16a 189467i bk1: 16a 189482i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00341236
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=179 dram_eff=0.7151
bk0: 16a 189493i bk1: 16a 189464i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 189444 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00359695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=178 dram_eff=0.7191
bk0: 16a 189483i bk1: 16a 189465i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00359695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=196 dram_eff=0.6531
bk0: 16a 189485i bk1: 16a 189477i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00316447
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=196 dram_eff=0.6531
bk0: 16a 189484i bk1: 16a 189475i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00320139
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=194 dram_eff=0.6598
bk0: 16a 189477i bk1: 16a 189480i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0031803
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=194 dram_eff=0.6598
bk0: 16a 189478i bk1: 16a 189481i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0031592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=178 dram_eff=0.7191
bk0: 16a 189480i bk1: 16a 189465i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00685108
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=178 dram_eff=0.7191
bk0: 16a 189480i bk1: 16a 189465i bk2: 0a 189605i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 189445 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00681944
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=176 dram_eff=0.7273
bk0: 16a 189467i bk1: 16a 189476i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00722027
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189605 n_nop=189571 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006751
n_activity=176 dram_eff=0.7273
bk0: 16a 189467i bk1: 16a 189476i bk2: 0a 189603i bk3: 0a 189605i bk4: 0a 189605i bk5: 0a 189605i bk6: 0a 189605i bk7: 0a 189605i bk8: 0a 189605i bk9: 0a 189605i bk10: 0a 189605i bk11: 0a 189605i bk12: 0a 189605i bk13: 0a 189605i bk14: 0a 189605i bk15: 0a 189606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000675 
total_CMD = 189605 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 189447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189605 
n_nop = 189571 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00718863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10240
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10240
icnt_total_pkts_simt_to_mem=10240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10240
Req_Network_cycles = 39818
Req_Network_injected_packets_per_cycle =       0.2572 
Req_Network_conflicts_per_cycle =       0.0814
Req_Network_conflicts_per_cycle_util =       3.3676
Req_Bank_Level_Parallism =      10.6334
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0217
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 10240
Reply_Network_cycles = 39818
Reply_Network_injected_packets_per_cycle =        0.2572
Reply_Network_conflicts_per_cycle =        0.0993
Reply_Network_conflicts_per_cycle_util =       3.9363
Reply_Bank_Level_Parallism =      10.1992
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0081
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 43165 (inst/sec)
gpgpu_simulation_rate = 3062 (cycle/sec)
gpgpu_silicon_slowdown = 240039x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5680
gpu_sim_insn = 94208
gpu_ipc =      16.5859
gpu_tot_sim_cycle = 45498
gpu_tot_sim_insn = 655360
gpu_tot_ipc =      14.4042
gpu_tot_issued_cta = 128
gpu_occupancy = 16.2116% 
gpu_tot_occupancy = 15.9696% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1803
partiton_level_parallism_total  =       0.2476
partiton_level_parallism_util =       9.8462
partiton_level_parallism_util_total  =      10.5567
L2_BW  =       4.2402 GB/Sec
L2_BW_total  =       5.8229 GB/Sec
gpu_total_sim_rate=43690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[46]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[47]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_total_cache_accesses = 11264
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 210
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 178
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 671744
gpgpu_n_tot_w_icount = 20992
gpgpu_n_stall_shd_mem = 7424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2560	W0_Idle:144801	W0_Scoreboard:178567	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:5248	WS1:5248	WS2:5248	WS3:5248	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 286720 {40:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 254 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10039 	762 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10287 	977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8304 	2769 	172 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5607      5601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5599      5593    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5597      5594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5591      5584    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5561      5559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5546      5545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5544      5563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5531      5549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5605      5624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       5595      5616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       5610      5612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5600      5598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       5614      5619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       5601      5609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       5620      5603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5605      5592    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=194 dram_eff=0.6598
bk0: 16a 216527i bk1: 16a 216529i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00280633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=194 dram_eff=0.6598
bk0: 16a 216527i bk1: 16a 216529i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00277864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=196 dram_eff=0.6531
bk0: 16a 216533i bk1: 16a 216524i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00284787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=196 dram_eff=0.6531
bk0: 16a 216533i bk1: 16a 216525i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00281556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=176 dram_eff=0.7273
bk0: 16a 216515i bk1: 16a 216530i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00301404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=176 dram_eff=0.7273
bk0: 16a 216515i bk1: 16a 216530i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00298634
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=179 dram_eff=0.7151
bk0: 16a 216541i bk1: 16a 216512i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 216492 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00314789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=178 dram_eff=0.7191
bk0: 16a 216531i bk1: 16a 216513i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00314789
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=196 dram_eff=0.6531
bk0: 16a 216533i bk1: 16a 216525i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00276941
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=196 dram_eff=0.6531
bk0: 16a 216532i bk1: 16a 216523i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00280172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=194 dram_eff=0.6598
bk0: 16a 216525i bk1: 16a 216528i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00278325
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=194 dram_eff=0.6598
bk0: 16a 216526i bk1: 16a 216529i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00276479
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=178 dram_eff=0.7191
bk0: 16a 216528i bk1: 16a 216513i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00599576
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=178 dram_eff=0.7191
bk0: 16a 216528i bk1: 16a 216513i bk2: 0a 216653i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216493 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00596807
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=176 dram_eff=0.7273
bk0: 16a 216515i bk1: 16a 216524i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00631886
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216653 n_nop=216619 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005908
n_activity=176 dram_eff=0.7273
bk0: 16a 216515i bk1: 16a 216524i bk2: 0a 216651i bk3: 0a 216653i bk4: 0a 216653i bk5: 0a 216653i bk6: 0a 216653i bk7: 0a 216653i bk8: 0a 216653i bk9: 0a 216653i bk10: 0a 216653i bk11: 0a 216653i bk12: 0a 216653i bk13: 0a 216653i bk14: 0a 216653i bk15: 0a 216654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000591 
total_CMD = 216653 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216495 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216653 
n_nop = 216619 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00629117

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11264
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11264
icnt_total_pkts_simt_to_mem=11264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11264
Req_Network_cycles = 45498
Req_Network_injected_packets_per_cycle =       0.2476 
Req_Network_conflicts_per_cycle =       0.0784
Req_Network_conflicts_per_cycle_util =       3.3421
Req_Bank_Level_Parallism =      10.5567
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0205
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 11264
Reply_Network_cycles = 45498
Reply_Network_injected_packets_per_cycle =        0.2476
Reply_Network_conflicts_per_cycle =        0.0985
Reply_Network_conflicts_per_cycle_util =       4.0224
Reply_Bank_Level_Parallism =      10.1113
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0078
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 43690 (inst/sec)
gpgpu_simulation_rate = 3033 (cycle/sec)
gpgpu_silicon_slowdown = 242334x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5654
gpu_sim_insn = 94208
gpu_ipc =      16.6622
gpu_tot_sim_cycle = 51152
gpu_tot_sim_insn = 749568
gpu_tot_ipc =      14.6537
gpu_tot_issued_cta = 144
gpu_occupancy = 16.2414% 
gpu_tot_occupancy = 15.9984% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1811
partiton_level_parallism_total  =       0.2402
partiton_level_parallism_util =       9.9417
partiton_level_parallism_util_total  =      10.5026
L2_BW  =       4.2597 GB/Sec
L2_BW_total  =       5.6501 GB/Sec
gpu_total_sim_rate=44092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[46]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 9216
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 228
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 765952
gpgpu_n_tot_w_icount = 23936
gpgpu_n_stall_shd_mem = 7936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4608
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2648	W0_Idle:162080	W0_Scoreboard:199216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23424
single_issue_nums: WS0:5984	WS1:5984	WS2:5984	WS3:5984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36864 {8:4608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 307200 {40:7680,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {40:4608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 253 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11014 	811 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11263 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9124 	2934 	211 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6097      6087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6088      6077    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6086      6080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6076      6068    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6049      6047    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6034      6033    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6030      6055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6015      6039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6093      6113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6083      6103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6096      6098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6086      6085    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6104      6105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6089      6095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       6107      6096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       6090      6084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=194 dram_eff=0.6598
bk0: 16a 243451i bk1: 16a 243453i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00249613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=194 dram_eff=0.6598
bk0: 16a 243451i bk1: 16a 243453i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=196 dram_eff=0.6531
bk0: 16a 243457i bk1: 16a 243448i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00253308
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=196 dram_eff=0.6531
bk0: 16a 243457i bk1: 16a 243449i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00250434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=176 dram_eff=0.7273
bk0: 16a 243439i bk1: 16a 243454i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00268088
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=176 dram_eff=0.7273
bk0: 16a 243439i bk1: 16a 243454i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00265624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=179 dram_eff=0.7151
bk0: 16a 243465i bk1: 16a 243436i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 243416 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00279994
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=178 dram_eff=0.7191
bk0: 16a 243455i bk1: 16a 243437i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00279994
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=196 dram_eff=0.6531
bk0: 16a 243457i bk1: 16a 243449i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00246329
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=196 dram_eff=0.6531
bk0: 16a 243456i bk1: 16a 243447i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00249203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=194 dram_eff=0.6598
bk0: 16a 243449i bk1: 16a 243452i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=194 dram_eff=0.6598
bk0: 16a 243450i bk1: 16a 243453i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00245918
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=178 dram_eff=0.7191
bk0: 16a 243452i bk1: 16a 243437i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00533302
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=178 dram_eff=0.7191
bk0: 16a 243452i bk1: 16a 243437i bk2: 0a 243577i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 243417 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00530838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=176 dram_eff=0.7273
bk0: 16a 243439i bk1: 16a 243448i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0056204
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=243577 n_nop=243543 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005255
n_activity=176 dram_eff=0.7273
bk0: 16a 243439i bk1: 16a 243448i bk2: 0a 243575i bk3: 0a 243577i bk4: 0a 243577i bk5: 0a 243577i bk6: 0a 243577i bk7: 0a 243577i bk8: 0a 243577i bk9: 0a 243577i bk10: 0a 243577i bk11: 0a 243577i bk12: 0a 243577i bk13: 0a 243577i bk14: 0a 243577i bk15: 0a 243578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000526 
total_CMD = 243577 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 243419 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243577 
n_nop = 243543 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00559577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 51152
Req_Network_injected_packets_per_cycle =       0.2402 
Req_Network_conflicts_per_cycle =       0.0757
Req_Network_conflicts_per_cycle_util =       3.3077
Req_Bank_Level_Parallism =      10.5026
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0197
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0075

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 51152
Reply_Network_injected_packets_per_cycle =        0.2402
Reply_Network_conflicts_per_cycle =        0.0961
Reply_Network_conflicts_per_cycle_util =       4.0139
Reply_Bank_Level_Parallism =      10.0310
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 44092 (inst/sec)
gpgpu_simulation_rate = 3008 (cycle/sec)
gpgpu_silicon_slowdown = 244348x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5656
gpu_sim_insn = 94208
gpu_ipc =      16.6563
gpu_tot_sim_cycle = 56808
gpu_tot_sim_insn = 843776
gpu_tot_ipc =      14.8531
gpu_tot_issued_cta = 160
gpu_occupancy = 16.2238% 
gpu_tot_occupancy = 16.0199% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1810
partiton_level_parallism_total  =       0.2343
partiton_level_parallism_util =       9.8462
partiton_level_parallism_util_total  =      10.4490
L2_BW  =       4.2582 GB/Sec
L2_BW_total  =       5.5115 GB/Sec
gpu_total_sim_rate=44409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[16]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[46]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 13312
	L1D_total_cache_misses = 10240
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 246
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 182
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 860160
gpgpu_n_tot_w_icount = 26880
gpgpu_n_stall_shd_mem = 8448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2784	W0_Idle:179470	W0_Scoreboard:219722	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26368
single_issue_nums: WS0:6720	WS1:6720	WS2:6720	WS3:6720	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 204800 {40:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 252 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11951 	898 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12242 	1070 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9818 	3180 	295 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6595      6569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6585      6559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6576      6561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6566      6548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6537      6535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6521      6520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6513      6547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6497      6529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6586      6612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6572      6599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6587      6591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6575      6575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6593      6590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6578      6579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       6599      6584    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       6580      6571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=194 dram_eff=0.6598
bk0: 16a 270384i bk1: 16a 270386i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00224761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=194 dram_eff=0.6598
bk0: 16a 270384i bk1: 16a 270386i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=196 dram_eff=0.6531
bk0: 16a 270390i bk1: 16a 270381i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00228088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=196 dram_eff=0.6531
bk0: 16a 270390i bk1: 16a 270382i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.002255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=176 dram_eff=0.7273
bk0: 16a 270372i bk1: 16a 270387i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00241396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=176 dram_eff=0.7273
bk0: 16a 270372i bk1: 16a 270387i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00239178
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=179 dram_eff=0.7151
bk0: 16a 270398i bk1: 16a 270369i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 270349 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00252116
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=178 dram_eff=0.7191
bk0: 16a 270388i bk1: 16a 270370i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00252116
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=196 dram_eff=0.6531
bk0: 16a 270390i bk1: 16a 270382i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00221803
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=196 dram_eff=0.6531
bk0: 16a 270389i bk1: 16a 270380i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00224391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=194 dram_eff=0.6598
bk0: 16a 270382i bk1: 16a 270385i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222912
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=194 dram_eff=0.6598
bk0: 16a 270383i bk1: 16a 270386i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00221434
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=178 dram_eff=0.7191
bk0: 16a 270385i bk1: 16a 270370i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00480204
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=178 dram_eff=0.7191
bk0: 16a 270385i bk1: 16a 270370i bk2: 0a 270510i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270350 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00477986
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=176 dram_eff=0.7273
bk0: 16a 270372i bk1: 16a 270381i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00506081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270510 n_nop=270476 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=176 dram_eff=0.7273
bk0: 16a 270372i bk1: 16a 270381i bk2: 0a 270508i bk3: 0a 270510i bk4: 0a 270510i bk5: 0a 270510i bk6: 0a 270510i bk7: 0a 270510i bk8: 0a 270510i bk9: 0a 270510i bk10: 0a 270510i bk11: 0a 270510i bk12: 0a 270510i bk13: 0a 270510i bk14: 0a 270510i bk15: 0a 270511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000473 
total_CMD = 270510 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270352 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270510 
n_nop = 270476 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00503863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13312
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13312
icnt_total_pkts_simt_to_mem=13312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13312
Req_Network_cycles = 56808
Req_Network_injected_packets_per_cycle =       0.2343 
Req_Network_conflicts_per_cycle =       0.0733
Req_Network_conflicts_per_cycle_util =       3.2669
Req_Bank_Level_Parallism =      10.4490
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0190
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 13312
Reply_Network_cycles = 56808
Reply_Network_injected_packets_per_cycle =        0.2343
Reply_Network_conflicts_per_cycle =        0.0972
Reply_Network_conflicts_per_cycle_util =       4.1310
Reply_Bank_Level_Parallism =       9.9641
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0076
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0049
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 44409 (inst/sec)
gpgpu_simulation_rate = 2989 (cycle/sec)
gpgpu_silicon_slowdown = 245901x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5644
gpu_sim_insn = 90112
gpu_ipc =      15.9660
gpu_tot_sim_cycle = 62452
gpu_tot_sim_insn = 933888
gpu_tot_ipc =      14.9537
gpu_tot_issued_cta = 176
gpu_occupancy = 16.2369% 
gpu_tot_occupancy = 16.0388% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1814
partiton_level_parallism_total  =       0.2296
partiton_level_parallism_util =      11.9070
partiton_level_parallism_util_total  =      10.5412
L2_BW  =       4.2673 GB/Sec
L2_BW_total  =       5.3991 GB/Sec
gpu_total_sim_rate=44470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[16]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[46]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 14336
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 273
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 193
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 950272
gpgpu_n_tot_w_icount = 29696
gpgpu_n_stall_shd_mem = 8960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5632
gpgpu_n_mem_write_global = 8704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2919	W0_Idle:196732	W0_Scoreboard:240197	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29184
single_issue_nums: WS0:7424	WS1:7424	WS2:7424	WS3:7424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45056 {8:5632,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:8704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 225280 {40:5632,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69632 {8:8704,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 252 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12933 	940 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13261 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10477 	3487 	351 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7083      7056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7073      7045    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7062      7045    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7051      7031    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7023      7022    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7006      7005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7000      7033    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6983      7014    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       7078      7102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7062      7088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7071      7079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       7059      7063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       7084      7073    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       7068      7062    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7085      7069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7065      7055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=194 dram_eff=0.6598
bk0: 16a 297260i bk1: 16a 297262i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00204448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=194 dram_eff=0.6598
bk0: 16a 297260i bk1: 16a 297262i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00202431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=196 dram_eff=0.6531
bk0: 16a 297266i bk1: 16a 297257i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00207474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=196 dram_eff=0.6531
bk0: 16a 297266i bk1: 16a 297258i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00205121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=176 dram_eff=0.7273
bk0: 16a 297248i bk1: 16a 297263i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0021958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=176 dram_eff=0.7273
bk0: 16a 297248i bk1: 16a 297263i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00217562
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=179 dram_eff=0.7151
bk0: 16a 297274i bk1: 16a 297245i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 297225 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00229332
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=178 dram_eff=0.7191
bk0: 16a 297264i bk1: 16a 297246i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00229332
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=196 dram_eff=0.6531
bk0: 16a 297266i bk1: 16a 297258i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00201758
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=196 dram_eff=0.6531
bk0: 16a 297265i bk1: 16a 297256i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00204112
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=194 dram_eff=0.6598
bk0: 16a 297258i bk1: 16a 297261i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00202767
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=194 dram_eff=0.6598
bk0: 16a 297259i bk1: 16a 297262i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00201422
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=178 dram_eff=0.7191
bk0: 16a 297261i bk1: 16a 297246i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00436806
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=178 dram_eff=0.7191
bk0: 16a 297261i bk1: 16a 297246i bk2: 0a 297386i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 297226 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00434788
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=176 dram_eff=0.7273
bk0: 16a 297248i bk1: 16a 297257i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00460344
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297386 n_nop=297352 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004304
n_activity=176 dram_eff=0.7273
bk0: 16a 297248i bk1: 16a 297257i bk2: 0a 297384i bk3: 0a 297386i bk4: 0a 297386i bk5: 0a 297386i bk6: 0a 297386i bk7: 0a 297386i bk8: 0a 297386i bk9: 0a 297386i bk10: 0a 297386i bk11: 0a 297386i bk12: 0a 297386i bk13: 0a 297386i bk14: 0a 297386i bk15: 0a 297387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000430 
total_CMD = 297386 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 297228 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297386 
n_nop = 297352 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00458327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14336
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14336
icnt_total_pkts_simt_to_mem=14336
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14336
Req_Network_cycles = 62452
Req_Network_injected_packets_per_cycle =       0.2296 
Req_Network_conflicts_per_cycle =       0.0698
Req_Network_conflicts_per_cycle_util =       3.2037
Req_Bank_Level_Parallism =      10.5412
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0178
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 14336
Reply_Network_cycles = 62452
Reply_Network_injected_packets_per_cycle =        0.2296
Reply_Network_conflicts_per_cycle =        0.0986
Reply_Network_conflicts_per_cycle_util =       4.3063
Reply_Bank_Level_Parallism =      10.0252
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0077
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0048
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 44470 (inst/sec)
gpgpu_simulation_rate = 2973 (cycle/sec)
gpgpu_silicon_slowdown = 247225x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5655
gpu_sim_insn = 90112
gpu_ipc =      15.9349
gpu_tot_sim_cycle = 68107
gpu_tot_sim_insn = 1024000
gpu_tot_ipc =      15.0352
gpu_tot_issued_cta = 192
gpu_occupancy = 16.2154% 
gpu_tot_occupancy = 16.0530% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1811
partiton_level_parallism_total  =       0.2255
partiton_level_parallism_util =       9.7524
partiton_level_parallism_util_total  =      10.4846
L2_BW  =       4.2590 GB/Sec
L2_BW_total  =       5.3044 GB/Sec
gpu_total_sim_rate=44521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[16]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[46]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_total_cache_accesses = 15360
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 303
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 96
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
89, 89, 89, 89, 89, 89, 89, 89, 
gpgpu_n_tot_thrd_icount = 1040384
gpgpu_n_tot_w_icount = 32512
gpgpu_n_stall_shd_mem = 9472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 9216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3099	W0_Idle:214215	W0_Scoreboard:260874	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32000
single_issue_nums: WS0:8128	WS1:8128	WS2:8128	WS3:8128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 368640 {40:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73728 {8:9216,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 251 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13797 	1100 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14137 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11218 	3748 	373 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7572      7549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7558      7535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7560      7535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7549      7522    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7512      7515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7495      7496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7493      7518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7475      7498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       7576      7595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7559      7580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7570      7572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       7558      7556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       7579      7559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       7564      7549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7577      7561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7558      7548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=194 dram_eff=0.6598
bk0: 16a 324189i bk1: 16a 324191i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00187472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=194 dram_eff=0.6598
bk0: 16a 324189i bk1: 16a 324191i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00185622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=196 dram_eff=0.6531
bk0: 16a 324195i bk1: 16a 324186i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00190247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=196 dram_eff=0.6531
bk0: 16a 324195i bk1: 16a 324187i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00188089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=176 dram_eff=0.7273
bk0: 16a 324177i bk1: 16a 324192i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00201347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=176 dram_eff=0.7273
bk0: 16a 324177i bk1: 16a 324192i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00199497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=179 dram_eff=0.7151
bk0: 16a 324203i bk1: 16a 324174i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 324154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00210289
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=178 dram_eff=0.7191
bk0: 16a 324193i bk1: 16a 324175i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00210289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=196 dram_eff=0.6531
bk0: 16a 324195i bk1: 16a 324187i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00185005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=196 dram_eff=0.6531
bk0: 16a 324194i bk1: 16a 324185i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00187164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=194 dram_eff=0.6598
bk0: 16a 324187i bk1: 16a 324190i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0018593
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=194 dram_eff=0.6598
bk0: 16a 324188i bk1: 16a 324191i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00184697
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=178 dram_eff=0.7191
bk0: 16a 324190i bk1: 16a 324175i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00400537
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=178 dram_eff=0.7191
bk0: 16a 324190i bk1: 16a 324175i bk2: 0a 324315i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 324155 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00398686
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=176 dram_eff=0.7273
bk0: 16a 324177i bk1: 16a 324186i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0042212
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=324315 n_nop=324281 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003947
n_activity=176 dram_eff=0.7273
bk0: 16a 324177i bk1: 16a 324186i bk2: 0a 324313i bk3: 0a 324315i bk4: 0a 324315i bk5: 0a 324315i bk6: 0a 324315i bk7: 0a 324315i bk8: 0a 324315i bk9: 0a 324315i bk10: 0a 324315i bk11: 0a 324315i bk12: 0a 324315i bk13: 0a 324315i bk14: 0a 324315i bk15: 0a 324316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000395 
total_CMD = 324315 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 324157 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324315 
n_nop = 324281 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0042027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15360
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15360
icnt_total_pkts_simt_to_mem=15360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15360
Req_Network_cycles = 68107
Req_Network_injected_packets_per_cycle =       0.2255 
Req_Network_conflicts_per_cycle =       0.0696
Req_Network_conflicts_per_cycle_util =       3.2334
Req_Bank_Level_Parallism =      10.4846
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0177
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0070

Reply_Network_injected_packets_num = 15360
Reply_Network_cycles = 68107
Reply_Network_injected_packets_per_cycle =        0.2255
Reply_Network_conflicts_per_cycle =        0.0987
Reply_Network_conflicts_per_cycle_util =       4.3634
Reply_Bank_Level_Parallism =       9.9676
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0047
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 44521 (inst/sec)
gpgpu_simulation_rate = 2961 (cycle/sec)
gpgpu_silicon_slowdown = 248226x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5648
gpu_sim_insn = 81920
gpu_ipc =      14.5042
gpu_tot_sim_cycle = 73755
gpu_tot_sim_insn = 1105920
gpu_tot_ipc =      14.9945
gpu_tot_issued_cta = 208
gpu_occupancy = 16.2060% 
gpu_tot_occupancy = 16.0643% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1813
partiton_level_parallism_total  =       0.2221
partiton_level_parallism_util =      10.5567
partiton_level_parallism_util_total  =      10.4891
L2_BW  =       4.2642 GB/Sec
L2_BW_total  =       5.2248 GB/Sec
gpu_total_sim_rate=44236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[46]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 13312
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 335
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9728

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 1122304
gpgpu_n_tot_w_icount = 35072
gpgpu_n_stall_shd_mem = 9984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6656
gpgpu_n_mem_write_global = 9728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3280	W0_Idle:231596	W0_Scoreboard:281556	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34560
single_issue_nums: WS0:8768	WS1:8768	WS2:8768	WS3:8768	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53248 {8:6656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 266240 {40:6656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77824 {8:9728,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 251 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14749 	1172 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	15108 	1276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12081 	3891 	391 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8057      8038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8042      8024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8045      8023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8033      8008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7999      8002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7981      7983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7978      8007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7959      7986    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8066      8087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8048      8070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8063      8059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       8050      8042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8065      8051    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       8050      8042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       8076      8048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       8057      8034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=194 dram_eff=0.6598
bk0: 16a 351084i bk1: 16a 351086i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00173116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=194 dram_eff=0.6598
bk0: 16a 351084i bk1: 16a 351086i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00171407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=196 dram_eff=0.6531
bk0: 16a 351090i bk1: 16a 351081i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00175678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=196 dram_eff=0.6531
bk0: 16a 351090i bk1: 16a 351082i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00173685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=176 dram_eff=0.7273
bk0: 16a 351072i bk1: 16a 351087i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00185929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=176 dram_eff=0.7273
bk0: 16a 351072i bk1: 16a 351087i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0018422
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=179 dram_eff=0.7151
bk0: 16a 351098i bk1: 16a 351069i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 351049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00194186
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=178 dram_eff=0.7191
bk0: 16a 351088i bk1: 16a 351070i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00194186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=196 dram_eff=0.6531
bk0: 16a 351090i bk1: 16a 351082i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00170838
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=196 dram_eff=0.6531
bk0: 16a 351089i bk1: 16a 351080i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00172831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=194 dram_eff=0.6598
bk0: 16a 351082i bk1: 16a 351085i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00171692
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=194 dram_eff=0.6598
bk0: 16a 351083i bk1: 16a 351086i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00170553
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=178 dram_eff=0.7191
bk0: 16a 351085i bk1: 16a 351070i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00369864
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=178 dram_eff=0.7191
bk0: 16a 351085i bk1: 16a 351070i bk2: 0a 351210i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 351050 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00368156
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=176 dram_eff=0.7273
bk0: 16a 351072i bk1: 16a 351081i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00389795
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=351210 n_nop=351176 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003645
n_activity=176 dram_eff=0.7273
bk0: 16a 351072i bk1: 16a 351081i bk2: 0a 351208i bk3: 0a 351210i bk4: 0a 351210i bk5: 0a 351210i bk6: 0a 351210i bk7: 0a 351210i bk8: 0a 351210i bk9: 0a 351210i bk10: 0a 351210i bk11: 0a 351210i bk12: 0a 351210i bk13: 0a 351210i bk14: 0a 351210i bk15: 0a 351211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000364 
total_CMD = 351210 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 351052 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 351210 
n_nop = 351176 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00388087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9728
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 73755
Req_Network_injected_packets_per_cycle =       0.2221 
Req_Network_conflicts_per_cycle =       0.0680
Req_Network_conflicts_per_cycle_util =       3.2087
Req_Bank_Level_Parallism =      10.4891
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0172
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0069

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 73755
Reply_Network_injected_packets_per_cycle =        0.2221
Reply_Network_conflicts_per_cycle =        0.0962
Reply_Network_conflicts_per_cycle_util =       4.3092
Reply_Bank_Level_Parallism =       9.9538
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0046
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 44236 (inst/sec)
gpgpu_simulation_rate = 2950 (cycle/sec)
gpgpu_silicon_slowdown = 249152x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5655
gpu_sim_insn = 81920
gpu_ipc =      14.4863
gpu_tot_sim_cycle = 79410
gpu_tot_sim_insn = 1187840
gpu_tot_ipc =      14.9583
gpu_tot_issued_cta = 224
gpu_occupancy = 16.2473% 
gpu_tot_occupancy = 16.0770% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1811
partiton_level_parallism_total  =       0.2192
partiton_level_parallism_util =       8.8276
partiton_level_parallism_util_total  =      10.3743
L2_BW  =       4.2590 GB/Sec
L2_BW_total  =       5.1560 GB/Sec
gpu_total_sim_rate=43994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[24]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[25]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[46]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_total_cache_accesses = 17408
	L1D_total_cache_misses = 14336
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 362
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 1204224
gpgpu_n_tot_w_icount = 37632
gpgpu_n_stall_shd_mem = 10496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3477	W0_Idle:248863	W0_Scoreboard:302436	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37120
single_issue_nums: WS0:9408	WS1:9408	WS2:9408	WS3:9408	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 286720 {40:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 250 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15657 	1288 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	16035 	1373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12864 	4115 	408 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8550      8528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8534      8512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8542      8516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8526      8499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8491      8495    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8472      8474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8469      8494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8450      8473    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8555      8571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8535      8553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8563      8543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       8550      8526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8560      8539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       8543      8528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       8569      8534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       8548      8520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=194 dram_eff=0.6598
bk0: 16a 378013i bk1: 16a 378015i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00160787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=194 dram_eff=0.6598
bk0: 16a 378013i bk1: 16a 378015i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00159201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=196 dram_eff=0.6531
bk0: 16a 378019i bk1: 16a 378010i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00163168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=196 dram_eff=0.6531
bk0: 16a 378019i bk1: 16a 378011i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00161316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=176 dram_eff=0.7273
bk0: 16a 378001i bk1: 16a 378016i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00172688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=176 dram_eff=0.7273
bk0: 16a 378001i bk1: 16a 378016i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00171101
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=179 dram_eff=0.7151
bk0: 16a 378027i bk1: 16a 377998i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 377978 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00180357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=178 dram_eff=0.7191
bk0: 16a 378017i bk1: 16a 377999i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00180357
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=196 dram_eff=0.6531
bk0: 16a 378019i bk1: 16a 378011i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00158672
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=196 dram_eff=0.6531
bk0: 16a 378018i bk1: 16a 378009i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00160523
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=194 dram_eff=0.6598
bk0: 16a 378011i bk1: 16a 378014i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00159465
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=194 dram_eff=0.6598
bk0: 16a 378012i bk1: 16a 378015i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00158407
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=178 dram_eff=0.7191
bk0: 16a 378014i bk1: 16a 377999i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00343524
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=178 dram_eff=0.7191
bk0: 16a 378014i bk1: 16a 377999i bk2: 0a 378139i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 377979 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00341938
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=176 dram_eff=0.7273
bk0: 16a 378001i bk1: 16a 378010i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00362036
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=378139 n_nop=378105 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003385
n_activity=176 dram_eff=0.7273
bk0: 16a 378001i bk1: 16a 378010i bk2: 0a 378137i bk3: 0a 378139i bk4: 0a 378139i bk5: 0a 378139i bk6: 0a 378139i bk7: 0a 378139i bk8: 0a 378139i bk9: 0a 378139i bk10: 0a 378139i bk11: 0a 378139i bk12: 0a 378139i bk13: 0a 378139i bk14: 0a 378139i bk15: 0a 378140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000338 
total_CMD = 378139 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 377981 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378139 
n_nop = 378105 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00360449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17408
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17408
icnt_total_pkts_simt_to_mem=17408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17408
Req_Network_cycles = 79410
Req_Network_injected_packets_per_cycle =       0.2192 
Req_Network_conflicts_per_cycle =       0.0669
Req_Network_conflicts_per_cycle_util =       3.1663
Req_Bank_Level_Parallism =      10.3743
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0170
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0069

Reply_Network_injected_packets_num = 17408
Reply_Network_cycles = 79410
Reply_Network_injected_packets_per_cycle =        0.2192
Reply_Network_conflicts_per_cycle =        0.0950
Reply_Network_conflicts_per_cycle_util =       4.2664
Reply_Bank_Level_Parallism =       9.8462
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0071
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0046
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 43994 (inst/sec)
gpgpu_simulation_rate = 2941 (cycle/sec)
gpgpu_silicon_slowdown = 249914x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5775
gpu_sim_insn = 172800
gpu_ipc =      29.9221
gpu_tot_sim_cycle = 85185
gpu_tot_sim_insn = 1360640
gpu_tot_ipc =      15.9728
gpu_tot_issued_cta = 240
gpu_occupancy = 16.3053% 
gpu_tot_occupancy = 16.0943% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1773
partiton_level_parallism_total  =       0.2164
partiton_level_parallism_util =       9.4815
partiton_level_parallism_util_total  =      10.3203
L2_BW  =       4.1705 GB/Sec
L2_BW_total  =       5.0892 GB/Sec
gpu_total_sim_rate=46918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[24]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[25]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[33]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[34]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[35]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[36]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[37]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[39]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[40]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[41]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[42]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[43]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[45]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[46]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[47]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_total_cache_accesses = 18432
	L1D_total_cache_misses = 15360
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 378
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10752

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 144
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 1388544
gpgpu_n_tot_w_icount = 43392
gpgpu_n_stall_shd_mem = 11008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7680
gpgpu_n_mem_write_global = 10752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4067	W0_Idle:266342	W0_Scoreboard:327603	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:42520
single_issue_nums: WS0:10848	WS1:10848	WS2:10848	WS3:10848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61440 {8:7680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 430080 {40:10752,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 307200 {40:7680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86016 {8:10752,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 250 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16594 	1375 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	16996 	1436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13623 	4338 	450 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9036      9015    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9018      8999    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9029      9005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9013      8986    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8983      8986    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8964      8965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8963      8975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8944      8953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9045      9056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9024      9037    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9063      9026    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9047      9008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9046      9034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9030      9024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9062      9021    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9042      9006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=194 dram_eff=0.6598
bk0: 16a 405513i bk1: 16a 405515i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00149887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=194 dram_eff=0.6598
bk0: 16a 405513i bk1: 16a 405515i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00148408
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=196 dram_eff=0.6531
bk0: 16a 405519i bk1: 16a 405510i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00152106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=196 dram_eff=0.6531
bk0: 16a 405519i bk1: 16a 405511i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0015038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=176 dram_eff=0.7273
bk0: 16a 405501i bk1: 16a 405516i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00160981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=176 dram_eff=0.7273
bk0: 16a 405501i bk1: 16a 405516i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00159501
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=179 dram_eff=0.7151
bk0: 16a 405527i bk1: 16a 405498i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 405478 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0016813
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=178 dram_eff=0.7191
bk0: 16a 405517i bk1: 16a 405499i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0016813
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=196 dram_eff=0.6531
bk0: 16a 405519i bk1: 16a 405511i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00147915
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=196 dram_eff=0.6531
bk0: 16a 405518i bk1: 16a 405509i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0014964
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=194 dram_eff=0.6598
bk0: 16a 405511i bk1: 16a 405514i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00148654
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=194 dram_eff=0.6598
bk0: 16a 405512i bk1: 16a 405515i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00147668
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=178 dram_eff=0.7191
bk0: 16a 405514i bk1: 16a 405499i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00320235
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=178 dram_eff=0.7191
bk0: 16a 405514i bk1: 16a 405499i bk2: 0a 405639i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 405479 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00318756
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=176 dram_eff=0.7273
bk0: 16a 405501i bk1: 16a 405510i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00337492
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=405639 n_nop=405605 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=176 dram_eff=0.7273
bk0: 16a 405501i bk1: 16a 405510i bk2: 0a 405637i bk3: 0a 405639i bk4: 0a 405639i bk5: 0a 405639i bk6: 0a 405639i bk7: 0a 405639i bk8: 0a 405639i bk9: 0a 405639i bk10: 0a 405639i bk11: 0a 405639i bk12: 0a 405639i bk13: 0a 405639i bk14: 0a 405639i bk15: 0a 405640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000316 
total_CMD = 405639 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 405481 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 405639 
n_nop = 405605 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00336013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18432
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10752
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18432
icnt_total_pkts_simt_to_mem=18432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18432
Req_Network_cycles = 85185
Req_Network_injected_packets_per_cycle =       0.2164 
Req_Network_conflicts_per_cycle =       0.0663
Req_Network_conflicts_per_cycle_util =       3.1607
Req_Bank_Level_Parallism =      10.3203
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0168
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 18432
Reply_Network_cycles = 85185
Reply_Network_injected_packets_per_cycle =        0.2164
Reply_Network_conflicts_per_cycle =        0.0943
Reply_Network_conflicts_per_cycle_util =       4.2699
Reply_Bank_Level_Parallism =       9.7938
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0070
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0045
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 46918 (inst/sec)
gpgpu_simulation_rate = 2937 (cycle/sec)
gpgpu_silicon_slowdown = 250255x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f09dc000000
-local mem base_addr = 0x00007f09da000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda6-transpose/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5773
gpu_sim_insn = 172800
gpu_ipc =      29.9324
gpu_tot_sim_cycle = 90958
gpu_tot_sim_insn = 1533440
gpu_tot_ipc =      16.8588
gpu_tot_issued_cta = 256
gpu_occupancy = 16.3231% 
gpu_tot_occupancy = 16.1105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1774
partiton_level_parallism_total  =       0.2139
partiton_level_parallism_util =       8.9825
partiton_level_parallism_util_total  =      10.2400
L2_BW  =       4.1719 GB/Sec
L2_BW_total  =       5.0309 GB/Sec
gpu_total_sim_rate=49465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[16]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[24]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[25]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[33]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[34]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[35]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[36]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[37]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[39]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[40]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[41]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[42]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[43]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[45]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[46]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[47]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_total_cache_accesses = 19456
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 394
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11264

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 160
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
154, 154, 154, 154, 154, 154, 154, 154, 
gpgpu_n_tot_thrd_icount = 1572864
gpgpu_n_tot_w_icount = 49152
gpgpu_n_stall_shd_mem = 11520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 11264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4666	W0_Idle:283621	W0_Scoreboard:352977	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47920
single_issue_nums: WS0:12288	WS1:12288	WS2:12288	WS3:12288	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 450560 {40:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90112 {8:11264,}
maxmflatency = 561 
max_icnt2mem_latency = 102 
maxmrqlatency = 15 
max_icnt2sh_latency = 21 
averagemflatency = 250 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:129 	72 	154 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17565 	1428 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17978 	1478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14394 	4558 	481 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5543      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5571      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5580      5580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5575      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9520      9500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9502      9481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9520      9493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9503      9474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9470      9471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9450      9449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9444      9462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       9425      9440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9537      9548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9513      9529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9561      9516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9546      9498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9534      9529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9516      9519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9554      9518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9531      9501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        559       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        561       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        528       527         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        524       523         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        526       528         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        523       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        553       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        555       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        551       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        555       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        551       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        558       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        555       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=194 dram_eff=0.6598
bk0: 16a 433003i bk1: 16a 433005i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00140374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=194 dram_eff=0.6598
bk0: 16a 433003i bk1: 16a 433005i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855263
Bank_Level_Parallism_Col = 1.781457
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781457 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00138989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=196 dram_eff=0.6531
bk0: 16a 433009i bk1: 16a 433000i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824675
Bank_Level_Parallism_Col = 1.751634
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751634 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00142452
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=196 dram_eff=0.6531
bk0: 16a 433009i bk1: 16a 433001i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00140836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=176 dram_eff=0.7273
bk0: 16a 432991i bk1: 16a 433006i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00150763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=176 dram_eff=0.7273
bk0: 16a 432991i bk1: 16a 433006i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890323
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00149378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=179 dram_eff=0.7151
bk0: 16a 433017i bk1: 16a 432988i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803797
Bank_Level_Parallism_Col = 1.732484
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.732484 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 432968 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00157459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=178 dram_eff=0.7191
bk0: 16a 433007i bk1: 16a 432989i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.872612
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801282 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00157459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=196 dram_eff=0.6531
bk0: 16a 433009i bk1: 16a 433001i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.745098
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745098 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00138527
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=196 dram_eff=0.6531
bk0: 16a 433008i bk1: 16a 432999i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00140143
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=194 dram_eff=0.6598
bk0: 16a 433001i bk1: 16a 433004i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.801324
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801324 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00139219
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=194 dram_eff=0.6598
bk0: 16a 433002i bk1: 16a 433005i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.861842
Bank_Level_Parallism_Col = 1.788080
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788080 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00138296
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=178 dram_eff=0.7191
bk0: 16a 433004i bk1: 16a 432989i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00299911
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=178 dram_eff=0.7191
bk0: 16a 433004i bk1: 16a 432989i bk2: 0a 433129i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 432969 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00298525
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=176 dram_eff=0.7273
bk0: 16a 432991i bk1: 16a 433000i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00316072
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=433129 n_nop=433095 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002955
n_activity=176 dram_eff=0.7273
bk0: 16a 432991i bk1: 16a 433000i bk2: 0a 433127i bk3: 0a 433129i bk4: 0a 433129i bk5: 0a 433129i bk6: 0a 433129i bk7: 0a 433129i bk8: 0a 433129i bk9: 0a 433129i bk10: 0a 433129i bk11: 0a 433129i bk12: 0a 433129i bk13: 0a 433129i bk14: 0a 433129i bk15: 0a 433130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000296 
total_CMD = 433129 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 432971 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 433129 
n_nop = 433095 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00314687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19456
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11264
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19456
icnt_total_pkts_simt_to_mem=19456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19456
Req_Network_cycles = 90958
Req_Network_injected_packets_per_cycle =       0.2139 
Req_Network_conflicts_per_cycle =       0.0656
Req_Network_conflicts_per_cycle_util =       3.1405
Req_Bank_Level_Parallism =      10.2400
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0167
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0067

Reply_Network_injected_packets_num = 19456
Reply_Network_cycles = 90958
Reply_Network_injected_packets_per_cycle =        0.2139
Reply_Network_conflicts_per_cycle =        0.0943
Reply_Network_conflicts_per_cycle_util =       4.2959
Reply_Bank_Level_Parallism =       9.7426
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0070
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0045
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 49465 (inst/sec)
gpgpu_simulation_rate = 2934 (cycle/sec)
gpgpu_silicon_slowdown = 250511x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
