// Seed: 515190552
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  tri1 id_2 = 1'b0;
  wire id_3;
  module_0(
      id_3, id_2, id_2
  );
  assign id_3 = 1;
  assign id_1 = id_3 == 1;
  always assign id_1 = 1 ^ id_3;
  id_4(
      .id_0(), .id_1()
  );
  always_latch begin
    id_2 = 1'b0;
  end
endmodule
