MODULE Step4

TITLE 'Step4'

DECLARATIONS
I0..I7 pin 2..9;"data inputs
!O0..!O7 pin 14..21 istype 'com'; "output

X = .X.;

TRUTH_TABLE ([I7,I6,I5,I4,I3,I2,I1,I0]->[O0,O1,O2,O3,O4,O5,O6,O7])
[X,X,X,X,X,X,X,0]->[0,1,1,1,1,1,0,0];"U
[0,0,0,0,0,0,0,1]->[1,1,1,0,1,1,1,0];"A
[0,0,0,0,0,0,1,1]->[0,1,1,0,0,0,0,0];"1
[0,0,0,0,0,1,X,1]->[1,1,0,1,1,0,1,0];"2
[0,0,0,0,1,X,X,1]->[1,1,1,1,0,0,1,0];"3
[0,0,0,1,X,X,X,1]->[0,1,1,0,0,1,1,0];"4
[0,0,1,X,X,X,X,1]->[1,0,1,1,0,1,1,0];"5
[0,1,X,X,X,X,X,1]->[1,0,1,1,1,1,1,1];"6
[1,X,X,X,X,X,X,1]->[1,1,1,0,0,0,0,0];"7


END


MODULE lab7_2

TITLE 'lab7_2'

DECLARATIONS
I0..I4 pin 2..6;
!O0..!O6 pin 14..20 istype 'com';

TRUTH_TABLE([I4,I3,I2,I1,I0]->[O0,O1,O2,O3,O4,O5,O6])
[0,0,0,0,0]->[1,1,1,1,1,1,0];
[0,0,0,0,1]->[0,1,1,0,0,0,0];
[0,0,0,1,0]->[1,1,0,1,1,0,1];
[0,0,0,1,1]->[1,1,1,1,0,0,1];
[0,0,1,0,0]->[0,1,1,0,0,1,1];
[0,0,1,0,1]->[1,0,1,1,0,1,1];
[0,0,1,1,0]->[1,0,1,1,1,1,1];
[0,0,1,1,1]->[1,1,1,0,0,0,0];
[0,1,0,0,0]->[1,1,1,1,1,1,1];
[0,1,0,0,1]->[1,1,1,1,0,1,1];
[0,1,0,1,0]->[1,1,1,0,1,1,1];
[0,1,0,1,1]->[0,0,1,1,1,1,1];
[0,1,1,0,0]->[1,0,0,1,1,1,0];
[0,1,1,0,1]->[0,1,1,1,1,0,1];
[0,1,1,1,0]->[1,0,0,1,1,1,1];
[0,1,1,1,1]->[1,0,0,0,1,1,1];
[1,0,0,0,0]->[1,1,1,0,1,1,1];
[1,0,0,0,1]->[0,0,1,1,1,1,1];
[1,0,0,1,0]->[1,0,0,1,1,1,0];
[1,0,0,1,1]->[0,1,1,1,1,0,1];
[1,0,1,0,0]->[1,0,0,1,1,1,1];
[1,0,1,0,1]->[1,0,0,0,1,1,1];
[1,0,1,1,0]->[1,1,1,1,0,1,1];
[1,0,1,1,1]->[0,1,1,0,1,1,1];
[1,1,0,0,0]->[0,1,1,1,1,0,0];
[1,1,0,0,1]->[0,0,0,1,1,1,0];
[1,1,0,1,0]->[0,0,1,0,1,0,1];
[1,1,0,1,1]->[0,0,1,1,1,0,1];
[1,1,1,0,0]->[1,1,0,0,1,1,1];
[1,1,1,0,1]->[0,0,0,0,1,0,1];
[1,1,1,1,0]->[0,1,1,1,1,1,0];
[1,1,1,1,1]->[0,1,1,1,0,1,1];

END