	.file	"test_rv32im.c"
	.option nopic
	.attribute arch, "rv32i2p1_m2p0_zmmul1p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.globl	sink_i32
	.section	.sbss,"aw",@nobits
	.align	2
	.type	sink_i32, @object
	.size	sink_i32, 4
sink_i32:
	.zero	4
	.globl	sink_u32
	.align	2
	.type	sink_u32, @object
	.size	sink_u32, 4
sink_u32:
	.zero	4
	.globl	sink_i64
	.align	3
	.type	sink_i64, @object
	.size	sink_i64, 8
sink_i64:
	.zero	8
	.text
	.align	2
	.globl	call_target
	.type	call_target, @function
call_target:
	addi	sp,sp,-32
	sw	ra,28(sp)
	sw	s0,24(sp)
	addi	s0,sp,32
	sw	a0,-20(s0)
	sw	a1,-24(s0)
	lw	a4,-20(s0)
	lw	a5,-24(s0)
	sub	a5,a4,a5
	addi	a5,a5,42
	mv	a0,a5
	lw	ra,28(sp)
	lw	s0,24(sp)
	addi	sp,sp,32
	jr	ra
	.size	call_target, .-call_target
	.align	2
	.globl	main
	.type	main, @function
main:
	addi	sp,sp,-240
	sw	ra,236(sp)
	sw	s0,232(sp)
	sw	s2,228(sp)
	sw	s3,224(sp)
	sw	s4,220(sp)
	sw	s5,216(sp)
	sw	s6,212(sp)
	sw	s7,208(sp)
	addi	s0,sp,240
	li	a5,305418240
	addi	a5,a5,1656
	sw	a5,-44(s0)
	li	a5,-98304
	addi	a5,a5,-461
	sw	a5,-48(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	add	a5,a4,a5
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	sub	a5,a4,a5
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	and	a5,a4,a5
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	or	a5,a4,a5
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	xor	a5,a4,a5
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	slli	a5,a5,3
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	srli	a5,a5,3
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	srai	a5,a5,3
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	slt	a5,a4,a5
	andi	a5,a5,0xff
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	sltu	a5,a4,a5
	andi	a5,a5,0xff
	sw	a5,-36(s0)
	li	a5,12288
	addi	a5,a5,57
	sw	a5,-52(s0)
	li	a5,-53248
	addi	a5,a5,-1073
	sw	a5,-56(s0)
	lw	a4,-52(s0)
	lw	a5,-56(s0)
	mul	a5,a4,a5
	sw	a5,-60(s0)
	lw	a4,-52(s0)
	li	a5,12288
	addi	a5,a5,57
	mul	a5,a4,a5
	sw	a5,-64(s0)
	lw	a4,-56(s0)
	lw	a5,-52(s0)
	div	a5,a4,a5
	sw	a5,-68(s0)
	lw	a4,-56(s0)
	lw	a5,-52(s0)
	divu	a5,a4,a5
	sw	a5,-72(s0)
	lw	a4,-56(s0)
	lw	a5,-52(s0)
	rem	a5,a4,a5
	sw	a5,-76(s0)
	lw	a4,-56(s0)
	lw	a5,-52(s0)
	remu	a5,a4,a5
	sw	a5,-80(s0)
	lw	a5,-44(s0)
	addi	a5,a5,100
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	li	a5,20480
	addi	a5,a5,1365
	and	a5,a4,a5
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	li	a5,45056
	addi	a5,a5,-1366
	or	a5,a4,a5
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	xori	a5,a5,255
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	li	a5,200704
	addi	a5,a5,-704
	slt	a5,a4,a5
	andi	a5,a5,0xff
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	li	a5,200704
	addi	a5,a5,-704
	sltu	a5,a4,a5
	andi	a5,a5,0xff
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	slli	a5,a5,5
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	srli	a5,a5,5
	sw	a5,-36(s0)
	lw	a5,-44(s0)
	srai	a5,a5,7
	sw	a5,-36(s0)
	lw	a5,-36(s0)
	andi	a5,a5,0xff
	sb	a5,-116(s0)
	lw	a5,-36(s0)
	slli	a5,a5,16
	srli	a5,a5,16
	sh	a5,-148(s0)
	lw	a5,-36(s0)
	sw	a5,-212(s0)
	lbu	a5,-116(s0)
	andi	a5,a5,0xff
	slli	a5,a5,24
	srai	a5,a5,24
	sw	a5,-36(s0)
	lhu	a5,-148(s0)
	slli	a5,a5,16
	srli	a5,a5,16
	slli	a5,a5,16
	srai	a5,a5,16
	sw	a5,-36(s0)
	lw	a5,-212(s0)
	sw	a5,-36(s0)
	lbu	a5,-116(s0)
	andi	a5,a5,0xff
	sw	a5,-36(s0)
	lhu	a5,-148(s0)
	slli	a5,a5,16
	srli	a5,a5,16
	sw	a5,-36(s0)
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	bne	a4,a5,.L4
	lw	a5,-36(s0)
	addi	a5,a5,1
	sw	a5,-36(s0)
.L4:
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	beq	a4,a5,.L5
	lw	a5,-36(s0)
	addi	a5,a5,-1
	sw	a5,-36(s0)
.L5:
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	bge	a4,a5,.L6
	lw	a5,-36(s0)
	addi	a5,a5,2
	sw	a5,-36(s0)
.L6:
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	blt	a4,a5,.L7
	lw	a5,-36(s0)
	addi	a5,a5,-2
	sw	a5,-36(s0)
.L7:
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	bgeu	a4,a5,.L8
	lw	a5,-36(s0)
	addi	a5,a5,3
	sw	a5,-36(s0)
.L8:
	lw	a4,-44(s0)
	lw	a5,-48(s0)
	bltu	a4,a5,.L9
	lw	a5,-36(s0)
	addi	a5,a5,-3
	sw	a5,-36(s0)
.L9:
	sw	zero,-40(s0)
	j	.L10
.L11:
	lw	a4,-36(s0)
	lw	a5,-40(s0)
	add	a5,a4,a5
	sw	a5,-36(s0)
	lw	a5,-40(s0)
	addi	a5,a5,1
	sw	a5,-40(s0)
.L10:
	lw	a4,-40(s0)
	li	a5,7
	ble	a4,a5,.L11
	lw	a1,-48(s0)
	lw	a0,-44(s0)
	call	call_target
	sw	a0,-84(s0)
	lui	a5,%hi(call_target)
	addi	a5,a5,%lo(call_target)
	sw	a5,-88(s0)
	lw	a5,-88(s0)
	li	a1,7
	li	a0,5
	jalr	a5
	mv	a4,a0
	lw	a5,-84(s0)
	add	a5,a5,a4
	sw	a5,-84(s0)
	li	a5,-19132416
	addi	a5,a5,564
	sw	a5,-92(s0)
	lw	a5,-92(s0)
	addi	a5,a5,100
	sw	a5,-96(s0)
	lw	a5,-44(s0)
	not	a5,a5
	sw	a5,-36(s0)
	lw	a4,-48(s0)
	lw	a5,-44(s0)
	xor	a5,a4,a5
	sw	a5,-36(s0)
	li	a5,-559038464
	addi	a5,a5,-273
	sw	a5,-224(s0)
	addi	a5,s0,-228
	addi	a5,a5,4
	sw	a5,-100(s0)
	lw	a5,-100(s0)
	lw	a5,0(a5)
	sw	a5,-36(s0)
	lw	a4,-36(s0)
	lw	a5,-60(s0)
	add	a4,a4,a5
	lw	a5,-68(s0)
	add	a4,a4,a5
	lw	a5,-76(s0)
	add	a4,a4,a5
	lui	a5,%hi(sink_i32)
	sw	a4,%lo(sink_i32)(a5)
	lw	a4,-96(s0)
	lw	a5,-64(s0)
	add	a4,a4,a5
	lw	a5,-72(s0)
	add	a4,a4,a5
	lw	a5,-80(s0)
	add	a4,a4,a5
	lui	a5,%hi(sink_u32)
	sw	a4,%lo(sink_u32)(a5)
	lw	a5,-52(s0)
	mv	s4,a5
	srai	a5,a5,31
	mv	s5,a5
	lw	a5,-56(s0)
	mv	s2,a5
	srai	a5,a5,31
	mv	s3,a5
	mul	a4,s5,s2
	mul	a5,s3,s4
	add	a5,a4,a5
	mul	a4,s4,s2
	mulhu	s7,s4,s2
	mv	s6,a4
	add	a5,a5,s7
	mv	s7,a5
	lui	a5,%hi(sink_i64)
	sw	s6,%lo(sink_i64)(a5)
	sw	s7,%lo(sink_i64+4)(a5)
	lui	a5,%hi(sink_i32)
	lw	a5,%lo(sink_i32)(a5)
	lui	a4,%hi(sink_u32)
	lw	a4,%lo(sink_u32)(a4)
	xor	a5,a5,a4
	mv	a0,a5
	lw	ra,236(sp)
	lw	s0,232(sp)
	lw	s2,228(sp)
	lw	s3,224(sp)
	lw	s4,220(sp)
	lw	s5,216(sp)
	lw	s6,212(sp)
	lw	s7,208(sp)
	addi	sp,sp,240
	jr	ra
	.size	main, .-main
	.ident	"GCC: (g1b306039a) 15.1.0"
	.section	.note.GNU-stack,"",@progbits
