DESIGN=top
DESDIR=C:\repo\jabil2025\dmd\P1060973_FPGA\designer\top
FAM=PolarFire
DIE=PA5M100T
PACKAGE=fcg484
NETLIST_TYPE=EDIF
SYSTEM_CONTROLLER_SUSPEND_MODE=0
DEV_MEM_INIT_FIRST_STAGE_MEMORY_TYPE=SNVM
DEV_MEM_INIT_FIRST_STAGE_START_ADDRESS=000000CA
DEV_MEM_INIT_SPI_CLOCK_DIVIDER=2
DEV_MEM_INIT_TIMEOUT=255
