 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DAEC_TAEC_encoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:05:40 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.26 f
  U115/X (STP_EO3_0P5)                     0.09       0.35 f
  U116/X (STP_EO3_0P5)                     0.09       0.44 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[48]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[48] (in)                         0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.44 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.09       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[48]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[48] (in)                         0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.26 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.26 f
  U115/X (STP_EO3_0P5)                     0.09       0.35 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[48]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[48] (in)                         0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.10       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[48]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[48] (in)                         0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.05       0.16 f
  U114/X (STP_EO3_0P5)                     0.09       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.52 f
  codeword[6] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: message[0] (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[0] (in)                          0.00       0.00 f
  U112/X (STP_EO3_0P5)                     0.11       0.11 f
  U113/X (STP_AO2BB2_0P5)                  0.04       0.15 f
  U114/X (STP_EO3_0P5)                     0.10       0.25 f
  U115/X (STP_EO3_0P5)                     0.09       0.34 f
  U116/X (STP_EO3_0P5)                     0.09       0.43 f
  U117/X (STP_EO3_0P5)                     0.08       0.51 f
  codeword[6] (out)                        0.00       0.51 f
  data arrival time                                   0.51

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.09


1
