	component pattern_gen is
		port (
			alt_vip_cl_cvo_0_clocked_video_vid_data        : out std_logic_vector(23 downto 0);        -- vid_data
			alt_vip_cl_cvo_0_clocked_video_underflow       : out std_logic;                            -- underflow
			alt_vip_cl_cvo_0_clocked_video_vid_mode_change : out std_logic;                            -- vid_mode_change
			alt_vip_cl_cvo_0_clocked_video_vid_std         : out std_logic;                            -- vid_std
			alt_vip_cl_cvo_0_clocked_video_vid_datavalid   : out std_logic;                            -- vid_datavalid
			alt_vip_cl_cvo_0_clocked_video_vid_v_sync      : out std_logic;                            -- vid_v_sync
			alt_vip_cl_cvo_0_clocked_video_vid_h_sync      : out std_logic;                            -- vid_h_sync
			alt_vip_cl_cvo_0_clocked_video_vid_f           : out std_logic;                            -- vid_f
			alt_vip_cl_cvo_0_clocked_video_vid_h           : out std_logic;                            -- vid_h
			alt_vip_cl_cvo_0_clocked_video_vid_v           : out std_logic;                            -- vid_v
			clk_clk                                        : in  std_logic                     := 'X'; -- clk
			reset_reset_n                                  : in  std_logic                     := 'X'  -- reset_n
		);
	end component pattern_gen;

