# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/Counter.vhd" \
"../../../../Assignment2.srcs/sim_1/new/countersim.vhd" \

# Do not sort compile order
nosort
