server netscapecommerce112  date tuesday 26nov96 000655 gmt  lastmodified thursday 15jun95 003602 gmt  contentlength 3855  contenttype texthtml              concurrent vlsi architecture group                            william j dally associate professor  of computer science and engineering                much of the work of the concurrent vlsi architecture group  is experimental in nature we build working chips  machines and programs to test new concepts and gain  insight in applying vlsi technology to information  processing as illustrated by the following examples our  projects address parallel computer architecture and  software interconnection networks specialpurpose  processor design and vlsi design      the mmachine is a multicomputer that will test new  concepts for controlling multiple function units on a  single chip efficient and flexible communication  primitives finegrain protection and global memory  systems the project seeks out methods for exploiting  instructionlevel parallelism within a task and among  tasks on the same node and between multiple nodes      the mmachine consists of up to 64k nodes connected by a  highspeed 3d mesh network each node includes a multialu  processor map chip and external memory a map chip  contains 12 arithmetic units memory management hardware  and a network interface the chips target performance is  800 megaflops      atomic send instructions provide efficient communication by  transmitting a message out of registers messages are  removed from the network and dispatched by programmable  software handlers the memorysystem architecture provides  a global virtual address space in which addresses may be  translated into local or remote physical locations   synchronization is provided via tags on memory words  the  address spaces of individual threads are separated and  protected using segments and privileged access pointers      our software research seeks to advance the state of the art  in transforming a sequential application to an efficient  parallel version such transformations which are now very  laborintensive should be smooth and painless our  compiler will employ both user directives and automatic  analyses to provide users with precisely the control that  is needed at each stage of the transformation this  combination will allow users to focus first on algorithmic  concerns leaving optimization to the compiler users may  then specify directives to improve performance for the few  critical aspects of the program possibly using information  not available to the compiler      the reliable router   is a highspeed faulttolerant 2d  mesh router vlsi chip for use in massively parallel  processors we plan to use the router in parallel computers  and in network switching hubs features include network  fault tolerance via a linklevel retry plesiochronous  timing to avoid the need for a global clock adaptive  routing for fault and congestion avoidance virtual  channels for performance under heavy load support for  requestreply protocols and randomdeadline arbitration  schemes for livelock avoidance electrical interconnect  between routers uses simultaneous bidirectional signaling  bandwidth per port is 400mbsec at a chip clock rate of  100mhz                  
