============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Apr 30 17:38:05 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.362371s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (45.9%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14177 instances
RUN-0007 : 8594 luts, 2609 seqs, 1895 mslices, 955 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 24340 nets
RUN-6004 WARNING: There are 59 nets with only 1 pin.
RUN-1001 : 14172 nets have 2 pins
RUN-1001 : 8749 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1246     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  50   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 63
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14175 instances, 8594 luts, 2609 seqs, 2850 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-0007 : Cell area utilization is 72%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78370, tnet num: 15890, tinst num: 14175, tnode num: 90532, tedge num: 128299.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.171915s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (61.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.30825e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14175.
PHY-3001 : Level 1 #clusters 1886.
PHY-3001 : End clustering;  0.122903s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 72%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10175e+06, overlap = 786.812
PHY-3002 : Step(2): len = 976981, overlap = 929.406
PHY-3002 : Step(3): len = 632916, overlap = 1241.31
PHY-3002 : Step(4): len = 551794, overlap = 1320.34
PHY-3002 : Step(5): len = 430784, overlap = 1492.06
PHY-3002 : Step(6): len = 369469, overlap = 1618.5
PHY-3002 : Step(7): len = 289679, overlap = 1710.81
PHY-3002 : Step(8): len = 253110, overlap = 1753.88
PHY-3002 : Step(9): len = 204688, overlap = 1822.75
PHY-3002 : Step(10): len = 187645, overlap = 1876.56
PHY-3002 : Step(11): len = 159267, overlap = 1895.06
PHY-3002 : Step(12): len = 148469, overlap = 1910.09
PHY-3002 : Step(13): len = 134428, overlap = 1929.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.12284e-07
PHY-3002 : Step(14): len = 141644, overlap = 1867.38
PHY-3002 : Step(15): len = 169451, overlap = 1850.97
PHY-3002 : Step(16): len = 155719, overlap = 1787
PHY-3002 : Step(17): len = 157853, overlap = 1726.69
PHY-3002 : Step(18): len = 142392, overlap = 1751.62
PHY-3002 : Step(19): len = 141134, overlap = 1745.28
PHY-3002 : Step(20): len = 130901, overlap = 1758.62
PHY-3002 : Step(21): len = 128820, overlap = 1752.09
PHY-3002 : Step(22): len = 120366, overlap = 1752.69
PHY-3002 : Step(23): len = 118508, overlap = 1725.25
PHY-3002 : Step(24): len = 114316, overlap = 1751.59
PHY-3002 : Step(25): len = 114360, overlap = 1736.38
PHY-3002 : Step(26): len = 112039, overlap = 1743.75
PHY-3002 : Step(27): len = 111904, overlap = 1737.72
PHY-3002 : Step(28): len = 110755, overlap = 1759.41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.24568e-07
PHY-3002 : Step(29): len = 121907, overlap = 1702.25
PHY-3002 : Step(30): len = 145020, overlap = 1605.34
PHY-3002 : Step(31): len = 147916, overlap = 1614.44
PHY-3002 : Step(32): len = 151522, overlap = 1593.5
PHY-3002 : Step(33): len = 148600, overlap = 1591.34
PHY-3002 : Step(34): len = 150910, overlap = 1584.25
PHY-3002 : Step(35): len = 147171, overlap = 1604.62
PHY-3002 : Step(36): len = 147624, overlap = 1625.41
PHY-3002 : Step(37): len = 143448, overlap = 1627.19
PHY-3002 : Step(38): len = 143502, overlap = 1624.41
PHY-3002 : Step(39): len = 141321, overlap = 1651.59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.24914e-06
PHY-3002 : Step(40): len = 162137, overlap = 1540.75
PHY-3002 : Step(41): len = 175581, overlap = 1487
PHY-3002 : Step(42): len = 177593, overlap = 1432.66
PHY-3002 : Step(43): len = 179554, overlap = 1438.84
PHY-3002 : Step(44): len = 179623, overlap = 1431.66
PHY-3002 : Step(45): len = 180497, overlap = 1424.94
PHY-3002 : Step(46): len = 177894, overlap = 1450.94
PHY-3002 : Step(47): len = 176881, overlap = 1467.16
PHY-3002 : Step(48): len = 175203, overlap = 1503.06
PHY-3002 : Step(49): len = 175539, overlap = 1501.78
PHY-3002 : Step(50): len = 173479, overlap = 1485.16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.49827e-06
PHY-3002 : Step(51): len = 193606, overlap = 1454.53
PHY-3002 : Step(52): len = 200352, overlap = 1424.53
PHY-3002 : Step(53): len = 200999, overlap = 1395.16
PHY-3002 : Step(54): len = 202524, overlap = 1350.09
PHY-3002 : Step(55): len = 202861, overlap = 1332.44
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.99654e-06
PHY-3002 : Step(56): len = 218863, overlap = 1188.72
PHY-3002 : Step(57): len = 228065, overlap = 1131.59
PHY-3002 : Step(58): len = 229254, overlap = 1148.09
PHY-3002 : Step(59): len = 234410, overlap = 1189.72
PHY-3002 : Step(60): len = 239258, overlap = 1121.47
PHY-3002 : Step(61): len = 241894, overlap = 1143.84
PHY-3002 : Step(62): len = 237528, overlap = 1199.03
PHY-3002 : Step(63): len = 236942, overlap = 1214.22
PHY-3002 : Step(64): len = 236175, overlap = 1253.06
PHY-3002 : Step(65): len = 236573, overlap = 1250.31
PHY-3002 : Step(66): len = 233547, overlap = 1252.69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.99308e-06
PHY-3002 : Step(67): len = 251197, overlap = 1166.06
PHY-3002 : Step(68): len = 261046, overlap = 1137.47
PHY-3002 : Step(69): len = 264615, overlap = 1088.31
PHY-3002 : Step(70): len = 268963, overlap = 1085.12
PHY-3002 : Step(71): len = 272534, overlap = 1063.28
PHY-3002 : Step(72): len = 275186, overlap = 1037.62
PHY-3002 : Step(73): len = 275839, overlap = 979.312
PHY-3002 : Step(74): len = 276344, overlap = 957.25
PHY-3002 : Step(75): len = 276029, overlap = 956.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.99862e-05
PHY-3002 : Step(76): len = 293633, overlap = 923.625
PHY-3002 : Step(77): len = 306682, overlap = 891.438
PHY-3002 : Step(78): len = 310440, overlap = 870.938
PHY-3002 : Step(79): len = 313489, overlap = 861.062
PHY-3002 : Step(80): len = 315331, overlap = 814
PHY-3002 : Step(81): len = 315716, overlap = 775.719
PHY-3002 : Step(82): len = 313566, overlap = 824.125
PHY-3002 : Step(83): len = 312885, overlap = 831.562
PHY-3002 : Step(84): len = 313784, overlap = 835
PHY-3002 : Step(85): len = 314962, overlap = 837.094
PHY-3002 : Step(86): len = 313230, overlap = 845.25
PHY-3002 : Step(87): len = 313815, overlap = 857.969
PHY-3002 : Step(88): len = 313351, overlap = 840.719
PHY-3002 : Step(89): len = 314308, overlap = 836.75
PHY-3002 : Step(90): len = 312736, overlap = 845.031
PHY-3002 : Step(91): len = 312069, overlap = 815.281
PHY-3002 : Step(92): len = 312256, overlap = 830.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.99723e-05
PHY-3002 : Step(93): len = 326232, overlap = 804.188
PHY-3002 : Step(94): len = 334246, overlap = 762.5
PHY-3002 : Step(95): len = 335546, overlap = 724.812
PHY-3002 : Step(96): len = 336827, overlap = 700.188
PHY-3002 : Step(97): len = 338280, overlap = 681.969
PHY-3002 : Step(98): len = 338954, overlap = 663.469
PHY-3002 : Step(99): len = 338275, overlap = 671.281
PHY-3002 : Step(100): len = 338344, overlap = 667.406
PHY-3002 : Step(101): len = 338499, overlap = 685.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.99446e-05
PHY-3002 : Step(102): len = 347241, overlap = 649.156
PHY-3002 : Step(103): len = 354164, overlap = 661.781
PHY-3002 : Step(104): len = 357465, overlap = 617.844
PHY-3002 : Step(105): len = 358390, overlap = 640
PHY-3002 : Step(106): len = 359192, overlap = 648.75
PHY-3002 : Step(107): len = 360146, overlap = 655.875
PHY-3002 : Step(108): len = 359968, overlap = 666.969
PHY-3002 : Step(109): len = 360145, overlap = 655.25
PHY-3002 : Step(110): len = 360798, overlap = 648.531
PHY-3002 : Step(111): len = 361492, overlap = 640.562
PHY-3002 : Step(112): len = 361252, overlap = 652.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000150224
PHY-3002 : Step(113): len = 366915, overlap = 631.688
PHY-3002 : Step(114): len = 371084, overlap = 619.844
PHY-3002 : Step(115): len = 373112, overlap = 630.312
PHY-3002 : Step(116): len = 374411, overlap = 607.875
PHY-3002 : Step(117): len = 376582, overlap = 587.094
PHY-3002 : Step(118): len = 379390, overlap = 571.375
PHY-3002 : Step(119): len = 379405, overlap = 575.781
PHY-3002 : Step(120): len = 379786, overlap = 576.438
PHY-3002 : Step(121): len = 380953, overlap = 592.375
PHY-3002 : Step(122): len = 381747, overlap = 580.438
PHY-3002 : Step(123): len = 380725, overlap = 579.031
PHY-3002 : Step(124): len = 380428, overlap = 581.594
PHY-3002 : Step(125): len = 381318, overlap = 569.25
PHY-3002 : Step(126): len = 382206, overlap = 576.281
PHY-3002 : Step(127): len = 381634, overlap = 568.781
PHY-3002 : Step(128): len = 381646, overlap = 566.625
PHY-3002 : Step(129): len = 382608, overlap = 581.188
PHY-3002 : Step(130): len = 382903, overlap = 581.406
PHY-3002 : Step(131): len = 382256, overlap = 577.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00027172
PHY-3002 : Step(132): len = 385583, overlap = 573.781
PHY-3002 : Step(133): len = 388367, overlap = 568.375
PHY-3002 : Step(134): len = 390817, overlap = 571.594
PHY-3002 : Step(135): len = 392551, overlap = 562.031
PHY-3002 : Step(136): len = 393745, overlap = 555.562
PHY-3002 : Step(137): len = 394473, overlap = 547.719
PHY-3002 : Step(138): len = 394628, overlap = 553.312
PHY-3002 : Step(139): len = 394880, overlap = 554.219
PHY-3002 : Step(140): len = 395377, overlap = 551.312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00050161
PHY-3002 : Step(141): len = 398244, overlap = 552.406
PHY-3002 : Step(142): len = 400887, overlap = 550.938
PHY-3002 : Step(143): len = 402065, overlap = 548.562
PHY-3002 : Step(144): len = 402705, overlap = 542.906
PHY-3002 : Step(145): len = 403304, overlap = 525.531
PHY-3002 : Step(146): len = 403926, overlap = 532.625
PHY-3002 : Step(147): len = 404584, overlap = 528.031
PHY-3002 : Step(148): len = 405646, overlap = 515.156
PHY-3002 : Step(149): len = 406719, overlap = 518.656
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000832069
PHY-3002 : Step(150): len = 407790, overlap = 517.031
PHY-3002 : Step(151): len = 408758, overlap = 517.469
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575632, over cnt = 1642(4%), over = 14316, worst = 169
PHY-1001 : End global iterations;  0.388085s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (24.2%)

PHY-1001 : Congestion index: top1 = 145.32, top5 = 95.27, top10 = 74.49, top15 = 62.84.
PHY-3001 : End congestion estimation;  0.709786s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (46.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.364762s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.09134e-05
PHY-3002 : Step(152): len = 443939, overlap = 467.844
PHY-3002 : Step(153): len = 444833, overlap = 433.812
PHY-3002 : Step(154): len = 439690, overlap = 392.781
PHY-3002 : Step(155): len = 426429, overlap = 380.812
PHY-3002 : Step(156): len = 425712, overlap = 380.875
PHY-3002 : Step(157): len = 413104, overlap = 384.25
PHY-3002 : Step(158): len = 411379, overlap = 383.375
PHY-3002 : Step(159): len = 403197, overlap = 390.781
PHY-3002 : Step(160): len = 402798, overlap = 384.125
PHY-3002 : Step(161): len = 400080, overlap = 379.5
PHY-3002 : Step(162): len = 400415, overlap = 377.312
PHY-3002 : Step(163): len = 401975, overlap = 367.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141827
PHY-3002 : Step(164): len = 403739, overlap = 364.188
PHY-3002 : Step(165): len = 405444, overlap = 353.125
PHY-3002 : Step(166): len = 413421, overlap = 339.5
PHY-3002 : Step(167): len = 417435, overlap = 340.5
PHY-3002 : Step(168): len = 419043, overlap = 330.406
PHY-3002 : Step(169): len = 419421, overlap = 323.281
PHY-3002 : Step(170): len = 415627, overlap = 317.406
PHY-3002 : Step(171): len = 415009, overlap = 314.906
PHY-3002 : Step(172): len = 411192, overlap = 314.781
PHY-3002 : Step(173): len = 410917, overlap = 316.969
PHY-3002 : Step(174): len = 409574, overlap = 306.406
PHY-3002 : Step(175): len = 409604, overlap = 296.781
PHY-3002 : Step(176): len = 410071, overlap = 285.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283654
PHY-3002 : Step(177): len = 411168, overlap = 293.812
PHY-3002 : Step(178): len = 413834, overlap = 293.688
PHY-3002 : Step(179): len = 418726, overlap = 286.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000485923
PHY-3002 : Step(180): len = 419670, overlap = 286.406
PHY-3002 : Step(181): len = 422428, overlap = 297.969
PHY-3002 : Step(182): len = 425584, overlap = 297
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 286/24340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 563600, over cnt = 2247(6%), over = 16254, worst = 144
PHY-1001 : End global iterations;  0.497084s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.6%)

PHY-1001 : Congestion index: top1 = 122.78, top5 = 86.03, top10 = 70.82, top15 = 61.74.
PHY-3001 : End congestion estimation;  0.727949s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (51.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.371976s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70947e-05
PHY-3002 : Step(183): len = 432098, overlap = 688
PHY-3002 : Step(184): len = 437850, overlap = 652.688
PHY-3002 : Step(185): len = 426214, overlap = 590.094
PHY-3002 : Step(186): len = 425222, overlap = 572.5
PHY-3002 : Step(187): len = 416984, overlap = 500.781
PHY-3002 : Step(188): len = 416204, overlap = 488.906
PHY-3002 : Step(189): len = 416786, overlap = 462.156
PHY-3002 : Step(190): len = 412243, overlap = 444.656
PHY-3002 : Step(191): len = 410175, overlap = 437.5
PHY-3002 : Step(192): len = 404162, overlap = 427.094
PHY-3002 : Step(193): len = 398838, overlap = 436.281
PHY-3002 : Step(194): len = 397736, overlap = 437.844
PHY-3002 : Step(195): len = 393076, overlap = 447.938
PHY-3002 : Step(196): len = 390455, overlap = 446.5
PHY-3002 : Step(197): len = 386938, overlap = 449.656
PHY-3002 : Step(198): len = 386516, overlap = 454.188
PHY-3002 : Step(199): len = 383771, overlap = 464.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.41894e-05
PHY-3002 : Step(200): len = 388572, overlap = 441.344
PHY-3002 : Step(201): len = 389393, overlap = 439.594
PHY-3002 : Step(202): len = 397233, overlap = 402.625
PHY-3002 : Step(203): len = 400314, overlap = 381.219
PHY-3002 : Step(204): len = 401288, overlap = 380.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108379
PHY-3002 : Step(205): len = 402616, overlap = 367.344
PHY-3002 : Step(206): len = 402965, overlap = 370
PHY-3002 : Step(207): len = 408845, overlap = 350.75
PHY-3002 : Step(208): len = 408845, overlap = 350.75
PHY-3002 : Step(209): len = 408161, overlap = 339.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000208671
PHY-3002 : Step(210): len = 414716, overlap = 328.906
PHY-3002 : Step(211): len = 418091, overlap = 323.719
PHY-3002 : Step(212): len = 424320, overlap = 311.531
PHY-3002 : Step(213): len = 427356, overlap = 297.781
PHY-3002 : Step(214): len = 427490, overlap = 295.125
PHY-3002 : Step(215): len = 427426, overlap = 289.594
PHY-3002 : Step(216): len = 427080, overlap = 287.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000385984
PHY-3002 : Step(217): len = 429284, overlap = 285.5
PHY-3002 : Step(218): len = 429912, overlap = 284.438
PHY-3002 : Step(219): len = 431917, overlap = 280.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000641394
PHY-3002 : Step(220): len = 433539, overlap = 281.031
PHY-3002 : Step(221): len = 434926, overlap = 277.844
PHY-3002 : Step(222): len = 440689, overlap = 266.688
PHY-3002 : Step(223): len = 445345, overlap = 262.25
PHY-3002 : Step(224): len = 447920, overlap = 271.812
PHY-3002 : Step(225): len = 448840, overlap = 272.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00125018
PHY-3002 : Step(226): len = 449069, overlap = 272
PHY-3002 : Step(227): len = 449778, overlap = 262.406
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78370, tnet num: 15890, tinst num: 14175, tnode num: 90532, tedge num: 128299.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 822.94 peak overflow 6.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 529/24340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 631288, over cnt = 2869(8%), over = 15245, worst = 63
PHY-1001 : End global iterations;  0.733021s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (72.5%)

PHY-1001 : Congestion index: top1 = 75.19, top5 = 62.02, top10 = 55.68, top15 = 51.48.
PHY-1001 : End incremental global routing;  0.923551s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (74.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400274s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.598204s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (66.5%)

OPT-1001 : Current memory(MB): used = 545, reserve = 532, peak = 564.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16342/24340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 631288, over cnt = 2869(8%), over = 15245, worst = 63
PHY-1002 : len = 759008, over cnt = 2579(7%), over = 7672, worst = 44
PHY-1002 : len = 834224, over cnt = 1358(3%), over = 3342, worst = 41
PHY-1002 : len = 860848, over cnt = 963(2%), over = 2128, worst = 27
PHY-1002 : len = 910896, over cnt = 27(0%), over = 51, worst = 6
PHY-1001 : End global iterations;  1.489678s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (89.2%)

PHY-1001 : Congestion index: top1 = 61.66, top5 = 54.79, top10 = 51.24, top15 = 48.90.
OPT-1001 : End congestion update;  1.719984s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (86.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15890 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.295112s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (68.8%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.015233s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (83.7%)

OPT-1001 : Current memory(MB): used = 552, reserve = 540, peak = 564.
OPT-1001 : End physical optimization;  4.724554s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (74.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8594 LUT to BLE ...
SYN-4008 : Packed 8594 LUT and 1175 SEQ to BLE.
SYN-4003 : Packing 1434 remaining SEQ's ...
SYN-4005 : Packed 1253 SEQ with LUT/SLICE
SYN-4006 : 6241 single LUT's are left
SYN-4006 : 181 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8775/12291 primitive instances ...
PHY-3001 : End packing;  0.573092s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (68.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7629 instances
RUN-1001 : 3752 mslices, 3753 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23343 nets
RUN-6004 WARNING: There are 59 nets with only 1 pin.
RUN-1001 : 12881 nets have 2 pins
RUN-1001 : 8964 nets have [3 - 5] pins
RUN-1001 : 831 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7627 instances, 7505 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-3001 : Cell area utilization is 81%
PHY-3001 : After packing: Len = 457474, Over = 396.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11956/23343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864520, over cnt = 2009(5%), over = 3176, worst = 9
PHY-1002 : len = 867128, over cnt = 1491(4%), over = 1985, worst = 9
PHY-1002 : len = 877656, over cnt = 713(2%), over = 866, worst = 6
PHY-1002 : len = 885936, over cnt = 337(0%), over = 382, worst = 4
PHY-1002 : len = 898856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.238103s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (66.9%)

PHY-1001 : Congestion index: top1 = 62.82, top5 = 55.57, top10 = 51.46, top15 = 48.81.
PHY-3001 : End congestion estimation;  1.537529s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (65.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75801, tnet num: 14893, tinst num: 7627, tnode num: 86122, tedge num: 126529.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.194025s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (68.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 577 MB, peak memory is 586 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.614021s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (74.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57171e-05
PHY-3002 : Step(228): len = 441009, overlap = 405.25
PHY-3002 : Step(229): len = 437087, overlap = 421
PHY-3002 : Step(230): len = 429987, overlap = 428.75
PHY-3002 : Step(231): len = 425896, overlap = 438
PHY-3002 : Step(232): len = 421237, overlap = 452.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14342e-05
PHY-3002 : Step(233): len = 425208, overlap = 439.75
PHY-3002 : Step(234): len = 428662, overlap = 436.5
PHY-3002 : Step(235): len = 431789, overlap = 427.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.28683e-05
PHY-3002 : Step(236): len = 443641, overlap = 404
PHY-3002 : Step(237): len = 451558, overlap = 395.25
PHY-3002 : Step(238): len = 460149, overlap = 380.25
PHY-3002 : Step(239): len = 462324, overlap = 376.25
PHY-3002 : Step(240): len = 463079, overlap = 375.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.524344s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (3.0%)

PHY-3001 : Trial Legalized: Len = 609780
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 746/23343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 834216, over cnt = 3262(9%), over = 5781, worst = 8
PHY-1002 : len = 857360, over cnt = 2017(5%), over = 3036, worst = 6
PHY-1002 : len = 882752, over cnt = 717(2%), over = 1017, worst = 6
PHY-1002 : len = 897088, over cnt = 218(0%), over = 285, worst = 6
PHY-1002 : len = 902008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.260692s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (71.9%)

PHY-1001 : Congestion index: top1 = 58.06, top5 = 52.94, top10 = 49.95, top15 = 47.87.
PHY-3001 : End congestion estimation;  2.600774s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (71.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.442140s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (63.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.80337e-05
PHY-3002 : Step(241): len = 536538, overlap = 130.5
PHY-3002 : Step(242): len = 517380, overlap = 177
PHY-3002 : Step(243): len = 508320, overlap = 181
PHY-3002 : Step(244): len = 504887, overlap = 186.5
PHY-3002 : Step(245): len = 500596, overlap = 193.25
PHY-3002 : Step(246): len = 498834, overlap = 191.5
PHY-3002 : Step(247): len = 497981, overlap = 190.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000156067
PHY-3002 : Step(248): len = 509334, overlap = 178.75
PHY-3002 : Step(249): len = 518154, overlap = 170
PHY-3002 : Step(250): len = 523345, overlap = 162
PHY-3002 : Step(251): len = 524819, overlap = 158.5
PHY-3002 : Step(252): len = 525064, overlap = 158.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000312135
PHY-3002 : Step(253): len = 536049, overlap = 151.75
PHY-3002 : Step(254): len = 548322, overlap = 147.25
PHY-3002 : Step(255): len = 556753, overlap = 148.25
PHY-3002 : Step(256): len = 557265, overlap = 147.5
PHY-3002 : Step(257): len = 557648, overlap = 148.5
PHY-3002 : Step(258): len = 558621, overlap = 145.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015571s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 589124, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 59 instances has been re-located, deltaX = 31, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 590198, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75801, tnet num: 14893, tinst num: 7627, tnode num: 86122, tedge num: 126529.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.296523s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (75.9%)

RUN-1004 : used memory is 585 MB, reserved memory is 579 MB, peak memory is 616 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2101/23343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 820024, over cnt = 3161(8%), over = 5521, worst = 8
PHY-1002 : len = 841600, over cnt = 1980(5%), over = 2896, worst = 6
PHY-1002 : len = 869048, over cnt = 442(1%), over = 648, worst = 5
PHY-1002 : len = 877040, over cnt = 53(0%), over = 83, worst = 5
PHY-1002 : len = 878416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.275814s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (77.6%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 50.65, top10 = 47.86, top15 = 45.84.
PHY-1001 : End incremental global routing;  2.579309s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (77.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452796s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.355040s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (75.0%)

OPT-1001 : Current memory(MB): used = 598, reserve = 592, peak = 616.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13900/23343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 878416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113631s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 50.65, top10 = 47.86, top15 = 45.84.
OPT-1001 : End congestion update;  0.405582s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389278s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.795071s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (64.9%)

OPT-1001 : Current memory(MB): used = 604, reserve = 599, peak = 616.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.377622s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13900/23343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 878416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105220s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.5%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 50.65, top10 = 47.86, top15 = 45.84.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385843s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.745348s wall, 4.671875s user + 0.015625s system = 4.687500s CPU (69.5%)

RUN-1003 : finish command "place" in  31.202235s wall, 16.437500s user + 0.671875s system = 17.109375s CPU (54.8%)

RUN-1004 : used memory is 551 MB, reserved memory is 545 MB, peak memory is 616 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.300211s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (84.1%)

RUN-1004 : used memory is 552 MB, reserved memory is 546 MB, peak memory is 616 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7629 instances
RUN-1001 : 3752 mslices, 3753 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23343 nets
RUN-6004 WARNING: There are 59 nets with only 1 pin.
RUN-1001 : 12881 nets have 2 pins
RUN-1001 : 8964 nets have [3 - 5] pins
RUN-1001 : 831 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75801, tnet num: 14893, tinst num: 7627, tnode num: 86122, tedge num: 126529.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.197768s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.1%)

RUN-1004 : used memory is 568 MB, reserved memory is 565 MB, peak memory is 616 MB
PHY-1001 : 3752 mslices, 3753 lslices, 101 pads, 15 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 806872, over cnt = 3267(9%), over = 5909, worst = 8
PHY-1002 : len = 829480, over cnt = 2049(5%), over = 3203, worst = 6
PHY-1002 : len = 860072, over cnt = 498(1%), over = 730, worst = 6
PHY-1002 : len = 868960, over cnt = 96(0%), over = 126, worst = 5
PHY-1002 : len = 870560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.224435s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (76.6%)

PHY-1001 : Congestion index: top1 = 54.94, top5 = 50.46, top10 = 47.66, top15 = 45.58.
PHY-1001 : End global routing;  2.538297s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (76.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 616, reserve = 610, peak = 616.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_out_data[15] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 883, reserve = 880, peak = 883.
PHY-1001 : End build detailed router design. 2.942240s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (65.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 153680, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.272427s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (65.1%)

PHY-1001 : Current memory(MB): used = 918, reserve = 915, peak = 918.
PHY-1001 : End phase 1; 1.278071s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (64.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.80062e+06, over cnt = 2596(0%), over = 2609, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 930, reserve = 927, peak = 930.
PHY-1001 : End initial routed; 27.708774s wall, 14.171875s user + 0.140625s system = 14.312500s CPU (51.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14346(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.489    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.996577s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (52.4%)

PHY-1001 : Current memory(MB): used = 948, reserve = 946, peak = 948.
PHY-1001 : End phase 2; 29.705412s wall, 15.187500s user + 0.171875s system = 15.359375s CPU (51.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.80062e+06, over cnt = 2596(0%), over = 2609, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.069781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.69168e+06, over cnt = 1124(0%), over = 1126, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.469009s wall, 2.781250s user + 0.015625s system = 2.796875s CPU (113.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.68398e+06, over cnt = 382(0%), over = 383, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.879509s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (60.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.68102e+06, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.715539s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (37.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.68155e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.272988s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.68168e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.192120s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (73.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14346(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.489    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.017647s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (41.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 677 feed throughs used by 361 nets
PHY-1001 : End commit to database; 1.755964s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (48.9%)

PHY-1001 : Current memory(MB): used = 1042, reserve = 1044, peak = 1042.
PHY-1001 : End phase 3; 8.587298s wall, 5.671875s user + 0.031250s system = 5.703125s CPU (66.4%)

PHY-1003 : Routed, final wirelength = 2.68168e+06
PHY-1001 : Current memory(MB): used = 1047, reserve = 1049, peak = 1047.
PHY-1001 : End export database. 0.047563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.859759s wall, 23.625000s user + 0.296875s system = 23.921875s CPU (55.8%)

RUN-1003 : finish command "route" in  47.167706s wall, 26.265625s user + 0.312500s system = 26.578125s CPU (56.3%)

RUN-1004 : used memory is 976 MB, reserved memory is 978 MB, peak memory is 1047 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14654   out of  19600   74.77%
#reg                     2696   out of  19600   13.76%
#le                     14832
  #lut only             12136   out of  14832   81.82%
  #reg only               178   out of  14832    1.20%
  #lut&reg               2518   out of  14832   16.98%
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2104
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    241
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    182
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14832  |14108   |546     |2712    |15      |3       |
|  ISP                       |AHBISP                                      |8227   |7934    |220     |618     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7638   |7522    |76      |273     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1774   |1768    |6       |23      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1771   |1765    |6       |20      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1785   |1779    |6       |28      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |35     |29      |6       |22      |2       |0       |
|    u_demosaic              |demosaic                                    |465    |300     |132     |264     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |126    |70      |29      |82      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |78     |45      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |93     |60      |33      |56      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |142    |107     |35      |66      |0       |0       |
|    u_gamma                 |gamma                                       |26     |26      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |12     |12      |0       |7       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |8      |8       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |8      |8       |0       |4       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |6      |6       |0       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |16     |16      |0       |16      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |42     |42      |0       |25      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |8      |8       |0       |3       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |5      |5       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |24     |24      |0       |23      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |14     |14      |0       |11      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                 |sd_reader                                   |584    |461     |102     |269     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |260    |221     |34      |132     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |695    |524     |103     |374     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |363    |235     |60      |248     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |132    |78      |18      |106     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |17     |14      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |40     |21      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |26     |23      |0       |26      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |139    |89      |18      |113     |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |17     |12      |0       |16      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |32     |26      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |34     |31      |0       |34      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |332    |289     |43      |126     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |55     |46      |9       |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |68     |68      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |46     |42      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |95     |77      |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |68     |56      |12      |32      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5026   |4954    |56      |1305    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |156    |91      |65      |34      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12834  
    #2          2       7809   
    #3          3        562   
    #4          4        593   
    #5        5-10       888   
    #6        11-50      458   
    #7       51-100      27    
    #8       101-500     43    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.708199s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (115.3%)

RUN-1004 : used memory is 977 MB, reserved memory is 979 MB, peak memory is 1047 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75801, tnet num: 14893, tinst num: 7627, tnode num: 86122, tedge num: 126529.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.172572s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (68.0%)

RUN-1004 : used memory is 982 MB, reserved memory is 984 MB, peak memory is 1047 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 515f88fb924c56dc9b3b4daddff389a1c3ed303ad8609cdb33fbf2894584eb48 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7627
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23343, pip num: 178045
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 677
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3168 valid insts, and 471395 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.564689s wall, 153.890625s user + 1.859375s system = 155.750000s CPU (609.2%)

RUN-1004 : used memory is 1073 MB, reserved memory is 1086 MB, peak memory is 1217 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240430_173805.log"
