Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Sep 26 11:39:09 2023
| Host         : PC-Sten-Linux running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file main_pll_control_sets_placed.rpt
| Design       : main_pll
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             484 |          150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |              Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  MCMM/inst/clk_out1 | audiomodule/rxtx/i2s_dout_i_1_n_0       |                                        |                1 |              1 |         1.00 |
|  MCMM/inst/clk_out1 | audiomodule/iir_lp/temp[32]_i_1_n_0     | audiomodule/iir_lp/temp[39]_i_1_n_0    |                4 |              7 |         1.75 |
|  MCMM/inst/clk_out1 | audiomodule/iir_hp/temp[32]_i_1__0_n_0  | audiomodule/iir_hp/temp[39]_i_1_n_0    |                4 |              7 |         1.75 |
|  MCMM/inst/clk_out1 | audiomodule/rxtx/shift_out[63]_i_1_n_0  | audiomodule/rxtx/shift_out[39]_i_1_n_0 |                3 |              8 |         2.67 |
|  MCMM/inst/clk_out1 |                                         |                                        |               10 |             23 |         2.30 |
|  MCMM/inst/clk_out1 | audiomodule/iir_hp/mult_in_a1           |                                        |               11 |             24 |         2.18 |
|  MCMM/inst/clk_out1 | audiomodule/iir_lp/mult_in_a1           |                                        |               10 |             24 |         2.40 |
|  MCMM/inst/clk_out1 | audiomodule/iir_lp/temp[32]_i_1_n_0     |                                        |                9 |             33 |         3.67 |
|  MCMM/inst/clk_out1 | audiomodule/iir_hp/temp[32]_i_1__0_n_0  |                                        |               12 |             33 |         2.75 |
|  MCMM/inst/clk_out1 | audiomodule/rxtx/shift_out[63]_i_1_n_0  |                                        |               10 |             48 |         4.80 |
|  MCMM/inst/clk_out1 | audiomodule/rxtx/out_r[23]_i_1_n_0      |                                        |               16 |             48 |         3.00 |
|  MCMM/inst/clk_out1 | audiomodule/rxtx/in_shift[62]_i_1_n_0   |                                        |               16 |             51 |         3.19 |
|  MCMM/inst/clk_out1 | audiomodule/iir_hp/in_z1[23]_i_1__0_n_0 |                                        |               31 |            112 |         3.61 |
|  MCMM/inst/clk_out1 | audiomodule/iir_lp/in_z1[23]_i_1_n_0    |                                        |               34 |            112 |         3.29 |
+---------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+


