$date
	Mon Nov 16 10:41:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_RegBank $end
$var wire 8 ! readData2 [7:0] $end
$var wire 8 " readData1 [7:0] $end
$var reg 1 # clk $end
$var reg 3 $ readRegister1 [2:0] $end
$var reg 3 % readRegister2 [2:0] $end
$var reg 8 & writeData [7:0] $end
$var reg 3 ' writeRegister [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b1000010 &
b100 %
b11 $
0#
b0 "
b0 !
$end
#10
1#
#20
0#
b10 &
b100 '
b1000010 "
b1 $
#30
b10 !
1#
#40
0#
b100001 &
b101 '
#50
1#
#60
