// Seed: 2009656904
module module_0 (
    input wand id_0
);
  always id_2 = 1;
  reg id_3, id_4;
  assign id_3 = id_3;
  always begin : LABEL_0
    id_4 <= 1;
    $display(id_2);
  end
  wire id_5, id_6, id_7;
  wire id_8;
  assign id_8 = id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wand void id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    output tri0 id_6,
    input tri id_7,
    output wire id_8,
    input tri id_9
);
  assign id_8 = 1;
  wire id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
  assign id_1 = 1;
endmodule
