<stg><name>relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:0  %data_31_V_read32 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read32"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:1  %data_30_V_read31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read31"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:2  %data_29_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:3  %data_28_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:4  %data_27_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:5  %data_26_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:6  %data_25_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:7  %data_24_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:8  %data_23_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:9  %data_22_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:10  %data_21_V_read22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:11  %data_20_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read21"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:12  %data_19_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:13  %data_18_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:14  %data_17_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:15  %data_16_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:16  %data_15_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:17  %data_14_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:18  %data_13_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:19  %data_12_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:20  %data_11_V_read12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:21  %data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:22  %data_9_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:23  %data_8_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:24  %data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:25  %data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:26  %data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:27  %data_4_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:28  %data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:29  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:30  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:31  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_25:32  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_25:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_25:34  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:35  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:36  %trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_0_V_read_4, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:37  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:38  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:39  %zext_ln415 = zext i1 %tmp_400 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:40  %trunc_ln415_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:41  %zext_ln415_159 = zext i1 %tmp_400 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_159"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:42  %add_ln415 = add i6 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:43  %add_ln416 = add i5 %zext_ln415_159, %trunc_ln415_s

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:44  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:45  %xor_ln416 = xor i1 %tmp_401, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:46  %and_ln416 = and i1 %tmp_399, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:47  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:48  %p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:49  %icmp_ln879 = icmp eq i5 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:50  %icmp_ln768 = icmp eq i5 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:51  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:52  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:53  %or_ln340 = or i1 %tmp_402, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:54  %select_ln340 = select i1 %or_ln340, i5 -1, i5 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:55  %select_ln1494 = select i1 %icmp_ln1494, i5 %select_ln340, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:56  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:57  %trunc_ln708_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_4, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:58  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:59  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:60  %zext_ln415_95 = zext i1 %tmp_404 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_95"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:61  %trunc_ln415_95 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_95"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:62  %zext_ln415_160 = zext i1 %tmp_404 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_160"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:63  %add_ln415_95 = add i6 %zext_ln415_95, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_95"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:64  %add_ln416_95 = add i5 %zext_ln415_160, %trunc_ln415_95

]]></Node>
<StgValue><ssdm name="add_ln416_95"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:65  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:66  %xor_ln416_95 = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="xor_ln416_95"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:67  %and_ln416_95 = and i1 %tmp_403, %xor_ln416_95

]]></Node>
<StgValue><ssdm name="and_ln416_95"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:68  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:69  %p_Result_16_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:70  %icmp_ln879_95 = icmp eq i5 %p_Result_16_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:71  %icmp_ln768_95 = icmp eq i5 %p_Result_16_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_95"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:72  %select_ln777_95 = select i1 %and_ln416_95, i1 %icmp_ln879_95, i1 %icmp_ln768_95

]]></Node>
<StgValue><ssdm name="select_ln777_95"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:73  %xor_ln785_1 = xor i1 %select_ln777_95, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:74  %or_ln340_1 = or i1 %tmp_406, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:75  %select_ln340_1 = select i1 %or_ln340_1, i5 -1, i5 %add_ln416_95

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:76  %select_ln1494_95 = select i1 %icmp_ln1494_1, i5 %select_ln340_1, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_95"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:77  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:78  %trunc_ln708_93 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_2_V_read_4, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:79  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:80  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:81  %zext_ln415_96 = zext i1 %tmp_408 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_96"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:82  %trunc_ln415_96 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_96"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:83  %zext_ln415_161 = zext i1 %tmp_408 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_161"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:84  %add_ln415_96 = add i6 %zext_ln415_96, %trunc_ln708_93

]]></Node>
<StgValue><ssdm name="add_ln415_96"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:85  %add_ln416_96 = add i5 %zext_ln415_161, %trunc_ln415_96

]]></Node>
<StgValue><ssdm name="add_ln416_96"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:86  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:87  %xor_ln416_96 = xor i1 %tmp_409, true

]]></Node>
<StgValue><ssdm name="xor_ln416_96"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:88  %and_ln416_96 = and i1 %tmp_407, %xor_ln416_96

]]></Node>
<StgValue><ssdm name="and_ln416_96"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:89  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:90  %p_Result_16_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:91  %icmp_ln879_96 = icmp eq i5 %p_Result_16_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_96"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:92  %icmp_ln768_96 = icmp eq i5 %p_Result_16_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_96"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:93  %select_ln777_96 = select i1 %and_ln416_96, i1 %icmp_ln879_96, i1 %icmp_ln768_96

]]></Node>
<StgValue><ssdm name="select_ln777_96"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:94  %xor_ln785_2 = xor i1 %select_ln777_96, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:95  %or_ln340_2 = or i1 %tmp_410, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:96  %select_ln340_2 = select i1 %or_ln340_2, i5 -1, i5 %add_ln416_96

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:97  %select_ln1494_96 = select i1 %icmp_ln1494_2, i5 %select_ln340_2, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_96"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:98  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:99  %trunc_ln708_94 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_3_V_read_4, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:100  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:101  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:102  %zext_ln415_97 = zext i1 %tmp_412 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_97"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:103  %trunc_ln415_97 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_97"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:104  %zext_ln415_162 = zext i1 %tmp_412 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_162"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:105  %add_ln415_97 = add i6 %zext_ln415_97, %trunc_ln708_94

]]></Node>
<StgValue><ssdm name="add_ln415_97"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:106  %add_ln416_97 = add i5 %zext_ln415_162, %trunc_ln415_97

]]></Node>
<StgValue><ssdm name="add_ln416_97"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:107  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:108  %xor_ln416_97 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="xor_ln416_97"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:109  %and_ln416_97 = and i1 %tmp_411, %xor_ln416_97

]]></Node>
<StgValue><ssdm name="and_ln416_97"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:110  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:111  %p_Result_16_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:112  %icmp_ln879_97 = icmp eq i5 %p_Result_16_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_97"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:113  %icmp_ln768_97 = icmp eq i5 %p_Result_16_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_97"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:114  %select_ln777_97 = select i1 %and_ln416_97, i1 %icmp_ln879_97, i1 %icmp_ln768_97

]]></Node>
<StgValue><ssdm name="select_ln777_97"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:115  %xor_ln785_3 = xor i1 %select_ln777_97, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:116  %or_ln340_3 = or i1 %tmp_414, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:117  %select_ln340_3 = select i1 %or_ln340_3, i5 -1, i5 %add_ln416_97

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:118  %select_ln1494_97 = select i1 %icmp_ln1494_3, i5 %select_ln340_3, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_97"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:119  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:120  %trunc_ln708_95 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_4_V_read_4, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_95"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:121  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:122  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:123  %zext_ln415_98 = zext i1 %tmp_416 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_98"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:124  %trunc_ln415_98 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_4, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_98"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:125  %zext_ln415_163 = zext i1 %tmp_416 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_163"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:126  %add_ln415_98 = add i6 %zext_ln415_98, %trunc_ln708_95

]]></Node>
<StgValue><ssdm name="add_ln415_98"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:127  %add_ln416_98 = add i5 %zext_ln415_163, %trunc_ln415_98

]]></Node>
<StgValue><ssdm name="add_ln416_98"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:128  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:129  %xor_ln416_98 = xor i1 %tmp_417, true

]]></Node>
<StgValue><ssdm name="xor_ln416_98"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:130  %and_ln416_98 = and i1 %tmp_415, %xor_ln416_98

]]></Node>
<StgValue><ssdm name="and_ln416_98"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:131  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:132  %p_Result_16_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:133  %icmp_ln879_98 = icmp eq i5 %p_Result_16_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_98"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:134  %icmp_ln768_98 = icmp eq i5 %p_Result_16_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_98"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:135  %select_ln777_98 = select i1 %and_ln416_98, i1 %icmp_ln879_98, i1 %icmp_ln768_98

]]></Node>
<StgValue><ssdm name="select_ln777_98"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:136  %xor_ln785_4 = xor i1 %select_ln777_98, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:137  %or_ln340_4 = or i1 %tmp_418, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:138  %select_ln340_4 = select i1 %or_ln340_4, i5 -1, i5 %add_ln416_98

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:139  %select_ln1494_98 = select i1 %icmp_ln1494_4, i5 %select_ln340_4, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_98"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:140  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:141  %trunc_ln708_96 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_5_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_96"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:142  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:143  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:144  %zext_ln415_99 = zext i1 %tmp_420 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_99"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:145  %trunc_ln415_99 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_99"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:146  %zext_ln415_164 = zext i1 %tmp_420 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_164"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:147  %add_ln415_99 = add i6 %zext_ln415_99, %trunc_ln708_96

]]></Node>
<StgValue><ssdm name="add_ln415_99"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:148  %add_ln416_99 = add i5 %zext_ln415_164, %trunc_ln415_99

]]></Node>
<StgValue><ssdm name="add_ln416_99"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:149  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:150  %xor_ln416_99 = xor i1 %tmp_421, true

]]></Node>
<StgValue><ssdm name="xor_ln416_99"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:151  %and_ln416_99 = and i1 %tmp_419, %xor_ln416_99

]]></Node>
<StgValue><ssdm name="and_ln416_99"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:152  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:153  %p_Result_16_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:154  %icmp_ln879_99 = icmp eq i5 %p_Result_16_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_99"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:155  %icmp_ln768_99 = icmp eq i5 %p_Result_16_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_99"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:156  %select_ln777_99 = select i1 %and_ln416_99, i1 %icmp_ln879_99, i1 %icmp_ln768_99

]]></Node>
<StgValue><ssdm name="select_ln777_99"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:157  %xor_ln785_5 = xor i1 %select_ln777_99, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:158  %or_ln340_5 = or i1 %tmp_422, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:159  %select_ln340_5 = select i1 %or_ln340_5, i5 -1, i5 %add_ln416_99

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:160  %select_ln1494_99 = select i1 %icmp_ln1494_5, i5 %select_ln340_5, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_99"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:161  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:162  %trunc_ln708_97 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_6_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:163  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:164  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:165  %zext_ln415_100 = zext i1 %tmp_424 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_100"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:166  %trunc_ln415_100 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_100"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:167  %zext_ln415_165 = zext i1 %tmp_424 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_165"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:168  %add_ln415_100 = add i6 %zext_ln415_100, %trunc_ln708_97

]]></Node>
<StgValue><ssdm name="add_ln415_100"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:169  %add_ln416_100 = add i5 %zext_ln415_165, %trunc_ln415_100

]]></Node>
<StgValue><ssdm name="add_ln416_100"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:170  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:171  %xor_ln416_100 = xor i1 %tmp_425, true

]]></Node>
<StgValue><ssdm name="xor_ln416_100"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:172  %and_ln416_100 = and i1 %tmp_423, %xor_ln416_100

]]></Node>
<StgValue><ssdm name="and_ln416_100"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:173  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:174  %p_Result_16_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:175  %icmp_ln879_100 = icmp eq i5 %p_Result_16_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_100"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:176  %icmp_ln768_100 = icmp eq i5 %p_Result_16_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_100"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:177  %select_ln777_100 = select i1 %and_ln416_100, i1 %icmp_ln879_100, i1 %icmp_ln768_100

]]></Node>
<StgValue><ssdm name="select_ln777_100"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:178  %xor_ln785_6 = xor i1 %select_ln777_100, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:179  %or_ln340_6 = or i1 %tmp_426, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:180  %select_ln340_6 = select i1 %or_ln340_6, i5 -1, i5 %add_ln416_100

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:181  %select_ln1494_100 = select i1 %icmp_ln1494_6, i5 %select_ln340_6, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_100"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:182  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:183  %trunc_ln708_98 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_7_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:184  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:185  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:186  %zext_ln415_101 = zext i1 %tmp_428 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_101"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:187  %trunc_ln415_101 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_101"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:188  %zext_ln415_166 = zext i1 %tmp_428 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_166"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:189  %add_ln415_101 = add i6 %zext_ln415_101, %trunc_ln708_98

]]></Node>
<StgValue><ssdm name="add_ln415_101"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:190  %add_ln416_101 = add i5 %zext_ln415_166, %trunc_ln415_101

]]></Node>
<StgValue><ssdm name="add_ln416_101"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:191  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:192  %xor_ln416_101 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="xor_ln416_101"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:193  %and_ln416_101 = and i1 %tmp_427, %xor_ln416_101

]]></Node>
<StgValue><ssdm name="and_ln416_101"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:194  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:195  %p_Result_16_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:196  %icmp_ln879_101 = icmp eq i5 %p_Result_16_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_101"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:197  %icmp_ln768_101 = icmp eq i5 %p_Result_16_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_101"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:198  %select_ln777_101 = select i1 %and_ln416_101, i1 %icmp_ln879_101, i1 %icmp_ln768_101

]]></Node>
<StgValue><ssdm name="select_ln777_101"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:199  %xor_ln785_7 = xor i1 %select_ln777_101, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:200  %or_ln340_7 = or i1 %tmp_430, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:201  %select_ln340_7 = select i1 %or_ln340_7, i5 -1, i5 %add_ln416_101

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:202  %select_ln1494_101 = select i1 %icmp_ln1494_7, i5 %select_ln340_7, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_101"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:203  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:204  %trunc_ln708_99 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:205  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:206  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:207  %zext_ln415_102 = zext i1 %tmp_432 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_102"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:208  %trunc_ln415_102 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_102"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:209  %zext_ln415_167 = zext i1 %tmp_432 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_167"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:210  %add_ln415_102 = add i6 %zext_ln415_102, %trunc_ln708_99

]]></Node>
<StgValue><ssdm name="add_ln415_102"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:211  %add_ln416_102 = add i5 %zext_ln415_167, %trunc_ln415_102

]]></Node>
<StgValue><ssdm name="add_ln416_102"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:212  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:213  %xor_ln416_102 = xor i1 %tmp_433, true

]]></Node>
<StgValue><ssdm name="xor_ln416_102"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:214  %and_ln416_102 = and i1 %tmp_431, %xor_ln416_102

]]></Node>
<StgValue><ssdm name="and_ln416_102"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:215  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:216  %p_Result_16_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:217  %icmp_ln879_102 = icmp eq i5 %p_Result_16_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_102"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:218  %icmp_ln768_102 = icmp eq i5 %p_Result_16_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_102"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:219  %select_ln777_102 = select i1 %and_ln416_102, i1 %icmp_ln879_102, i1 %icmp_ln768_102

]]></Node>
<StgValue><ssdm name="select_ln777_102"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:220  %xor_ln785_8 = xor i1 %select_ln777_102, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:221  %or_ln340_8 = or i1 %tmp_434, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:222  %select_ln340_8 = select i1 %or_ln340_8, i5 -1, i5 %add_ln416_102

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:223  %select_ln1494_102 = select i1 %icmp_ln1494_8, i5 %select_ln340_8, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_102"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:224  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:225  %trunc_ln708_100 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_9_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_100"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:226  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:227  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:228  %zext_ln415_103 = zext i1 %tmp_436 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_103"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:229  %trunc_ln415_103 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_103"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:230  %zext_ln415_168 = zext i1 %tmp_436 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_168"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:231  %add_ln415_103 = add i6 %zext_ln415_103, %trunc_ln708_100

]]></Node>
<StgValue><ssdm name="add_ln415_103"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:232  %add_ln416_103 = add i5 %zext_ln415_168, %trunc_ln415_103

]]></Node>
<StgValue><ssdm name="add_ln416_103"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:233  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:234  %xor_ln416_103 = xor i1 %tmp_437, true

]]></Node>
<StgValue><ssdm name="xor_ln416_103"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:235  %and_ln416_103 = and i1 %tmp_435, %xor_ln416_103

]]></Node>
<StgValue><ssdm name="and_ln416_103"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:236  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:237  %p_Result_16_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_9"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:238  %icmp_ln879_103 = icmp eq i5 %p_Result_16_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_103"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:239  %icmp_ln768_103 = icmp eq i5 %p_Result_16_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_103"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:240  %select_ln777_103 = select i1 %and_ln416_103, i1 %icmp_ln879_103, i1 %icmp_ln768_103

]]></Node>
<StgValue><ssdm name="select_ln777_103"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:241  %xor_ln785_9 = xor i1 %select_ln777_103, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:242  %or_ln340_9 = or i1 %tmp_438, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:243  %select_ln340_9 = select i1 %or_ln340_9, i5 -1, i5 %add_ln416_103

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:244  %select_ln1494_103 = select i1 %icmp_ln1494_9, i5 %select_ln340_9, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_103"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:245  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:246  %trunc_ln708_101 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_10_V_read11, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_101"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:247  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:248  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:249  %zext_ln415_104 = zext i1 %tmp_440 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_104"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:250  %trunc_ln415_104 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read11, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_104"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:251  %zext_ln415_169 = zext i1 %tmp_440 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_169"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:252  %add_ln415_104 = add i6 %zext_ln415_104, %trunc_ln708_101

]]></Node>
<StgValue><ssdm name="add_ln415_104"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:253  %add_ln416_104 = add i5 %zext_ln415_169, %trunc_ln415_104

]]></Node>
<StgValue><ssdm name="add_ln416_104"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:254  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:255  %xor_ln416_104 = xor i1 %tmp_441, true

]]></Node>
<StgValue><ssdm name="xor_ln416_104"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:256  %and_ln416_104 = and i1 %tmp_439, %xor_ln416_104

]]></Node>
<StgValue><ssdm name="and_ln416_104"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:257  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:258  %p_Result_16_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_s"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:259  %icmp_ln879_104 = icmp eq i5 %p_Result_16_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_104"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:260  %icmp_ln768_104 = icmp eq i5 %p_Result_16_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_104"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:261  %select_ln777_104 = select i1 %and_ln416_104, i1 %icmp_ln879_104, i1 %icmp_ln768_104

]]></Node>
<StgValue><ssdm name="select_ln777_104"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:262  %xor_ln785_10 = xor i1 %select_ln777_104, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:263  %or_ln340_10 = or i1 %tmp_442, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:264  %select_ln340_10 = select i1 %or_ln340_10, i5 -1, i5 %add_ln416_104

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:265  %select_ln1494_104 = select i1 %icmp_ln1494_10, i5 %select_ln340_10, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_104"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:266  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:267  %trunc_ln708_102 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_11_V_read12, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_102"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:268  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read12, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:269  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read12, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:270  %zext_ln415_105 = zext i1 %tmp_444 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_105"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:271  %trunc_ln415_105 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read12, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_105"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:272  %zext_ln415_170 = zext i1 %tmp_444 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_170"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:273  %add_ln415_105 = add i6 %zext_ln415_105, %trunc_ln708_102

]]></Node>
<StgValue><ssdm name="add_ln415_105"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:274  %add_ln416_105 = add i5 %zext_ln415_170, %trunc_ln415_105

]]></Node>
<StgValue><ssdm name="add_ln416_105"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:275  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:276  %xor_ln416_105 = xor i1 %tmp_445, true

]]></Node>
<StgValue><ssdm name="xor_ln416_105"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:277  %and_ln416_105 = and i1 %tmp_443, %xor_ln416_105

]]></Node>
<StgValue><ssdm name="and_ln416_105"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:278  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:279  %p_Result_16_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read12, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_10"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:280  %icmp_ln879_105 = icmp eq i5 %p_Result_16_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_105"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:281  %icmp_ln768_105 = icmp eq i5 %p_Result_16_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_105"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:282  %select_ln777_105 = select i1 %and_ln416_105, i1 %icmp_ln879_105, i1 %icmp_ln768_105

]]></Node>
<StgValue><ssdm name="select_ln777_105"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:283  %xor_ln785_11 = xor i1 %select_ln777_105, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:284  %or_ln340_11 = or i1 %tmp_446, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:285  %select_ln340_11 = select i1 %or_ln340_11, i5 -1, i5 %add_ln416_105

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:286  %select_ln1494_105 = select i1 %icmp_ln1494_11, i5 %select_ln340_11, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_105"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:287  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:288  %trunc_ln708_103 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_12_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_103"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:289  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:290  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:291  %zext_ln415_106 = zext i1 %tmp_448 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_106"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:292  %trunc_ln415_106 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_106"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:293  %zext_ln415_171 = zext i1 %tmp_448 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_171"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:294  %add_ln415_106 = add i6 %zext_ln415_106, %trunc_ln708_103

]]></Node>
<StgValue><ssdm name="add_ln415_106"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:295  %add_ln416_106 = add i5 %zext_ln415_171, %trunc_ln415_106

]]></Node>
<StgValue><ssdm name="add_ln416_106"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:296  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:297  %xor_ln416_106 = xor i1 %tmp_449, true

]]></Node>
<StgValue><ssdm name="xor_ln416_106"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:298  %and_ln416_106 = and i1 %tmp_447, %xor_ln416_106

]]></Node>
<StgValue><ssdm name="and_ln416_106"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:299  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:300  %p_Result_16_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_11"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:301  %icmp_ln879_106 = icmp eq i5 %p_Result_16_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_106"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:302  %icmp_ln768_106 = icmp eq i5 %p_Result_16_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_106"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:303  %select_ln777_106 = select i1 %and_ln416_106, i1 %icmp_ln879_106, i1 %icmp_ln768_106

]]></Node>
<StgValue><ssdm name="select_ln777_106"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:304  %xor_ln785_12 = xor i1 %select_ln777_106, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:305  %or_ln340_12 = or i1 %tmp_450, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:306  %select_ln340_12 = select i1 %or_ln340_12, i5 -1, i5 %add_ln416_106

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:307  %select_ln1494_106 = select i1 %icmp_ln1494_12, i5 %select_ln340_12, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_106"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:308  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:309  %trunc_ln708_104 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_13_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_104"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:310  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:311  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:312  %zext_ln415_107 = zext i1 %tmp_452 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_107"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:313  %trunc_ln415_107 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_107"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:314  %zext_ln415_172 = zext i1 %tmp_452 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_172"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:315  %add_ln415_107 = add i6 %zext_ln415_107, %trunc_ln708_104

]]></Node>
<StgValue><ssdm name="add_ln415_107"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:316  %add_ln416_107 = add i5 %zext_ln415_172, %trunc_ln415_107

]]></Node>
<StgValue><ssdm name="add_ln416_107"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:317  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:318  %xor_ln416_107 = xor i1 %tmp_453, true

]]></Node>
<StgValue><ssdm name="xor_ln416_107"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:319  %and_ln416_107 = and i1 %tmp_451, %xor_ln416_107

]]></Node>
<StgValue><ssdm name="and_ln416_107"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:320  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:321  %p_Result_16_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_12"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:322  %icmp_ln879_107 = icmp eq i5 %p_Result_16_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_107"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:323  %icmp_ln768_107 = icmp eq i5 %p_Result_16_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_107"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:324  %select_ln777_107 = select i1 %and_ln416_107, i1 %icmp_ln879_107, i1 %icmp_ln768_107

]]></Node>
<StgValue><ssdm name="select_ln777_107"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:325  %xor_ln785_13 = xor i1 %select_ln777_107, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:326  %or_ln340_13 = or i1 %tmp_454, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:327  %select_ln340_13 = select i1 %or_ln340_13, i5 -1, i5 %add_ln416_107

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:328  %select_ln1494_107 = select i1 %icmp_ln1494_13, i5 %select_ln340_13, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_107"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:329  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:330  %trunc_ln708_105 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_14_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_105"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:331  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:332  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:333  %zext_ln415_108 = zext i1 %tmp_456 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_108"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:334  %trunc_ln415_108 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_108"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:335  %zext_ln415_173 = zext i1 %tmp_456 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_173"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:336  %add_ln415_108 = add i6 %zext_ln415_108, %trunc_ln708_105

]]></Node>
<StgValue><ssdm name="add_ln415_108"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:337  %add_ln416_108 = add i5 %zext_ln415_173, %trunc_ln415_108

]]></Node>
<StgValue><ssdm name="add_ln416_108"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:338  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:339  %xor_ln416_108 = xor i1 %tmp_457, true

]]></Node>
<StgValue><ssdm name="xor_ln416_108"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:340  %and_ln416_108 = and i1 %tmp_455, %xor_ln416_108

]]></Node>
<StgValue><ssdm name="and_ln416_108"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:341  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:342  %p_Result_16_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_13"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:343  %icmp_ln879_108 = icmp eq i5 %p_Result_16_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_108"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:344  %icmp_ln768_108 = icmp eq i5 %p_Result_16_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_108"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:345  %select_ln777_108 = select i1 %and_ln416_108, i1 %icmp_ln879_108, i1 %icmp_ln768_108

]]></Node>
<StgValue><ssdm name="select_ln777_108"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:346  %xor_ln785_14 = xor i1 %select_ln777_108, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:347  %or_ln340_14 = or i1 %tmp_458, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:348  %select_ln340_14 = select i1 %or_ln340_14, i5 -1, i5 %add_ln416_108

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:349  %select_ln1494_108 = select i1 %icmp_ln1494_14, i5 %select_ln340_14, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_108"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:350  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:351  %trunc_ln708_106 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_15_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_106"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:352  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:353  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:354  %zext_ln415_109 = zext i1 %tmp_460 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_109"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:355  %trunc_ln415_109 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_109"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:356  %zext_ln415_174 = zext i1 %tmp_460 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_174"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:357  %add_ln415_109 = add i6 %zext_ln415_109, %trunc_ln708_106

]]></Node>
<StgValue><ssdm name="add_ln415_109"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:358  %add_ln416_109 = add i5 %zext_ln415_174, %trunc_ln415_109

]]></Node>
<StgValue><ssdm name="add_ln416_109"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:359  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:360  %xor_ln416_109 = xor i1 %tmp_461, true

]]></Node>
<StgValue><ssdm name="xor_ln416_109"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:361  %and_ln416_109 = and i1 %tmp_459, %xor_ln416_109

]]></Node>
<StgValue><ssdm name="and_ln416_109"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:362  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:363  %p_Result_16_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_14"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:364  %icmp_ln879_109 = icmp eq i5 %p_Result_16_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_109"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:365  %icmp_ln768_109 = icmp eq i5 %p_Result_16_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_109"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:366  %select_ln777_109 = select i1 %and_ln416_109, i1 %icmp_ln879_109, i1 %icmp_ln768_109

]]></Node>
<StgValue><ssdm name="select_ln777_109"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:367  %xor_ln785_15 = xor i1 %select_ln777_109, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:368  %or_ln340_15 = or i1 %tmp_462, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:369  %select_ln340_15 = select i1 %or_ln340_15, i5 -1, i5 %add_ln416_109

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:370  %select_ln1494_109 = select i1 %icmp_ln1494_15, i5 %select_ln340_15, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_109"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:371  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:372  %trunc_ln708_107 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_16_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_107"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:373  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:374  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:375  %zext_ln415_110 = zext i1 %tmp_464 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_110"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:376  %trunc_ln415_110 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_110"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:377  %zext_ln415_175 = zext i1 %tmp_464 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_175"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:378  %add_ln415_110 = add i6 %zext_ln415_110, %trunc_ln708_107

]]></Node>
<StgValue><ssdm name="add_ln415_110"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:379  %add_ln416_110 = add i5 %zext_ln415_175, %trunc_ln415_110

]]></Node>
<StgValue><ssdm name="add_ln416_110"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:380  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_110, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:381  %xor_ln416_110 = xor i1 %tmp_465, true

]]></Node>
<StgValue><ssdm name="xor_ln416_110"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:382  %and_ln416_110 = and i1 %tmp_463, %xor_ln416_110

]]></Node>
<StgValue><ssdm name="and_ln416_110"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:383  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_110, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:384  %p_Result_16_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_15"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:385  %icmp_ln879_110 = icmp eq i5 %p_Result_16_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_110"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:386  %icmp_ln768_110 = icmp eq i5 %p_Result_16_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_110"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:387  %select_ln777_110 = select i1 %and_ln416_110, i1 %icmp_ln879_110, i1 %icmp_ln768_110

]]></Node>
<StgValue><ssdm name="select_ln777_110"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:388  %xor_ln785_16 = xor i1 %select_ln777_110, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:389  %or_ln340_16 = or i1 %tmp_466, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:390  %select_ln340_16 = select i1 %or_ln340_16, i5 -1, i5 %add_ln416_110

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:391  %select_ln1494_110 = select i1 %icmp_ln1494_16, i5 %select_ln340_16, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_110"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:392  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:393  %trunc_ln708_108 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_17_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_108"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:394  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:395  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:396  %zext_ln415_111 = zext i1 %tmp_468 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_111"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:397  %trunc_ln415_111 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_111"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:398  %zext_ln415_176 = zext i1 %tmp_468 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_176"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:399  %add_ln415_111 = add i6 %zext_ln415_111, %trunc_ln708_108

]]></Node>
<StgValue><ssdm name="add_ln415_111"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:400  %add_ln416_111 = add i5 %zext_ln415_176, %trunc_ln415_111

]]></Node>
<StgValue><ssdm name="add_ln416_111"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:401  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_111, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:402  %xor_ln416_111 = xor i1 %tmp_469, true

]]></Node>
<StgValue><ssdm name="xor_ln416_111"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:403  %and_ln416_111 = and i1 %tmp_467, %xor_ln416_111

]]></Node>
<StgValue><ssdm name="and_ln416_111"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:404  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_111, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:405  %p_Result_16_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_16"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:406  %icmp_ln879_111 = icmp eq i5 %p_Result_16_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_111"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:407  %icmp_ln768_111 = icmp eq i5 %p_Result_16_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_111"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:408  %select_ln777_111 = select i1 %and_ln416_111, i1 %icmp_ln879_111, i1 %icmp_ln768_111

]]></Node>
<StgValue><ssdm name="select_ln777_111"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:409  %xor_ln785_17 = xor i1 %select_ln777_111, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:410  %or_ln340_17 = or i1 %tmp_470, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:411  %select_ln340_17 = select i1 %or_ln340_17, i5 -1, i5 %add_ln416_111

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:412  %select_ln1494_111 = select i1 %icmp_ln1494_17, i5 %select_ln340_17, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_111"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:413  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:414  %trunc_ln708_109 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_18_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_109"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:415  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:416  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:417  %zext_ln415_112 = zext i1 %tmp_472 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_112"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:418  %trunc_ln415_112 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_112"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:419  %zext_ln415_177 = zext i1 %tmp_472 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_177"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:420  %add_ln415_112 = add i6 %zext_ln415_112, %trunc_ln708_109

]]></Node>
<StgValue><ssdm name="add_ln415_112"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:421  %add_ln416_112 = add i5 %zext_ln415_177, %trunc_ln415_112

]]></Node>
<StgValue><ssdm name="add_ln416_112"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:422  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_112, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:423  %xor_ln416_112 = xor i1 %tmp_473, true

]]></Node>
<StgValue><ssdm name="xor_ln416_112"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:424  %and_ln416_112 = and i1 %tmp_471, %xor_ln416_112

]]></Node>
<StgValue><ssdm name="and_ln416_112"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:425  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_112, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:426  %p_Result_16_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_17"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:427  %icmp_ln879_112 = icmp eq i5 %p_Result_16_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_112"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:428  %icmp_ln768_112 = icmp eq i5 %p_Result_16_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_112"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:429  %select_ln777_112 = select i1 %and_ln416_112, i1 %icmp_ln879_112, i1 %icmp_ln768_112

]]></Node>
<StgValue><ssdm name="select_ln777_112"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:430  %xor_ln785_18 = xor i1 %select_ln777_112, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:431  %or_ln340_18 = or i1 %tmp_474, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:432  %select_ln340_18 = select i1 %or_ln340_18, i5 -1, i5 %add_ln416_112

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:433  %select_ln1494_112 = select i1 %icmp_ln1494_18, i5 %select_ln340_18, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_112"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:434  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:435  %trunc_ln708_110 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_19_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_110"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:436  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:437  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:438  %zext_ln415_113 = zext i1 %tmp_476 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_113"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:439  %trunc_ln415_113 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_113"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:440  %zext_ln415_178 = zext i1 %tmp_476 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_178"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:441  %add_ln415_113 = add i6 %zext_ln415_113, %trunc_ln708_110

]]></Node>
<StgValue><ssdm name="add_ln415_113"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:442  %add_ln416_113 = add i5 %zext_ln415_178, %trunc_ln415_113

]]></Node>
<StgValue><ssdm name="add_ln416_113"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:443  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_113, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:444  %xor_ln416_113 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="xor_ln416_113"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:445  %and_ln416_113 = and i1 %tmp_475, %xor_ln416_113

]]></Node>
<StgValue><ssdm name="and_ln416_113"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:446  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_113, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:447  %p_Result_16_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_18"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:448  %icmp_ln879_113 = icmp eq i5 %p_Result_16_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_113"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:449  %icmp_ln768_113 = icmp eq i5 %p_Result_16_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_113"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:450  %select_ln777_113 = select i1 %and_ln416_113, i1 %icmp_ln879_113, i1 %icmp_ln768_113

]]></Node>
<StgValue><ssdm name="select_ln777_113"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:451  %xor_ln785_19 = xor i1 %select_ln777_113, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:452  %or_ln340_19 = or i1 %tmp_478, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:453  %select_ln340_19 = select i1 %or_ln340_19, i5 -1, i5 %add_ln416_113

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:454  %select_ln1494_113 = select i1 %icmp_ln1494_19, i5 %select_ln340_19, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_113"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:455  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:456  %trunc_ln708_111 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_20_V_read21, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_111"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:457  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:458  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read21, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:459  %zext_ln415_114 = zext i1 %tmp_480 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_114"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:460  %trunc_ln415_114 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_20_V_read21, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_114"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:461  %zext_ln415_179 = zext i1 %tmp_480 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_179"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:462  %add_ln415_114 = add i6 %zext_ln415_114, %trunc_ln708_111

]]></Node>
<StgValue><ssdm name="add_ln415_114"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:463  %add_ln416_114 = add i5 %zext_ln415_179, %trunc_ln415_114

]]></Node>
<StgValue><ssdm name="add_ln416_114"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:464  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_114, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:465  %xor_ln416_114 = xor i1 %tmp_481, true

]]></Node>
<StgValue><ssdm name="xor_ln416_114"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:466  %and_ln416_114 = and i1 %tmp_479, %xor_ln416_114

]]></Node>
<StgValue><ssdm name="and_ln416_114"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:467  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_114, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:468  %p_Result_16_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_20_V_read21, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_19"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:469  %icmp_ln879_114 = icmp eq i5 %p_Result_16_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_114"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:470  %icmp_ln768_114 = icmp eq i5 %p_Result_16_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_114"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:471  %select_ln777_114 = select i1 %and_ln416_114, i1 %icmp_ln879_114, i1 %icmp_ln768_114

]]></Node>
<StgValue><ssdm name="select_ln777_114"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:472  %xor_ln785_20 = xor i1 %select_ln777_114, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:473  %or_ln340_20 = or i1 %tmp_482, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:474  %select_ln340_20 = select i1 %or_ln340_20, i5 -1, i5 %add_ln416_114

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:475  %select_ln1494_114 = select i1 %icmp_ln1494_20, i5 %select_ln340_20, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_114"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:476  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:477  %trunc_ln708_112 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_21_V_read22, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_112"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:478  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read22, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:479  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read22, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:480  %zext_ln415_115 = zext i1 %tmp_484 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_115"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:481  %trunc_ln415_115 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_21_V_read22, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_115"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:482  %zext_ln415_180 = zext i1 %tmp_484 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_180"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:483  %add_ln415_115 = add i6 %zext_ln415_115, %trunc_ln708_112

]]></Node>
<StgValue><ssdm name="add_ln415_115"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:484  %add_ln416_115 = add i5 %zext_ln415_180, %trunc_ln415_115

]]></Node>
<StgValue><ssdm name="add_ln416_115"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:485  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_115, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:486  %xor_ln416_115 = xor i1 %tmp_485, true

]]></Node>
<StgValue><ssdm name="xor_ln416_115"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:487  %and_ln416_115 = and i1 %tmp_483, %xor_ln416_115

]]></Node>
<StgValue><ssdm name="and_ln416_115"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:488  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_115, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:489  %p_Result_16_20 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_21_V_read22, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_20"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:490  %icmp_ln879_115 = icmp eq i5 %p_Result_16_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_115"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:491  %icmp_ln768_115 = icmp eq i5 %p_Result_16_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_115"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:492  %select_ln777_115 = select i1 %and_ln416_115, i1 %icmp_ln879_115, i1 %icmp_ln768_115

]]></Node>
<StgValue><ssdm name="select_ln777_115"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:493  %xor_ln785_21 = xor i1 %select_ln777_115, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:494  %or_ln340_21 = or i1 %tmp_486, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:495  %select_ln340_21 = select i1 %or_ln340_21, i5 -1, i5 %add_ln416_115

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:496  %select_ln1494_115 = select i1 %icmp_ln1494_21, i5 %select_ln340_21, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_115"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:497  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:498  %trunc_ln708_113 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_22_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_113"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:499  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:500  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:501  %zext_ln415_116 = zext i1 %tmp_488 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_116"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:502  %trunc_ln415_116 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_22_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_116"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:503  %zext_ln415_181 = zext i1 %tmp_488 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_181"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:504  %add_ln415_116 = add i6 %zext_ln415_116, %trunc_ln708_113

]]></Node>
<StgValue><ssdm name="add_ln415_116"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:505  %add_ln416_116 = add i5 %zext_ln415_181, %trunc_ln415_116

]]></Node>
<StgValue><ssdm name="add_ln416_116"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:506  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_116, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:507  %xor_ln416_116 = xor i1 %tmp_489, true

]]></Node>
<StgValue><ssdm name="xor_ln416_116"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:508  %and_ln416_116 = and i1 %tmp_487, %xor_ln416_116

]]></Node>
<StgValue><ssdm name="and_ln416_116"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:509  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_116, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:510  %p_Result_16_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_22_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_21"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:511  %icmp_ln879_116 = icmp eq i5 %p_Result_16_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_116"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:512  %icmp_ln768_116 = icmp eq i5 %p_Result_16_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_116"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:513  %select_ln777_116 = select i1 %and_ln416_116, i1 %icmp_ln879_116, i1 %icmp_ln768_116

]]></Node>
<StgValue><ssdm name="select_ln777_116"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:514  %xor_ln785_22 = xor i1 %select_ln777_116, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:515  %or_ln340_22 = or i1 %tmp_490, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:516  %select_ln340_22 = select i1 %or_ln340_22, i5 -1, i5 %add_ln416_116

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:517  %select_ln1494_116 = select i1 %icmp_ln1494_22, i5 %select_ln340_22, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_116"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:518  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:519  %trunc_ln708_114 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_23_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_114"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:520  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:521  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:522  %zext_ln415_117 = zext i1 %tmp_492 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_117"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:523  %trunc_ln415_117 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_23_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_117"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:524  %zext_ln415_182 = zext i1 %tmp_492 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_182"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:525  %add_ln415_117 = add i6 %zext_ln415_117, %trunc_ln708_114

]]></Node>
<StgValue><ssdm name="add_ln415_117"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:526  %add_ln416_117 = add i5 %zext_ln415_182, %trunc_ln415_117

]]></Node>
<StgValue><ssdm name="add_ln416_117"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:527  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_117, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:528  %xor_ln416_117 = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="xor_ln416_117"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:529  %and_ln416_117 = and i1 %tmp_491, %xor_ln416_117

]]></Node>
<StgValue><ssdm name="and_ln416_117"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:530  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_117, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:531  %p_Result_16_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_23_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_22"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:532  %icmp_ln879_117 = icmp eq i5 %p_Result_16_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_117"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:533  %icmp_ln768_117 = icmp eq i5 %p_Result_16_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_117"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:534  %select_ln777_117 = select i1 %and_ln416_117, i1 %icmp_ln879_117, i1 %icmp_ln768_117

]]></Node>
<StgValue><ssdm name="select_ln777_117"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:535  %xor_ln785_23 = xor i1 %select_ln777_117, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:536  %or_ln340_23 = or i1 %tmp_494, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:537  %select_ln340_23 = select i1 %or_ln340_23, i5 -1, i5 %add_ln416_117

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:538  %select_ln1494_117 = select i1 %icmp_ln1494_23, i5 %select_ln340_23, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_117"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:539  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:540  %trunc_ln708_115 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_24_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_115"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:541  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:542  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:543  %zext_ln415_118 = zext i1 %tmp_496 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_118"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:544  %trunc_ln415_118 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_24_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_118"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:545  %zext_ln415_183 = zext i1 %tmp_496 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_183"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:546  %add_ln415_118 = add i6 %zext_ln415_118, %trunc_ln708_115

]]></Node>
<StgValue><ssdm name="add_ln415_118"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:547  %add_ln416_118 = add i5 %zext_ln415_183, %trunc_ln415_118

]]></Node>
<StgValue><ssdm name="add_ln416_118"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:548  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_118, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:549  %xor_ln416_118 = xor i1 %tmp_497, true

]]></Node>
<StgValue><ssdm name="xor_ln416_118"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:550  %and_ln416_118 = and i1 %tmp_495, %xor_ln416_118

]]></Node>
<StgValue><ssdm name="and_ln416_118"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:551  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_118, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:552  %p_Result_16_23 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_24_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_23"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:553  %icmp_ln879_118 = icmp eq i5 %p_Result_16_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_118"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:554  %icmp_ln768_118 = icmp eq i5 %p_Result_16_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_118"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:555  %select_ln777_118 = select i1 %and_ln416_118, i1 %icmp_ln879_118, i1 %icmp_ln768_118

]]></Node>
<StgValue><ssdm name="select_ln777_118"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:556  %xor_ln785_24 = xor i1 %select_ln777_118, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:557  %or_ln340_24 = or i1 %tmp_498, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:558  %select_ln340_24 = select i1 %or_ln340_24, i5 -1, i5 %add_ln416_118

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:559  %select_ln1494_118 = select i1 %icmp_ln1494_24, i5 %select_ln340_24, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_118"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:560  %icmp_ln1494_25 = icmp sgt i16 %data_25_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:561  %trunc_ln708_116 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_25_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_116"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:562  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:563  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:564  %zext_ln415_119 = zext i1 %tmp_500 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_119"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:565  %trunc_ln415_119 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_25_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_119"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:566  %zext_ln415_184 = zext i1 %tmp_500 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_184"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:567  %add_ln415_119 = add i6 %zext_ln415_119, %trunc_ln708_116

]]></Node>
<StgValue><ssdm name="add_ln415_119"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:568  %add_ln416_119 = add i5 %zext_ln415_184, %trunc_ln415_119

]]></Node>
<StgValue><ssdm name="add_ln416_119"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:569  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_119, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:570  %xor_ln416_119 = xor i1 %tmp_501, true

]]></Node>
<StgValue><ssdm name="xor_ln416_119"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:571  %and_ln416_119 = and i1 %tmp_499, %xor_ln416_119

]]></Node>
<StgValue><ssdm name="and_ln416_119"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:572  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_119, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:573  %p_Result_16_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_25_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_24"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
<literal name="and_ln416_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:574  %icmp_ln879_119 = icmp eq i5 %p_Result_16_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_119"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
<literal name="and_ln416_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:575  %icmp_ln768_119 = icmp eq i5 %p_Result_16_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_119"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:576  %select_ln777_119 = select i1 %and_ln416_119, i1 %icmp_ln879_119, i1 %icmp_ln768_119

]]></Node>
<StgValue><ssdm name="select_ln777_119"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:577  %xor_ln785_25 = xor i1 %select_ln777_119, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:578  %or_ln340_25 = or i1 %tmp_502, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:579  %select_ln340_25 = select i1 %or_ln340_25, i5 -1, i5 %add_ln416_119

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:580  %select_ln1494_119 = select i1 %icmp_ln1494_25, i5 %select_ln340_25, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_119"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:581  %icmp_ln1494_26 = icmp sgt i16 %data_26_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:582  %trunc_ln708_117 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_26_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_117"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:583  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:584  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:585  %zext_ln415_120 = zext i1 %tmp_504 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_120"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:586  %trunc_ln415_120 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_26_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_120"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:587  %zext_ln415_185 = zext i1 %tmp_504 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_185"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:588  %add_ln415_120 = add i6 %zext_ln415_120, %trunc_ln708_117

]]></Node>
<StgValue><ssdm name="add_ln415_120"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:589  %add_ln416_120 = add i5 %zext_ln415_185, %trunc_ln415_120

]]></Node>
<StgValue><ssdm name="add_ln416_120"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:590  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_120, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:591  %xor_ln416_120 = xor i1 %tmp_505, true

]]></Node>
<StgValue><ssdm name="xor_ln416_120"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:592  %and_ln416_120 = and i1 %tmp_503, %xor_ln416_120

]]></Node>
<StgValue><ssdm name="and_ln416_120"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:593  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_120, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:594  %p_Result_16_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_26_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_25"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
<literal name="and_ln416_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:595  %icmp_ln879_120 = icmp eq i5 %p_Result_16_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_120"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
<literal name="and_ln416_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:596  %icmp_ln768_120 = icmp eq i5 %p_Result_16_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_120"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:597  %select_ln777_120 = select i1 %and_ln416_120, i1 %icmp_ln879_120, i1 %icmp_ln768_120

]]></Node>
<StgValue><ssdm name="select_ln777_120"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:598  %xor_ln785_26 = xor i1 %select_ln777_120, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:599  %or_ln340_26 = or i1 %tmp_506, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:600  %select_ln340_26 = select i1 %or_ln340_26, i5 -1, i5 %add_ln416_120

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:601  %select_ln1494_120 = select i1 %icmp_ln1494_26, i5 %select_ln340_26, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_120"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:602  %icmp_ln1494_27 = icmp sgt i16 %data_27_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:603  %trunc_ln708_118 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_27_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_118"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:604  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:605  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:606  %zext_ln415_121 = zext i1 %tmp_508 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_121"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:607  %trunc_ln415_121 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_27_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_121"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:608  %zext_ln415_186 = zext i1 %tmp_508 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_186"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:609  %add_ln415_121 = add i6 %zext_ln415_121, %trunc_ln708_118

]]></Node>
<StgValue><ssdm name="add_ln415_121"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:610  %add_ln416_121 = add i5 %zext_ln415_186, %trunc_ln415_121

]]></Node>
<StgValue><ssdm name="add_ln416_121"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:611  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_121, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:612  %xor_ln416_121 = xor i1 %tmp_509, true

]]></Node>
<StgValue><ssdm name="xor_ln416_121"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:613  %and_ln416_121 = and i1 %tmp_507, %xor_ln416_121

]]></Node>
<StgValue><ssdm name="and_ln416_121"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:614  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_121, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:615  %p_Result_16_26 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_27_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_26"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
<literal name="and_ln416_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:616  %icmp_ln879_121 = icmp eq i5 %p_Result_16_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_121"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
<literal name="and_ln416_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:617  %icmp_ln768_121 = icmp eq i5 %p_Result_16_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_121"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:618  %select_ln777_121 = select i1 %and_ln416_121, i1 %icmp_ln879_121, i1 %icmp_ln768_121

]]></Node>
<StgValue><ssdm name="select_ln777_121"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:619  %xor_ln785_27 = xor i1 %select_ln777_121, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:620  %or_ln340_27 = or i1 %tmp_510, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:621  %select_ln340_27 = select i1 %or_ln340_27, i5 -1, i5 %add_ln416_121

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:622  %select_ln1494_121 = select i1 %icmp_ln1494_27, i5 %select_ln340_27, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_121"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:623  %icmp_ln1494_28 = icmp sgt i16 %data_28_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:624  %trunc_ln708_119 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_28_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_119"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:625  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:626  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:627  %zext_ln415_122 = zext i1 %tmp_512 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_122"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:628  %trunc_ln415_122 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_28_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_122"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:629  %zext_ln415_187 = zext i1 %tmp_512 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_187"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:630  %add_ln415_122 = add i6 %zext_ln415_122, %trunc_ln708_119

]]></Node>
<StgValue><ssdm name="add_ln415_122"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:631  %add_ln416_122 = add i5 %zext_ln415_187, %trunc_ln415_122

]]></Node>
<StgValue><ssdm name="add_ln416_122"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:632  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_122, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:633  %xor_ln416_122 = xor i1 %tmp_513, true

]]></Node>
<StgValue><ssdm name="xor_ln416_122"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:634  %and_ln416_122 = and i1 %tmp_511, %xor_ln416_122

]]></Node>
<StgValue><ssdm name="and_ln416_122"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:635  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_122, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:636  %p_Result_16_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_28_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_27"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
<literal name="and_ln416_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:637  %icmp_ln879_122 = icmp eq i5 %p_Result_16_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_122"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
<literal name="and_ln416_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:638  %icmp_ln768_122 = icmp eq i5 %p_Result_16_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_122"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:639  %select_ln777_122 = select i1 %and_ln416_122, i1 %icmp_ln879_122, i1 %icmp_ln768_122

]]></Node>
<StgValue><ssdm name="select_ln777_122"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:640  %xor_ln785_28 = xor i1 %select_ln777_122, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:641  %or_ln340_28 = or i1 %tmp_514, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:642  %select_ln340_28 = select i1 %or_ln340_28, i5 -1, i5 %add_ln416_122

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:643  %select_ln1494_122 = select i1 %icmp_ln1494_28, i5 %select_ln340_28, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_122"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:644  %icmp_ln1494_29 = icmp sgt i16 %data_29_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:645  %trunc_ln708_120 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_29_V_read_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_120"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:646  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:647  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:648  %zext_ln415_123 = zext i1 %tmp_516 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_123"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:649  %trunc_ln415_123 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_29_V_read_3, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_123"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:650  %zext_ln415_188 = zext i1 %tmp_516 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_188"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:651  %add_ln415_123 = add i6 %zext_ln415_123, %trunc_ln708_120

]]></Node>
<StgValue><ssdm name="add_ln415_123"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:652  %add_ln416_123 = add i5 %zext_ln415_188, %trunc_ln415_123

]]></Node>
<StgValue><ssdm name="add_ln416_123"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:653  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_123, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:654  %xor_ln416_123 = xor i1 %tmp_517, true

]]></Node>
<StgValue><ssdm name="xor_ln416_123"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:655  %and_ln416_123 = and i1 %tmp_515, %xor_ln416_123

]]></Node>
<StgValue><ssdm name="and_ln416_123"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:656  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_123, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:657  %p_Result_16_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_29_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_28"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
<literal name="and_ln416_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:658  %icmp_ln879_123 = icmp eq i5 %p_Result_16_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_123"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
<literal name="and_ln416_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:659  %icmp_ln768_123 = icmp eq i5 %p_Result_16_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_123"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:660  %select_ln777_123 = select i1 %and_ln416_123, i1 %icmp_ln879_123, i1 %icmp_ln768_123

]]></Node>
<StgValue><ssdm name="select_ln777_123"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:661  %xor_ln785_29 = xor i1 %select_ln777_123, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:662  %or_ln340_29 = or i1 %tmp_518, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:663  %select_ln340_29 = select i1 %or_ln340_29, i5 -1, i5 %add_ln416_123

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:664  %select_ln1494_123 = select i1 %icmp_ln1494_29, i5 %select_ln340_29, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_123"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:665  %icmp_ln1494_30 = icmp sgt i16 %data_30_V_read31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:666  %trunc_ln708_121 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_30_V_read31, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_121"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:667  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:668  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read31, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:669  %zext_ln415_124 = zext i1 %tmp_520 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_124"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:670  %trunc_ln415_124 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_30_V_read31, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_124"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:671  %zext_ln415_189 = zext i1 %tmp_520 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_189"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:672  %add_ln415_124 = add i6 %zext_ln415_124, %trunc_ln708_121

]]></Node>
<StgValue><ssdm name="add_ln415_124"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:673  %add_ln416_124 = add i5 %zext_ln415_189, %trunc_ln415_124

]]></Node>
<StgValue><ssdm name="add_ln416_124"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:674  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_124, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:675  %xor_ln416_124 = xor i1 %tmp_521, true

]]></Node>
<StgValue><ssdm name="xor_ln416_124"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:676  %and_ln416_124 = and i1 %tmp_519, %xor_ln416_124

]]></Node>
<StgValue><ssdm name="and_ln416_124"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:677  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_124, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:678  %p_Result_16_29 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_30_V_read31, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_29"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
<literal name="and_ln416_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:679  %icmp_ln879_124 = icmp eq i5 %p_Result_16_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_124"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
<literal name="and_ln416_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:680  %icmp_ln768_124 = icmp eq i5 %p_Result_16_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_124"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:681  %select_ln777_124 = select i1 %and_ln416_124, i1 %icmp_ln879_124, i1 %icmp_ln768_124

]]></Node>
<StgValue><ssdm name="select_ln777_124"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:682  %xor_ln785_30 = xor i1 %select_ln777_124, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:683  %or_ln340_30 = or i1 %tmp_522, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:684  %select_ln340_30 = select i1 %or_ln340_30, i5 -1, i5 %add_ln416_124

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:685  %select_ln1494_124 = select i1 %icmp_ln1494_30, i5 %select_ln340_30, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_124"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:686  %icmp_ln1494_31 = icmp sgt i16 %data_31_V_read32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:687  %trunc_ln708_122 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_31_V_read32, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_122"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:688  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read32, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:689  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read32, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:690  %zext_ln415_125 = zext i1 %tmp_524 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_125"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:691  %trunc_ln415_125 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_31_V_read32, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_125"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="1">
<![CDATA[
hls_label_25:692  %zext_ln415_190 = zext i1 %tmp_524 to i5

]]></Node>
<StgValue><ssdm name="zext_ln415_190"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:693  %add_ln415_125 = add i6 %zext_ln415_125, %trunc_ln708_122

]]></Node>
<StgValue><ssdm name="add_ln415_125"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:694  %add_ln416_125 = add i5 %zext_ln415_190, %trunc_ln415_125

]]></Node>
<StgValue><ssdm name="add_ln416_125"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:695  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_125, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:696  %xor_ln416_125 = xor i1 %tmp_525, true

]]></Node>
<StgValue><ssdm name="xor_ln416_125"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:697  %and_ln416_125 = and i1 %tmp_523, %xor_ln416_125

]]></Node>
<StgValue><ssdm name="and_ln416_125"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
hls_label_25:698  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_125, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:699  %p_Result_16_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_31_V_read32, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_30"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
<literal name="and_ln416_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:700  %icmp_ln879_125 = icmp eq i5 %p_Result_16_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_125"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
<literal name="and_ln416_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:701  %icmp_ln768_125 = icmp eq i5 %p_Result_16_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_125"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:702  %select_ln777_125 = select i1 %and_ln416_125, i1 %icmp_ln879_125, i1 %icmp_ln768_125

]]></Node>
<StgValue><ssdm name="select_ln777_125"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:703  %xor_ln785_31 = xor i1 %select_ln777_125, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:704  %or_ln340_31 = or i1 %tmp_526, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:705  %select_ln340_31 = select i1 %or_ln340_31, i5 -1, i5 %add_ln416_125

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_25:706  %select_ln1494_125 = select i1 %icmp_ln1494_31, i5 %select_ln340_31, i5 0

]]></Node>
<StgValue><ssdm name="select_ln1494_125"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:707  %mrv = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } undef, i5 %select_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:708  %mrv_1 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv, i5 %select_ln1494_95, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:709  %mrv_2 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_1, i5 %select_ln1494_96, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:710  %mrv_3 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_2, i5 %select_ln1494_97, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:711  %mrv_4 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_3, i5 %select_ln1494_98, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:712  %mrv_5 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_4, i5 %select_ln1494_99, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:713  %mrv_6 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_5, i5 %select_ln1494_100, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:714  %mrv_7 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_6, i5 %select_ln1494_101, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:715  %mrv_8 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_7, i5 %select_ln1494_102, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:716  %mrv_9 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_8, i5 %select_ln1494_103, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:717  %mrv_10 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_9, i5 %select_ln1494_104, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:718  %mrv_11 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_10, i5 %select_ln1494_105, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:719  %mrv_12 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_11, i5 %select_ln1494_106, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:720  %mrv_13 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_12, i5 %select_ln1494_107, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:721  %mrv_14 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_13, i5 %select_ln1494_108, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:722  %mrv_15 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_14, i5 %select_ln1494_109, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:723  %mrv_16 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_15, i5 %select_ln1494_110, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:724  %mrv_17 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_16, i5 %select_ln1494_111, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:725  %mrv_18 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_17, i5 %select_ln1494_112, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:726  %mrv_19 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_18, i5 %select_ln1494_113, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:727  %mrv_20 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_19, i5 %select_ln1494_114, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:728  %mrv_21 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_20, i5 %select_ln1494_115, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:729  %mrv_22 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_21, i5 %select_ln1494_116, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:730  %mrv_23 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_22, i5 %select_ln1494_117, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:731  %mrv_24 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_23, i5 %select_ln1494_118, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:732  %mrv_25 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_24, i5 %select_ln1494_119, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:733  %mrv_26 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_25, i5 %select_ln1494_120, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:734  %mrv_27 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_26, i5 %select_ln1494_121, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:735  %mrv_28 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_27, i5 %select_ln1494_122, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:736  %mrv_29 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_28, i5 %select_ln1494_123, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:737  %mrv_30 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_29, i5 %select_ln1494_124, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="160" op_0_bw="160" op_1_bw="5">
<![CDATA[
hls_label_25:738  %mrv_31 = insertvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_30, i5 %select_ln1494_125, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="160">
<![CDATA[
hls_label_25:739  ret { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %mrv_31

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
