// Seed: 3313807170
module module_0;
  tri0 id_1;
  assign module_1.type_4 = 0;
  tri  id_2 = -1 && id_1;
  wire id_3;
  wire id_4, id_5;
  wire id_6 = id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    output tri id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    input tri0 id_14,
    input wor id_15,
    input wor id_16,
    output supply0 id_17,
    input uwire id_18,
    input uwire id_19,
    output uwire id_20,
    input tri id_21,
    input supply1 id_22,
    output tri id_23
);
  wire id_25;
  module_0 modCall_1 ();
endmodule
