
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.
Flattening unmatched subcell hgu_sw_cap in circuit hgu_delay_no_code (1)(8 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_delay_no_code (1)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_delay_no_code (1)(2 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)

Class hgu_delay_no_code (0):  Merged 13 parallel devices.
Class hgu_delay_no_code (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (9->2)             |sky130_fd_pr__pfet_01v8 (9->2)             
sky130_fd_pr__nfet_01v8 (30->25)           |sky130_fd_pr__nfet_01v8 (29->25)           
sky130_fd_pr__pfet_01v8_hvt (12->11)       |sky130_fd_pr__pfet_01v8_hvt (11)           
Number of devices: 38                      |Number of devices: 38                      
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with property errors.
sky130_fd_pr__pfet_01v8_hvt:30 vs. sky130_fd_pr__pfet_01v8_hvt:M48:
 w circuit1: 0.84   circuit2: 0.42   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_01v8:4 vs. sky130_fd_pr__nfet_01v8:M1:
 w circuit1: 0.84   circuit2: 0.42   (delta=66.7%, cutoff=1%)

Subcircuit pins:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
IN                                         |IN                                         
x10.A                                      |code[3] **Mismatch**                       
OUT                                        |OUT                                        
VSS                                        |VSS                                        
x2.SW                                      |code[0] **Mismatch**                       
code[1]                                    |code[1]                                    
code[2]                                    |code[2]                                    
VDD                                        |VDD                                        
x7.SW                                      |code_offset **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for hgu_delay_no_code and hgu_delay_no_code altered to match.
Device classes hgu_delay_no_code and hgu_delay_no_code are equivalent.

Subcircuit summary:
Circuit 1: hgu_delay                       |Circuit 2: hgu_delay                       
-------------------------------------------|-------------------------------------------
hgu_delay_no_code (4)                      |hgu_delay_no_code (4)                      
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_delay                       |Circuit 2: hgu_delay                       
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
sample_delay_offset                        |sample_delay_offset                        
in                                         |IN                                         
sample_code0[0]                            |SAMPLE_CODE0[0]                            
sample_code0[1]                            |SAMPLE_CODE0[1]                            
sample_code0[2]                            |SAMPLE_CODE0[2]                            
sample_code0[3]                            |SAMPLE_CODE0[3]                            
sample_code2[0]                            |SAMPLE_CODE2[0]                            
sample_code1[0]                            |SAMPLE_CODE1[0]                            
sample_code2[1]                            |SAMPLE_CODE2[1]                            
sample_code1[1]                            |SAMPLE_CODE1[1]                            
sample_code2[2]                            |SAMPLE_CODE2[2]                            
sample_code1[2]                            |SAMPLE_CODE1[2]                            
sample_code2[3]                            |SAMPLE_CODE2[3]                            
sample_code1[3]                            |SAMPLE_CODE1[3]                            
out                                        |OUT                                        
sample_code3[0]                            |SAMPLE_CODE3[0]                            
sample_code3[1]                            |SAMPLE_CODE3[1]                            
sample_code3[2]                            |SAMPLE_CODE3[2]                            
sample_code3[3]                            |SAMPLE_CODE3[3]                            
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_delay and hgu_delay are equivalent.

Final result: Circuits match uniquely.
.

The following cells had property errors:
 hgu_delay_no_code
