#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 31 15:08:38 2025
# Process ID: 8856
# Current directory: C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.runs/synth_1/top.vds
# Journal file: C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 811.492 ; gain = 178.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/display.vhd:15' bound to instance 'comp_display' of component 'display' [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/display.vhd:25]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter work_freq bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display' (1#1) [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/display.vhd:25]
INFO: [Synth 8-3491] module 'rs232_monitor_port' declared at 'C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/rs232_monitor_port.vhd:4' bound to instance 'comp_rs232_port_monitor' of component 'rs232_monitor_port' [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rs232_monitor_port' [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/rs232_monitor_port.vhd:17]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter trans_speed bound to: 9600 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/rs232_monitor_port.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/rs232_monitor_port.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'rs232_monitor_port' (2#1) [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/rs232_monitor_port.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 875.742 ; gain = 242.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 875.742 ; gain = 242.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 875.742 ; gain = 242.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/constrs_1/new/isp4.xdc]
Finished Parsing XDC File [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/constrs_1/new/isp4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.srcs/constrs_1/new/isp4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs232_monitor_port'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 no_data |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rs232_monitor_port'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module rs232_monitor_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[24]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[16]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[8]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[0]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[25]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[17]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[26]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[18]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[27]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[19]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[28]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[20]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[29]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[21]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[30]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[22]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'comp_rs232_port_monitor/digit_reg_reg[31]' (FDE) to 'comp_rs232_port_monitor/digit_reg_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 991.875 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 992.039 ; gain = 358.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT2   |     6|
|4     |LUT3   |     7|
|5     |LUT4   |    18|
|6     |LUT5   |    52|
|7     |LUT6   |    28|
|8     |FDCE   |    34|
|9     |FDPE   |     1|
|10    |FDRE   |    38|
|11    |FDSE   |     4|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |   216|
|2     |  comp_display            |display            |   101|
|3     |  comp_rs232_port_monitor |rs232_monitor_port |    99|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 998.820 ; gain = 249.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 998.820 ; gain = 365.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.895 ; gain = 656.812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab1/Desktop/lab4ISP/lab4/lab4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 15:08:56 2025...
