{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710905251859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710905251859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:27:31 2024 " "Processing started: Tue Mar 19 21:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710905251859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710905251859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710905251859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710905252688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710905252688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/7segment_display/segmentos_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/7segment_display/segmentos_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos_7 " "Found entity 1: segmentos_7" {  } { { "../../7segment_display/segmentos_7.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(92) " "Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "../src/UART_tx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710905264725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "../src/UART_tx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "../src/UART_rx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "../src/UART_baudrate_generator.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../src/TOP.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/TOP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/de10_lite_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/de10_lite_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_wr " "Found entity 1: DE10_Lite_wr" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/two_boards_de10_lite_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/src/two_boards_de10_lite_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_boards_DE10_Lite_wr " "Found entity 1: two_boards_DE10_Lite_wr" {  } { { "../src/two_boards_DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/two_boards_DE10_Lite_wr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/tb/uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/uart/tb/uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tb " "Found entity 1: UART_tb" {  } { { "../tb/UART_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/tb/UART_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710905264765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710905264765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_tb " "Elaborating entity \"UART_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710905264865 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "MAX10_CLK1_50 UART_tb.v(30) " "Verilog HDL warning at UART_tb.v(30): assignments to MAX10_CLK1_50 create a combinational loop" {  } { { "../tb/UART_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/tb/UART_tb.v" 30 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1710905264865 "|UART_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "UART_tb.v(55) " "Verilog HDL warning at UART_tb.v(55): ignoring unsupported system task" {  } { { "../tb/UART_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/tb/UART_tb.v" 55 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1710905264865 "|UART_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_wr DE10_Lite_wr:dut " "Elaborating entity \"DE10_Lite_wr\" for hierarchy \"DE10_Lite_wr:dut\"" {  } { { "../tb/UART_tb.v" "dut" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/tb/UART_tb.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Lite_wr.v(28) " "Verilog HDL assignment warning at DE10_Lite_wr.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Lite_wr.v(29) " "Verilog HDL assignment warning at DE10_Lite_wr.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DE10_Lite_wr.v(30) " "Verilog HDL assignment warning at DE10_Lite_wr.v(30): truncated value with size 32 to match size of target (3)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Lite_wr.v(55) " "Verilog HDL assignment warning at DE10_Lite_wr.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Lite_wr.v(56) " "Verilog HDL assignment warning at DE10_Lite_wr.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DE10_Lite_wr.v(57) " "Verilog HDL assignment warning at DE10_Lite_wr.v(57): truncated value with size 32 to match size of target (3)" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_Lite_wr.v(8) " "Output port \"LEDR\" at DE10_Lite_wr.v(8) has no driver" {  } { { "../src/DE10_Lite_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1710905264895 "|DE10_Lite_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos_7 DE10_Lite_wr:dut\|segmentos_7:RECEIVER_DISPLAY1 " "Elaborating entity \"segmentos_7\" for hierarchy \"DE10_Lite_wr:dut\|segmentos_7:RECEIVER_DISPLAY1\"" {  } { { "../src/DE10_Lite_wr.v" "RECEIVER_DISPLAY1" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP DE10_Lite_wr:dut\|TOP:BOARD1 " "Elaborating entity \"TOP\" for hierarchy \"DE10_Lite_wr:dut\|TOP:BOARD1\"" {  } { { "../src/DE10_Lite_wr.v" "BOARD1" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx DE10_Lite_wr:dut\|TOP:BOARD1\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"DE10_Lite_wr:dut\|TOP:BOARD1\|UART_rs232_rx:I_RS232RX\"" {  } { { "../src/TOP.v" "I_RS232RX" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.v(99) " "Verilog HDL assignment warning at UART_rx.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_rx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_rx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264925 "|DE10_Lite_wr|TOP:BOARD1|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rx.v(110) " "Verilog HDL assignment warning at UART_rx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "../src/UART_rx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264925 "|DE10_Lite_wr|TOP:BOARD1|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx DE10_Lite_wr:dut\|TOP:BOARD1\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"DE10_Lite_wr:dut\|TOP:BOARD1\|UART_rs232_tx:I_RS232TX\"" {  } { { "../src/TOP.v" "I_RS232TX" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/TOP.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(104) " "Verilog HDL assignment warning at UART_tx.v(104): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_tx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264925 "|DE10_Lite_wr|TOP:BOARD1|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_tx.v(124) " "Verilog HDL assignment warning at UART_tx.v(124): truncated value with size 32 to match size of target (5)" {  } { { "../src/UART_tx.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710905264925 "|DE10_Lite_wr|TOP:BOARD1|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator DE10_Lite_wr:dut\|TOP:BOARD1\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"DE10_Lite_wr:dut\|TOP:BOARD1\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "../src/TOP.v" "I_BAUDGEN" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/TOP.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710905264925 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MAX10_CLK1_50 " "Net \"MAX10_CLK1_50\" is missing source, defaulting to GND" {  } { { "../tb/UART_tb.v" "MAX10_CLK1_50" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/tb/UART_tb.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710905264975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710905264975 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710905265045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710905265105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710905265125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:27:45 2024 " "Processing ended: Tue Mar 19 21:27:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710905265125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710905265125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710905265125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710905265125 ""}
