INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/100 bit adder/100 bit adder.srcs/sources_1/new/bit100adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit100adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/100 bit adder/100 bit adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
