<?xml version='1.0' encoding='utf-8'?>
<html xmlns:m="http://www.w3.org/1998/Math/MathML" xmlns:svg="http://www.w3.org/2000/svg" xmlns:epub="http://www.idpf.org/2007/ops" xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" epub:prefix="index: http://www.index.com/">
  <head>
    <meta name="dcterms.conformsTo" content="PXE Basic 1.0"/>
    <meta name="generator" content="PXE Tools version 1.39.52"/>
    <!--Created by pxe.pl for standard version PXE Basic 1.0,data-profile-product=standard by PXE Tools 1.39.52, partial=false-->
    <title>6.1 Storage Technologies</title>
    <link rel="alternate stylesheet" type="text/css" title="night" href="../css/theme/night.css"/>
    <link rel="alternate stylesheet" type="text/css" title="sepia" href="../css/theme/sepia.css"/>
    <script src="js/format_lg_obj.js"></script>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
  <link href="../../stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="../../page_styles.css" rel="stylesheet" type="text/css"/>
</head>
  <body epub:type="bodymatter" class="calibre pcalibre pcalibre1">
<section id="P70004970270000000000000000051B5" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="pcalibre title pcalibre1" id="P700049702700000000000000004394D" data-uri="chapter06.xhtml#P700049702700000000000000004394D" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000051B7" title="581" data-uri="chapter06.xhtml#P70004970270000000000000000051B7" epub:type="pagebreak"></span><span class="pcalibre label pcalibre1">6.1 </span>Storage Technologies</h1></header>
<p id="P700049702700000000000000004394E" data-uri="chapter06.xhtml#P700049702700000000000000004394E" class="pcalibre1 pcalibre calibre2">Much of the success of computer technology stems from the tremendous progress in storage technology. Early computers had a few kilobytes of random access memory. The earliest IBM PCs didn't even have a hard disk. That changed with the introduction of the IBM PC-XT in 1982, with its 10-megabyte disk. By the year 2015, typical machines had 300,000 times as much disk storage, and the amount of storage was increasing by a factor of 2 every couple of years.</p>
<section id="P70004970270000000000000000051B9" data-uri="chapter06.xhtml#P70004970270000000000000000051B9" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="pcalibre title1 pcalibre1" id="P700049702700000000000000004394F" data-uri="chapter06.xhtml#P700049702700000000000000004394F" epub:type="title"><span class="pcalibre label pcalibre1">6.1.1 </span>Random Access Memory</h1></header>
<p id="P7000497027000000000000000043950" data-uri="chapter06.xhtml#P7000497027000000000000000043950" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">Random access memory (RAM)</i> comes in two varieties—static and dynamic. <i class="calibre5 pcalibre pcalibre1">Static RAM (SRAM)</i> is faster and significantly more expensive than <i class="calibre5 pcalibre pcalibre1">dynamic RAM (DRAM).</i> SRAM is used for cache memories, both on and off the CPU chip. DRAM is used for the main memory plus the frame buffer of a graphics system. Typically, a desktop system will have no more than a few tens of megabytes of SRAM, but hundreds or thousands of megabytes of DRAM.</p>
<section id="P70004970270000000000000000051BC" data-uri="chapter06.xhtml#P70004970270000000000000000051BC" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043951" data-uri="chapter06.xhtml#P7000497027000000000000000043951" epub:type="title">Static RAM</h1></header>
<p id="P7000497027000000000000000043952" data-uri="chapter06.xhtml#P7000497027000000000000000043952" class="pcalibre1 pcalibre calibre2">SRAM stores each bit in a <i class="calibre5 pcalibre pcalibre1">bistable</i> memory cell. Each cell is implemented with a six-transistor circuit. This circuit has the property that it can stay indefinitely in either of two different voltage configurations, or <i class="calibre5 pcalibre pcalibre1">states.</i> Any other state will be unstable—starting from there, the circuit will quickly move toward one of the stable states. Such a memory cell is analogous to the inverted pendulum illustrated in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051C1"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.1</span></a>.</p>
<p id="P7000497027000000000000000043953" data-uri="chapter06.xhtml#P7000497027000000000000000043953" class="pcalibre1 pcalibre calibre2">The pendulum is stable when it is tilted either all the way to the left or all the way to the right. From any other position, the pendulum will fall to one side or the other. In principle, the pendulum could also remain balanced in a vertical position indefinitely, but this state is <i class="calibre5 pcalibre pcalibre1">metastable</i>—the smallest disturbance would make it start to fall, and once it fell it would never return to the vertical position.</p>
<p id="P7000497027000000000000000043954" data-uri="chapter06.xhtml#P7000497027000000000000000043954" class="pcalibre1 pcalibre calibre2">Due to its bistable nature, an SRAM memory cell will retain its value indefinitely, as long as it is kept powered. Even when a disturbance, such as electrical noise, perturbs the voltages, the circuit will return to the stable value when the disturbance is removed.</p>
<figure class="pcalibre5 figure pcalibre" id="P70004970270000000000000000051C1" data-uri="chapter06.xhtml#P70004970270000000000000000051C1">
<img alt="A diagram shows two stable pendulums, resting on the left and the right, and one unstable pendulum above the fulcrum." id="P7000497027000000000000000043955" data-uri="P700049702700000000000000000B729" src="../images/p581-1.png" class="calibre193 pcalibre pcalibre1"/>
<figcaption id="P7000497027000000000000000043956" data-uri="chapter06.xhtml#P7000497027000000000000000043956" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043957" data-uri="chapter06.xhtml#P7000497027000000000000000043957" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.1 </span>Inverted pendulum.</h1></header>
<div class="caption pcalibre pcalibre1" id="P7000497027000000000000000043958" data-uri="chapter06.xhtml#P7000497027000000000000000043958"><p id="P7000497027000000000000000043959" data-uri="chapter06.xhtml#P7000497027000000000000000043959" class="pcalibre calibre3 pcalibre1">Like an SRAM cell, the pendulum has only two stable configurations, or <i class="calibre5 pcalibre pcalibre1">states.</i></p></div></figcaption>
</figure>
<figure class="pcalibre5 figure pcalibre" id="P70004970270000000000000000051C7" data-uri="chapter06.xhtml#P70004970270000000000000000051C7">
<span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000051C8" title="582" data-uri="chapter06.xhtml#P70004970270000000000000000051C8" epub:type="pagebreak"></span>
<table id="P700049702700000000000000004395A" data-uri="chapter06.xhtml#P700049702700000000000000004395A" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P700049702700000000000000004395B" data-uri="chapter06.xhtml#P700049702700000000000000004395B" class="calibre18 pcalibre pcalibre1"/>
<th id="P700049702700000000000000004395C" data-uri="chapter06.xhtml#P700049702700000000000000004395C" class="calibre18 pcalibre pcalibre1">Transistors per bit</th>
<th id="P700049702700000000000000004395D" data-uri="chapter06.xhtml#P700049702700000000000000004395D" class="calibre18 pcalibre pcalibre1">Relative access time</th>
<th id="P700049702700000000000000004395E" data-uri="chapter06.xhtml#P700049702700000000000000004395E" class="calibre18 pcalibre pcalibre1">Persistent?</th>
<th id="P700049702700000000000000004395F" data-uri="chapter06.xhtml#P700049702700000000000000004395F" class="calibre18 pcalibre pcalibre1">Sensitive?</th>
<th id="P7000497027000000000000000043960" data-uri="chapter06.xhtml#P7000497027000000000000000043960" class="calibre18 pcalibre pcalibre1">Relative cost</th>
<th id="P7000497027000000000000000043961" data-uri="chapter06.xhtml#P7000497027000000000000000043961" class="calibre18 pcalibre pcalibre1">Applications</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043962" data-uri="chapter06.xhtml#P7000497027000000000000000043962" class="calibre20 pcalibre pcalibre1">SRAM</td>
<td id="P7000497027000000000000000043963" data-uri="chapter06.xhtml#P7000497027000000000000000043963" class="calibre20 pcalibre pcalibre1">6</td>
<td id="P7000497027000000000000000043964" data-uri="chapter06.xhtml#P7000497027000000000000000043964" class="calibre20 pcalibre pcalibre1">1×</td>
<td id="P7000497027000000000000000043965" data-uri="chapter06.xhtml#P7000497027000000000000000043965" class="calibre20 pcalibre pcalibre1">Yes</td>
<td id="P7000497027000000000000000043966" data-uri="chapter06.xhtml#P7000497027000000000000000043966" class="calibre20 pcalibre pcalibre1">No</td>
<td id="P7000497027000000000000000043967" data-uri="chapter06.xhtml#P7000497027000000000000000043967" class="calibre20 pcalibre pcalibre1">1,000×</td>
<td id="P7000497027000000000000000043968" data-uri="chapter06.xhtml#P7000497027000000000000000043968" class="calibre20 pcalibre pcalibre1">Cache memory</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043969" data-uri="chapter06.xhtml#P7000497027000000000000000043969" class="calibre20 pcalibre pcalibre1">DRAM</td>
<td id="P700049702700000000000000004396A" data-uri="chapter06.xhtml#P700049702700000000000000004396A" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P700049702700000000000000004396B" data-uri="chapter06.xhtml#P700049702700000000000000004396B" class="calibre20 pcalibre pcalibre1">10×</td>
<td id="P700049702700000000000000004396C" data-uri="chapter06.xhtml#P700049702700000000000000004396C" class="calibre20 pcalibre pcalibre1">No</td>
<td id="P700049702700000000000000004396D" data-uri="chapter06.xhtml#P700049702700000000000000004396D" class="calibre20 pcalibre pcalibre1">Yes</td>
<td id="P700049702700000000000000004396E" data-uri="chapter06.xhtml#P700049702700000000000000004396E" class="calibre20 pcalibre pcalibre1">1×</td>
<td id="P700049702700000000000000004396F" data-uri="chapter06.xhtml#P700049702700000000000000004396F" class="calibre20 pcalibre pcalibre1">Main memory, frame buffers</td>
</tr>
</tbody>
</table>
<figcaption id="P7000497027000000000000000043970" data-uri="chapter06.xhtml#P7000497027000000000000000043970" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043971" data-uri="chapter06.xhtml#P7000497027000000000000000043971" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.2 </span>Characteristics of DRAM and SRAM memory.</h1></header>
</figcaption></figure>
</section>
<section id="P70004970270000000000000000051E1" data-uri="chapter06.xhtml#P70004970270000000000000000051E1" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043972" data-uri="chapter06.xhtml#P7000497027000000000000000043972" epub:type="title">Dynamic RAM</h1></header>
<p id="P7000497027000000000000000043973" data-uri="chapter06.xhtml#P7000497027000000000000000043973" class="pcalibre1 pcalibre calibre2">DRAM stores each bit as charge on a capacitor. This capacitor is very small— typically around 30 femtofarads—that is, 30 × 10<sup class="calibre51 pcalibre pcalibre1">−15</sup> farads. Recall, however, that a farad is a very large unit of measure. DRAM storage can be made very dense—each cell consists of a capacitor and a single access transistor. Unlike SRAM, however, a DRAM memory cell is very sensitive to any disturbance. When the capacitor voltage is disturbed, it will never recover. Exposure to light rays will cause the capacitor voltages to change. In fact, the sensors in digital cameras and camcorders are essentially arrays of DRAM cells.</p>
<p id="P7000497027000000000000000043974" data-uri="chapter06.xhtml#P7000497027000000000000000043974" class="pcalibre1 pcalibre calibre2">Various sources of leakage current cause a DRAM cell to lose its charge within a time period of around 10 to 100 milliseconds. Fortunately, for computers operating with clock cycle times measured in nanoseconds, this retention time is quite long. The memory system must periodically refresh every bit of memory by reading it out and then rewriting it. Some systems also use error-correcting codes, where the computer words are encoded using a few more bits (e.g., a 64-bit word might be encoded using 72 bits), such that circuitry can detect and correct any single erroneous bit within a word.</p>
<p id="P7000497027000000000000000043975" data-uri="chapter06.xhtml#P7000497027000000000000000043975" class="pcalibre1 pcalibre calibre2"><a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051C7"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.2</span></a> summarizes the characteristics of SRAM and DRAM memory. SRAM is persistent as long as power is applied. Unlike DRAM, no refresh is necessary. SRAM can be accessed faster than DRAM. SRAM is not sensitive to disturbances such as light and electrical noise. The trade-off is that SRAM cells use more transistors than DRAM cells and thus have lower densities, are more expensive, and consume more power.</p>
</section>
<section id="P70004970270000000000000000051E6" data-uri="chapter06.xhtml#P70004970270000000000000000051E6" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043976" data-uri="chapter06.xhtml#P7000497027000000000000000043976" epub:type="title">Conventional DRAMs</h1></header>
<p id="P7000497027000000000000000043977" data-uri="chapter06.xhtml#P7000497027000000000000000043977" class="pcalibre1 pcalibre calibre2">The cells (bits) in a DRAM chip are partitioned into <i class="calibre5 pcalibre pcalibre1">d supercells</i>, each consisting of <var class="calibre5 pcalibre pcalibre1">w</var> DRAM cells. <i class="calibre5 pcalibre pcalibre1">Ad</i> × <var class="calibre5 pcalibre pcalibre1">w</var> DRAM stores a total of <i class="calibre5 pcalibre pcalibre1">dw</i> bits of information. The supercells are organized as a rectangular array with <var class="calibre5 pcalibre pcalibre1">r</var> rows and <var class="calibre5 pcalibre pcalibre1">c</var> columns, where <i class="calibre5 pcalibre pcalibre1">rc</i> = <var class="calibre5 pcalibre pcalibre1">d</var>. Each supercell has an address of the form <i class="calibre5 pcalibre pcalibre1">(i, j)</i>, where <var class="calibre5 pcalibre pcalibre1">i</var> denotes the row and <var class="calibre5 pcalibre pcalibre1">j</var> denotes the column.</p>
<p id="P7000497027000000000000000043978" data-uri="chapter06.xhtml#P7000497027000000000000000043978" class="pcalibre1 pcalibre calibre2">For example, <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051EE"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.3</span></a> shows the organization of a 16 × 8 DRAM chip with <var class="calibre5 pcalibre pcalibre1">d</var> = 16 supercells, <var class="calibre5 pcalibre pcalibre1">w</var> = 8 bits per supercell, <var class="calibre5 pcalibre pcalibre1">r</var> = 4 rows, and <var class="calibre5 pcalibre pcalibre1">c</var> = 4 columns. The shaded box denotes the supercell at address (2,1). Information flows in and out of the chip via external connectors called <i class="calibre5 pcalibre pcalibre1">pins.</i> Each pin carries a 1-bit signal. <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051EE"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.3</span></a> shows two of these sets of pins: eight data pins that can transfer 1 byte</p>
<aside class="sidebar pcalibre5 pcalibre" id="P70004970270000000000000000051EA" data-uri="chapter06.xhtml#P70004970270000000000000000051EA"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P7000497027000000000000000043979" data-uri="chapter06.xhtml#P7000497027000000000000000043979" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000051EC" title="583" data-uri="chapter06.xhtml#P70004970270000000000000000051EC" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>A note on terminology</h1></header>
<p id="P700049702700000000000000004397A" data-uri="chapter06.xhtml#P700049702700000000000000004397A" class="pcalibre calibre3 pcalibre1">The storage community has never settled on a standard name for a DRAM array element. Computer architects tend to refer to it as a "cell," overloading the term with the DRAM storage cell. Circuit designers tend to refer to it as a "word," overloading the term with a word of main memory. To avoid confusion, we have adopted the unambiguous term "supercell."</p>
</aside>
<figure class="pcalibre5 figure pcalibre" id="P70004970270000000000000000051EE" data-uri="chapter06.xhtml#P70004970270000000000000000051EE">
<img alt="A diagram illustrates a DRAM chip." id="P700049702700000000000000004397B" data-uri="P700049702700000000000000000B72A" src="../images/p583-1.png" class="pcalibre1 calibre194 pcalibre"/>
<figcaption id="P700049702700000000000000004397C" data-uri="chapter06.xhtml#P700049702700000000000000004397C" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P700049702700000000000000004397D" data-uri="chapter06.xhtml#P700049702700000000000000004397D" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.3 </span>High-level view of a 128-bit 16 × 8 DRAM chip.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023C6E" data-uri="chapter06.xhtml#P7000497027000000000000000023C6E">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P700049702700000000000000004397E" data-uri="chapter06.xhtml#P700049702700000000000000004397E" class="pcalibre calibre3 pcalibre1">A diagram shows DRAM chip, with supercells arranged in rows (0 through 3 from top to bottom) and columns (0 through 3 from left to right. Supercell (2, 1) is in row 2, column 1. Below the grid is another row representing internal row buffer. A memory controller, interacting with the CPU, sends address numbered 2 to the DRAM chip. Data numbered 8 is transferred between the memory controller and DRAM chip.</p>
</details>
</figcaption></figure>
<p class="pcalibre1 pcalibre calibre2" id="P700049702700000000000000004397F" data-uri="chapter06.xhtml#P700049702700000000000000004397F">in or out of the chip, and two <code id="P7000497027000000000000000043980" data-uri="chapter06.xhtml#P7000497027000000000000000043980" class="pcalibre1 calibre8 pcalibre">addr</code> pins that carry two-bit row and column supercell addresses. Other pins that carry control information are not shown.</p>
<p id="P7000497027000000000000000043981" data-uri="chapter06.xhtml#P7000497027000000000000000043981" class="pcalibre1 pcalibre calibre2">Each DRAM chip is connected to some circuitry, known as the <i class="calibre5 pcalibre pcalibre1">memory controller</i>, that can transfer <var class="calibre5 pcalibre pcalibre1">w</var> bits at a time to and from each DRAM chip. To read the contents of supercell <i class="calibre5 pcalibre pcalibre1">(i, j)</i>, the memory controller sends the row address <var class="calibre5 pcalibre pcalibre1">i</var> to the DRAM, followed by the column address <i class="calibre5 pcalibre pcalibre1">j.</i> The DRAM responds by sending the contents of supercell <i class="calibre5 pcalibre pcalibre1">(i, j)</i> back to the controller. The row address <var class="calibre5 pcalibre pcalibre1">i</var> is called a <i class="calibre5 pcalibre pcalibre1">RAS (row access strobe) request.</i> The column address <var class="calibre5 pcalibre pcalibre1">j</var> is called a <i class="calibre5 pcalibre pcalibre1">CAS (column access strobe) request.</i> Notice that the RAS and CAS requests share the same DRAM address pins.</p>
<p id="P7000497027000000000000000043982" data-uri="chapter06.xhtml#P7000497027000000000000000043982" class="pcalibre1 pcalibre calibre2">For example, to read supercell (2,1) from the 16 × 8 DRAM in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051EE"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.3</span></a>, the memory controller sends row address 2, as shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051F7"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.4(a)</span></a>. The DRAM responds by copying the entire contents of row 2 into an internal row buffer. Next, the memory controller sends column address 1, as shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051F7"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.4(b)</span></a>. The DRAM responds by copying the 8 bits in supercell (2,1) from the row buffer and sending them to the memory controller.</p>
<p id="P7000497027000000000000000043983" data-uri="chapter06.xhtml#P7000497027000000000000000043983" class="pcalibre1 pcalibre calibre2">One reason circuit designers organize DRAMs as two-dimensional arrays instead of linear arrays is to reduce the number of address pins on the chip. For example, if our example 128-bit DRAM were organized as a linear array of 16 supercells with addresses 0 to 15, then the chip would need four address pins instead of two. The disadvantage of the two-dimensional array organization is that addresses must be sent in two distinct steps, which increases the access time.</p>
<figure class="pcalibre5 figure pcalibre" id="P70004970270000000000000000051F7" data-uri="chapter06.xhtml#P70004970270000000000000000051F7">
<span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000051F8" title="584" data-uri="chapter06.xhtml#P70004970270000000000000000051F8" epub:type="pagebreak"></span>
<img alt="Diagrams illustrate DRAM chips." id="P7000497027000000000000000043984" data-uri="P700049702700000000000000000B72B" src="../images/p584-1.png" class="calibre195 pcalibre pcalibre1"/>
<figcaption id="P7000497027000000000000000043985" data-uri="chapter06.xhtml#P7000497027000000000000000043985" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043986" data-uri="chapter06.xhtml#P7000497027000000000000000043986" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.4 </span>Reading the contents of a DRAM supercell.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023C78" data-uri="chapter06.xhtml#P7000497027000000000000000023C78">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P7000497027000000000000000043987" data-uri="chapter06.xhtml#P7000497027000000000000000043987">
<li id="P7000497027000000000000000043988" data-uri="chapter06.xhtml#P7000497027000000000000000043988" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043989" data-uri="chapter06.xhtml#P7000497027000000000000000043989" class="pcalibre calibre3 pcalibre1">Select row 2 (RAS request): the memory controller has address to DRAM chip labeled RAS = 2. Within the DRAM chip, row 2 is highlighted, with arrows from each highlighted cell to each in the internal row buffer, labeled Row 2.</p></li>
<li id="P700049702700000000000000004398A" data-uri="chapter06.xhtml#P700049702700000000000000004398A" class="calibre12 pcalibre pcalibre1"><p id="P700049702700000000000000004398B" data-uri="chapter06.xhtml#P700049702700000000000000004398B" class="pcalibre calibre3 pcalibre1">Select column 1 (CAS request): the memory controller has data transfer labeled Supercell (2, 1). Within the DRAM chip, the cell within the internal row buffer corresponding with column 1 is highlighted, with an arrow pointing to the data transfer.</p></li>
</ol>
</details>
</figcaption></figure>
</section>
<section id="P70004970270000000000000000051FC" data-uri="chapter06.xhtml#P70004970270000000000000000051FC" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P700049702700000000000000004398C" data-uri="chapter06.xhtml#P700049702700000000000000004398C" epub:type="title">Memory Modules</h1></header>
<p id="P700049702700000000000000004398D" data-uri="chapter06.xhtml#P700049702700000000000000004398D" class="pcalibre1 pcalibre calibre2">DRAM chips are packaged in <i class="calibre5 pcalibre pcalibre1">memory modules</i> that plug into expansion slots on the main system board (motherboard). Core i7 systems use the 240-pin <i class="calibre5 pcalibre pcalibre1">dual inline memory module (DIMM)</i>, which transfers data to and from the memory controller in 64-bit chunks.</p>
<p id="P700049702700000000000000004398E" data-uri="chapter06.xhtml#P700049702700000000000000004398E" class="pcalibre1 pcalibre calibre2"><a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005208"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.5</span></a> shows the basic idea of a memory module. The example module stores a total of 64 MB (megabytes) using eight 64-Mbit 8M × 8 DRAM chips, numbered 0 to 7. Each supercell stores 1 byte of <i class="calibre5 pcalibre pcalibre1">main memory</i>, and each 64-bit word at byte address A in main memory is represented by the eight supercells whose corresponding supercell address is <i class="calibre5 pcalibre pcalibre1">(i, j).</i> In the example in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005208"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.5</span></a>, DRAM 0 stores the first (lower-order) byte, DRAM 1 stores the next byte, and so on.</p>
<p id="P700049702700000000000000004398F" data-uri="chapter06.xhtml#P700049702700000000000000004398F" class="pcalibre1 pcalibre calibre2">To retrieve the word at memory address <var class="calibre5 pcalibre pcalibre1">A</var>, the memory controller converts A to a supercell address <i class="calibre5 pcalibre pcalibre1">(i, j)</i> and sends it to the memory module, which then broadcasts <var class="calibre5 pcalibre pcalibre1">i</var> and <var class="calibre5 pcalibre pcalibre1">j</var> to each DRAM. In response, each DRAM outputs the 8-bit contents of its <i class="calibre5 pcalibre pcalibre1">(i, j)</i> supercell. Circuitry in the module collects these outputs and forms them into a 64-bit word, which it returns to the memory controller.</p>
<p id="P7000497027000000000000000043990" data-uri="chapter06.xhtml#P7000497027000000000000000043990" class="pcalibre1 pcalibre calibre2">Main memory can be aggregated by connecting multiple memory modules to the memory controller. In this case, when the controller receives an address <var class="calibre5 pcalibre pcalibre1">A</var>, the controller selects the module <var class="calibre5 pcalibre pcalibre1">k</var> that contains <var class="calibre5 pcalibre pcalibre1">A</var>, converts <var class="calibre5 pcalibre pcalibre1">A</var> to its <i class="calibre5 pcalibre pcalibre1">(i, j)</i> form, and sends <i class="calibre5 pcalibre pcalibre1">(i, j)</i> to module <i class="calibre5 pcalibre pcalibre1">k.</i></p>
<section id="P7000497027000000000000000005202" data-uri="chapter06.xhtml#P7000497027000000000000000005202" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title10 pcalibre pcalibre1" id="P7000497027000000000000000043991" data-uri="chapter06.xhtml#P7000497027000000000000000043991" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.1 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005B2F.xhtml#P7000497027000000000000000005E47">660</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043992" data-uri="chapter06.xhtml#P7000497027000000000000000043992">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043993" data-uri="chapter06.xhtml#P7000497027000000000000000043993">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043994" data-uri="chapter06.xhtml#P7000497027000000000000000043994"><p id="P7000497027000000000000000043995" data-uri="chapter06.xhtml#P7000497027000000000000000043995" class="pcalibre calibre3 pcalibre1">In the following, let <var class="calibre5 pcalibre pcalibre1">r</var> be the number of rows in a DRAM array, <var class="calibre5 pcalibre pcalibre1">c</var> the number of columns, <i class="calibre5 pcalibre pcalibre1">b<sub class="pcalibre1 calibre47 pcalibre">r</sub></i> the number of bits needed to address the rows, and <i class="calibre5 pcalibre pcalibre1">b<sub class="pcalibre1 calibre47 pcalibre">c</sub></i> the number of bits needed to address the columns. For each of the following DRAMs, determine the power-of-2 array dimensions that minimize max(<i class="calibre5 pcalibre pcalibre1">b<sub class="pcalibre1 calibre47 pcalibre">r</sub>, b<sub class="pcalibre1 calibre47 pcalibre">c</sub></i>), the maximum number of bits needed to address the rows or columns of the array.</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005208" data-uri="chapter06.xhtml#P7000497027000000000000000005208">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005209" title="585" data-uri="chapter06.xhtml#P7000497027000000000000000005209" epub:type="pagebreak"></span>
<img alt="A diagram illustrates contents of a memory module." id="P7000497027000000000000000043996" data-uri="P700049702700000000000000000B72C" src="../images/p585-1.png" class="pcalibre1 pcalibre calibre196"/>
<figcaption id="P7000497027000000000000000043997" data-uri="chapter06.xhtml#P7000497027000000000000000043997" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043998" data-uri="chapter06.xhtml#P7000497027000000000000000043998" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.5 </span>Reading the contents of a memory module.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023C8B" data-uri="chapter06.xhtml#P7000497027000000000000000023C8B">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P7000497027000000000000000043999" data-uri="chapter06.xhtml#P7000497027000000000000000043999" class="pcalibre calibre3 pcalibre1">A diagram depicts interactions of a memory controller and a 64MB memory module consisting of eight BM by 8 DRAMs. The memory module has DRAMs 0 through 7, each with a supercell (i, j) highlighted. The memory controller consists of a 64-bit word at main memory address A, which sends the 64-bit word to CPU chip. From the memory controller, addr (row = I, col = j) is sent to each DRAM. Data from each supercell is sent to the memory controller, in bits from 0 to 7 from DRAM 0 to 56 through 63 from DRAM 7.</p>
</details>
</figcaption></figure>
<table id="P700049702700000000000000004399A" data-uri="chapter06.xhtml#P700049702700000000000000004399A" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P700049702700000000000000004399B" data-uri="chapter06.xhtml#P700049702700000000000000004399B" class="calibre18 pcalibre pcalibre1">Organization</th>
<th id="P700049702700000000000000004399C" data-uri="chapter06.xhtml#P700049702700000000000000004399C" class="calibre18 pcalibre pcalibre1"><var class="calibre5 pcalibre pcalibre1">r</var></th>
<th id="P700049702700000000000000004399D" data-uri="chapter06.xhtml#P700049702700000000000000004399D" class="calibre18 pcalibre pcalibre1"><var class="calibre5 pcalibre pcalibre1">c</var></th>
<th id="P700049702700000000000000004399E" data-uri="chapter06.xhtml#P700049702700000000000000004399E" class="calibre18 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">b<sub class="calibre59 pcalibre pcalibre1">r</sub></i></th>
<th id="P700049702700000000000000004399F" data-uri="chapter06.xhtml#P700049702700000000000000004399F" class="calibre18 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">b<sub class="calibre59 pcalibre pcalibre1">c</sub></i></th>
<th id="P70004970270000000000000000439A0" data-uri="chapter06.xhtml#P70004970270000000000000000439A0" class="calibre18 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">max</i>(<i class="calibre5 pcalibre pcalibre1">b<sub class="calibre59 pcalibre pcalibre1">r</sub>, b<sub class="calibre59 pcalibre pcalibre1">c</sub></i>)</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P70004970270000000000000000439A1" data-uri="chapter06.xhtml#P70004970270000000000000000439A1" class="calibre20 pcalibre pcalibre1">16 × 1</td>
<td id="P70004970270000000000000000439A2" data-uri="chapter06.xhtml#P70004970270000000000000000439A2" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439A3" data-uri="chapter06.xhtml#P70004970270000000000000000439A3" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439A4" data-uri="chapter06.xhtml#P70004970270000000000000000439A4" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439A5" data-uri="chapter06.xhtml#P70004970270000000000000000439A5" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439A6" data-uri="chapter06.xhtml#P70004970270000000000000000439A6" class="calibre20 pcalibre pcalibre1">_____</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P70004970270000000000000000439A7" data-uri="chapter06.xhtml#P70004970270000000000000000439A7" class="calibre20 pcalibre pcalibre1">16 × 4</td>
<td id="P70004970270000000000000000439A8" data-uri="chapter06.xhtml#P70004970270000000000000000439A8" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439A9" data-uri="chapter06.xhtml#P70004970270000000000000000439A9" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439AA" data-uri="chapter06.xhtml#P70004970270000000000000000439AA" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439AB" data-uri="chapter06.xhtml#P70004970270000000000000000439AB" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439AC" data-uri="chapter06.xhtml#P70004970270000000000000000439AC" class="calibre20 pcalibre pcalibre1">_____</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P70004970270000000000000000439AD" data-uri="chapter06.xhtml#P70004970270000000000000000439AD" class="calibre20 pcalibre pcalibre1">128 × 8</td>
<td id="P70004970270000000000000000439AE" data-uri="chapter06.xhtml#P70004970270000000000000000439AE" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439AF" data-uri="chapter06.xhtml#P70004970270000000000000000439AF" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B0" data-uri="chapter06.xhtml#P70004970270000000000000000439B0" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B1" data-uri="chapter06.xhtml#P70004970270000000000000000439B1" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B2" data-uri="chapter06.xhtml#P70004970270000000000000000439B2" class="calibre20 pcalibre pcalibre1">_____</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P70004970270000000000000000439B3" data-uri="chapter06.xhtml#P70004970270000000000000000439B3" class="calibre20 pcalibre pcalibre1">512 × 4</td>
<td id="P70004970270000000000000000439B4" data-uri="chapter06.xhtml#P70004970270000000000000000439B4" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B5" data-uri="chapter06.xhtml#P70004970270000000000000000439B5" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B6" data-uri="chapter06.xhtml#P70004970270000000000000000439B6" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B7" data-uri="chapter06.xhtml#P70004970270000000000000000439B7" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439B8" data-uri="chapter06.xhtml#P70004970270000000000000000439B8" class="calibre20 pcalibre pcalibre1">_____</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P70004970270000000000000000439B9" data-uri="chapter06.xhtml#P70004970270000000000000000439B9" class="calibre20 pcalibre pcalibre1">1,024 × 4</td>
<td id="P70004970270000000000000000439BA" data-uri="chapter06.xhtml#P70004970270000000000000000439BA" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439BB" data-uri="chapter06.xhtml#P70004970270000000000000000439BB" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439BC" data-uri="chapter06.xhtml#P70004970270000000000000000439BC" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439BD" data-uri="chapter06.xhtml#P70004970270000000000000000439BD" class="calibre20 pcalibre pcalibre1">_____</td>
<td id="P70004970270000000000000000439BE" data-uri="chapter06.xhtml#P70004970270000000000000000439BE" class="calibre20 pcalibre pcalibre1">_____</td>
</tr>
</tbody>
</table></div></li>
</ol>
</section>
</section>
<section id="P7000497027000000000000000005232" data-uri="chapter06.xhtml#P7000497027000000000000000005232" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P70004970270000000000000000439BF" data-uri="chapter06.xhtml#P70004970270000000000000000439BF" epub:type="title">Enhanced DRAMs</h1></header>
<p id="P70004970270000000000000000439C0" data-uri="chapter06.xhtml#P70004970270000000000000000439C0" class="pcalibre1 pcalibre calibre2">There are many kinds of DRAM memories, and new kinds appear on the market with regularity as manufacturers attempt to keep up with rapidly increasing processor speeds. Each is based on the conventional DRAM cell, with optimizations that improve the speed with which the basic DRAM cells can be accessed.</p>
<ul class="pcalibre ul_none pcalibre1" id="P70004970270000000000000000439C1" data-uri="chapter06.xhtml#P70004970270000000000000000439C1">
<li id="P70004970270000000000000000439C2" data-uri="chapter06.xhtml#P70004970270000000000000000439C2" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439C3" data-uri="chapter06.xhtml#P70004970270000000000000000439C3" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Fast page mode DRAM (FPM DRAM). </span>A conventional DRAM copies an entire row of supercells into its internal row buffer, uses one, and then discards the rest. FPM DRAM improves on this by allowing consecutive accesses to the same row to be served directly from the row buffer. For example, to read four supercells from row <var class="calibre5 pcalibre pcalibre1">i</var> of a conventional DRAM, the memory controller must send four RAS/CAS requests, even though the row address <var class="calibre5 pcalibre pcalibre1">i</var> is identical in each case. To read supercells from the same row of an FPM DRAM, the memory controller sends an initial RAS/CAS request, followed by three CAS requests. The initial RAS/CAS request copies row <var class="calibre5 pcalibre pcalibre1">i</var> into the row buffer and returns the supercell addressed by the <span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005238" title="586" data-uri="chapter06.xhtml#P7000497027000000000000000005238" epub:type="pagebreak"></span>CAS. The next three supercells are served directly from the row buffer, and thus are returned more quickly than the initial supercell.</p></li>
<li id="P70004970270000000000000000439C4" data-uri="chapter06.xhtml#P70004970270000000000000000439C4" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439C5" data-uri="chapter06.xhtml#P70004970270000000000000000439C5" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Extended data out DRAM (EDO DRAM). </span>An enhanced form of FPM DRAM that allows the individual CAS signals to be spaced closer together in time.</p></li>
<li id="P70004970270000000000000000439C6" data-uri="chapter06.xhtml#P70004970270000000000000000439C6" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439C7" data-uri="chapter06.xhtml#P70004970270000000000000000439C7" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Synchronous DRAM (SDRAM). </span>Conventional, FPM, and EDO DRAMs are asynchronous in the sense that they communicate with the memory controller using a set of explicit control signals. SDRAM replaces many of these control signals with the rising edges of the same external clock signal that drives the memory controller. Without going into detail, the net effect is that an SDRAM can output the contents of its supercells at a faster rate than its asynchronous counterparts.</p></li>
<li id="P70004970270000000000000000439C8" data-uri="chapter06.xhtml#P70004970270000000000000000439C8" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439C9" data-uri="chapter06.xhtml#P70004970270000000000000000439C9" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Double Data-Rate Synchronous DRAM (DDR SDRAM). </span>DDR SDRAM is an enhancement of SDRAM that doubles the speed of the DRAM by using both clock edges as control signals. Different types of DDR SDRAMs are characterized by the size of a small prefetch buffer that increases the effective bandwidth: DDR (2 bits), DDR2 (4 bits), and DDR3 (8 bits).</p></li>
<li id="P70004970270000000000000000439CA" data-uri="chapter06.xhtml#P70004970270000000000000000439CA" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439CB" data-uri="chapter06.xhtml#P70004970270000000000000000439CB" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Video RAM (VRAM). </span>Used in the frame buffers of graphics systems. VRAM is similar in spirit to FPM DRAM. Two major differences are that (1) VRAM output is produced by shifting the entire contents of the internal buffer in sequence and (2) VRAM allows concurrent reads and writes to the memory. Thus, the system can be painting the screen with the pixels in the frame buffer (reads) while concurrently writing new values for the next update (writes).</p></li>
</ul>
</section>
<section id="P7000497027000000000000000005241" data-uri="chapter06.xhtml#P7000497027000000000000000005241" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P70004970270000000000000000439CC" data-uri="chapter06.xhtml#P70004970270000000000000000439CC" epub:type="title">Nonvolatile Memory</h1></header>
<p id="P70004970270000000000000000439CD" data-uri="chapter06.xhtml#P70004970270000000000000000439CD" class="pcalibre1 pcalibre calibre2">DRAMs and SRAMs are <i class="calibre5 pcalibre pcalibre1">volatile</i> in the sense that they lose their information if the supply voltage is turned off. <i class="calibre5 pcalibre pcalibre1">Nonvolatile memories</i>, on the other hand, retain their information even when they are powered off. There are a variety of nonvolatile memories. For historical reasons, they are referred to collectively as <i class="calibre5 pcalibre pcalibre1">read-only memories</i> (ROMs), even though some types of ROMs can be written to as well as read. ROMs are distinguished by the number of times they can be reprogrammed (written to) and by the mechanism for reprogramming them.</p>
<aside class="sidebar pcalibre5 pcalibre" id="P7000497027000000000000000005244" data-uri="chapter06.xhtml#P7000497027000000000000000005244"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P70004970270000000000000000439CE" data-uri="chapter06.xhtml#P70004970270000000000000000439CE" epub:type="title"><span class="pcalibre label1 pcalibre1">Aside </span>Historical popularity of DRAM technologies</h1></header>
<p id="P70004970270000000000000000439CF" data-uri="chapter06.xhtml#P70004970270000000000000000439CF" class="pcalibre calibre3 pcalibre1">Until 1995, most PCs were built with FPM DRAMs. From 1996 to 1999, EDO DRAMs dominated the market, while FPM DRAMs all but disappeared. SDRAMs first appeared in 1995 in high-end systems, and by 2002 most PCs were built with SDRAMs and DDR SDRAMs. By 2010, most server and desktop systems were built with DDR3 SDRAMs. In fact, the Intel Core i7 supports only DDR3 SDRAM.</p>
</aside>
<p id="P70004970270000000000000000439D0" data-uri="chapter06.xhtml#P70004970270000000000000000439D0" class="pcalibre1 pcalibre calibre2"><span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005248" title="587" data-uri="chapter06.xhtml#P7000497027000000000000000005248" epub:type="pagebreak"></span>A <i class="calibre5 pcalibre pcalibre1">programmable ROM (PROM)</i> can be programmed exactly once. PROMs include a sort of fuse with each memory cell that can be blown once by zapping it with a high current.</p>
<p id="P70004970270000000000000000439D1" data-uri="chapter06.xhtml#P70004970270000000000000000439D1" class="pcalibre1 pcalibre calibre2">An <i class="calibre5 pcalibre pcalibre1">erasable programmable ROM (EPROM)</i> has a transparent quartz window that permits light to reach the storage cells. The EPROM cells are cleared to zeros by shining ultraviolet light through the window. Programming an EPROM is done by using a special device to write ones into the EPROM. An EPROM can be erased and reprogrammed on the order of 1,000 times. An <i class="calibre5 pcalibre pcalibre1">electrically erasable PROM (EEPROM)</i> is akin to an EPROM, but it does not require a physically separate programming device, and thus can be reprogrammed in-place on printed circuit cards. An EEPROM can be reprogrammed on the order of 10<sup class="calibre51 pcalibre pcalibre1">5</sup> times before it wears out.</p>
<p id="P70004970270000000000000000439D2" data-uri="chapter06.xhtml#P70004970270000000000000000439D2" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">Flash memory</i> is a type of nonvolatile memory, based on EEPROMs, that has become an important storage technology. Flash memories are everywhere, providing fast and durable nonvolatile storage for a slew of electronic devices, including digital cameras, cell phones, and music players, as well as laptop, desktop, and server computer systems. In <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005342"><span class="pcalibre label pcalibre1">Section </span><span class="pcalibre label pcalibre1">6.1.3</span></a>, we will look in detail at a new form of flash-based disk drive, known as a <i class="calibre5 pcalibre pcalibre1">solid state disk (SSD)</i>, that provides a faster, sturdier, and less power-hungry alternative to conventional rotating disks.</p>
<p id="P70004970270000000000000000439D3" data-uri="chapter06.xhtml#P70004970270000000000000000439D3" class="pcalibre1 pcalibre calibre2">Programs stored in ROM devices are often referred to as <i class="calibre5 pcalibre pcalibre1">firmware.</i> When a computer system is powered up, it runs firmware stored in a ROM. Some systems provide a small set of primitive input and output functions in firmware—for example, a PC's BIOS (basic input/output system) routines. Complicated devices such as graphics cards and disk drive controllers also rely on firmware to translate I/O (input/output) requests from the CPU.</p>
</section>
<section id="P700049702700000000000000000524C" data-uri="chapter06.xhtml#P700049702700000000000000000524C" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P70004970270000000000000000439D4" data-uri="chapter06.xhtml#P70004970270000000000000000439D4" epub:type="title">Accessing Main Memory</h1></header>
<p id="P70004970270000000000000000439D5" data-uri="chapter06.xhtml#P70004970270000000000000000439D5" class="pcalibre1 pcalibre calibre2">Data flows back and forth between the processor and the DRAM main memory over shared electrical conduits called <i class="calibre5 pcalibre pcalibre1">buses.</i> Each transfer of data between the CPU and memory is accomplished with a series of steps called a <i class="calibre5 pcalibre pcalibre1">bus transaction.</i> A <i class="calibre5 pcalibre pcalibre1">read transaction</i> transfers data from the main memory to the CPU. A <i class="calibre5 pcalibre pcalibre1">write transaction</i> transfers data from the CPU to the main memory.</p>
<p id="P70004970270000000000000000439D6" data-uri="chapter06.xhtml#P70004970270000000000000000439D6" class="pcalibre1 pcalibre calibre2">A <i class="calibre5 pcalibre pcalibre1">bus</i> is a collection of parallel wires that carry address, data, and control signals. Depending on the particular bus design, data and address signals can share the same set of wires or can use different sets. Also, more than two devices can share the same bus. The control wires carry signals that synchronize the transaction and identify what kind of transaction is currently being performed. For example, is this transaction of interest to the main memory, or to some other I/O device such as a disk controller? Is the transaction a read or a write? Is the information on the bus an address or a data item?</p>
<p id="P70004970270000000000000000439D7" data-uri="chapter06.xhtml#P70004970270000000000000000439D7" class="pcalibre1 pcalibre calibre2"><a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005255"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.6</span></a> shows the configuration of an example computer system. The main components are the CPU chip, a chipset that we will call an <i class="calibre5 pcalibre pcalibre1">I/O bridge</i> (which includes the memory controller), and the DRAM memory modules that make up main memory. These components are connected by a pair of buses: a <i class="calibre5 pcalibre pcalibre1">system bus</i> that connects the CPU to the I/O bridge, and a <i class="calibre5 pcalibre pcalibre1">memory bus</i> that connects the I/O</p>
<aside class="sidebar pcalibre5 pcalibre" id="P7000497027000000000000000005251" data-uri="chapter06.xhtml#P7000497027000000000000000005251"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P70004970270000000000000000439D8" data-uri="chapter06.xhtml#P70004970270000000000000000439D8" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005253" title="588" data-uri="chapter06.xhtml#P7000497027000000000000000005253" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>A note on bus designs</h1></header>
<p id="P70004970270000000000000000439D9" data-uri="chapter06.xhtml#P70004970270000000000000000439D9" class="pcalibre calibre3 pcalibre1">Bus design is a complex and rapidly changing aspect of computer systems. Different vendors develop different bus architectures as a way to differentiate their products. For example, some Intel systems use chipsets known as the <i class="calibre5 pcalibre pcalibre1">northbridge</i> and the <i class="calibre5 pcalibre pcalibre1">southbridge</i> to connect the CPU to memory and I/O devices, respectively. In older Pentium and Core 2 systems, a <i class="calibre5 pcalibre pcalibre1">front side bus</i> (FSB) connects the CPU to the northbridge. Systems from AMD replace the FSB with the <i class="calibre5 pcalibre pcalibre1">HyperTransport</i> interconnect, while newer Intel Core i7 systems use the <i class="calibre5 pcalibre pcalibre1">QuickPath</i> interconnect. The details of these different bus architectures are beyond the scope of this text. Instead, we will use the high-level bus architecture from <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005255"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.6</span></a> as a running example throughout. It is a simple but useful abstraction that allows us to be concrete. It captures the main ideas without being tied too closely to the detail of any proprietary designs.</p>
</aside>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005255" data-uri="chapter06.xhtml#P7000497027000000000000000005255">
<img alt="A diagram depicts buses connecting a CPU chip and memory." id="P70004970270000000000000000439DA" data-uri="P700049702700000000000000000B72D" src="../images/p588-1.png" class="pcalibre calibre197 pcalibre1"/>
<figcaption id="P70004970270000000000000000439DB" data-uri="chapter06.xhtml#P70004970270000000000000000439DB" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P70004970270000000000000000439DC" data-uri="chapter06.xhtml#P70004970270000000000000000439DC" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.6 </span>Example bus structure that connects the CPU and main memory.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023CD0" data-uri="chapter06.xhtml#P7000497027000000000000000023CD0">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P70004970270000000000000000439DD" data-uri="chapter06.xhtml#P70004970270000000000000000439DD" class="pcalibre calibre3 pcalibre1">A diagram depicts a CPU chip, consisting of a register file, which interacts with ALU and bus interface. The bus interface interacts with the I/O bridge via system bus, and the main memory interacts with the I/O bridge via memory bus.</p>
</details>
</figcaption></figure>
<p class="pcalibre1 pcalibre calibre2" id="P70004970270000000000000000439DE" data-uri="chapter06.xhtml#P70004970270000000000000000439DE">bridge to the main memory. The I/O bridge translates the electrical signals of the system bus into the electrical signals of the memory bus. As we will see, the I/O bridge also connects the system bus and memory bus to an <i class="calibre5 pcalibre pcalibre1">I/O bus</i> that is shared by I/O devices such as disks and graphics cards. For now, though, we will focus on the memory bus.</p>
<p id="P70004970270000000000000000439DF" data-uri="chapter06.xhtml#P70004970270000000000000000439DF" class="pcalibre1 pcalibre calibre2">Consider what happens when the CPU performs a load operation such as</p>
<pre id="P70004970270000000000000000439E0" data-uri="chapter06.xhtml#P70004970270000000000000000439E0" class="calibre9 pcalibre pcalibre1"><code id="P70004970270000000000000000439E1" data-uri="chapter06.xhtml#P70004970270000000000000000439E1" class="calibre10 pcalibre pcalibre1">
movq A,%rax
</code></pre>
<p class="pcalibre1 pcalibre calibre2" id="P70004970270000000000000000439E2" data-uri="chapter06.xhtml#P70004970270000000000000000439E2">where the contents of address <var class="calibre5 pcalibre pcalibre1">A</var> are loaded into register <code id="P70004970270000000000000000439E3" data-uri="chapter06.xhtml#P70004970270000000000000000439E3" class="pcalibre1 calibre8 pcalibre">%rax</code>. Circuitry on the CPU chip called the <i class="calibre5 pcalibre pcalibre1">bus interface</i> initiates a read transaction on the bus. The read transaction consists of three steps. First, the CPU places the address <var class="calibre5 pcalibre pcalibre1">A</var> on the system bus. The I/O bridge passes the signal along to the memory bus (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005263"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.7(a)</span></a>). Next, the main memory senses the address signal on the memory bus, reads the address from the memory bus, fetches the data from the DRAM, and writes the data to the memory bus. The I/O bridge translates the memory bus signal into a system bus signal and passes it along to the system bus (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005263"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.7(b)</span></a>). Finally, the CPU senses the data on the system bus, reads the data from the bus, and copies the data to register <code id="P70004970270000000000000000439E4" data-uri="chapter06.xhtml#P70004970270000000000000000439E4" class="pcalibre1 calibre8 pcalibre">%rax</code> (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005263"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.7(c)</span></a>).</p>
<p id="P70004970270000000000000000439E5" data-uri="chapter06.xhtml#P70004970270000000000000000439E5" class="pcalibre1 pcalibre calibre2">Conversely, when the CPU performs a store operation such as</p>
<pre id="P70004970270000000000000000439E6" data-uri="chapter06.xhtml#P70004970270000000000000000439E6" class="calibre9 pcalibre pcalibre1"><code id="P70004970270000000000000000439E7" data-uri="chapter06.xhtml#P70004970270000000000000000439E7" class="calibre10 pcalibre pcalibre1">
movq %rax,A
</code></pre>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005263" data-uri="chapter06.xhtml#P7000497027000000000000000005263">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005264" title="589" data-uri="chapter06.xhtml#P7000497027000000000000000005264" epub:type="pagebreak"></span>
<img alt="Diagrams illustrate transaction of a load operation." id="P70004970270000000000000000439E8" data-uri="P700049702700000000000000000B72E" src="../images/p589-1.png" class="calibre198 pcalibre pcalibre1"/>
<figcaption id="P70004970270000000000000000439E9" data-uri="chapter06.xhtml#P70004970270000000000000000439E9" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P70004970270000000000000000439EA" data-uri="chapter06.xhtml#P70004970270000000000000000439EA" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="pcalibre label pcalibre1">6.7 </span>Memory read transaction for a load operation: <code id="P70004970270000000000000000439EB" data-uri="chapter06.xhtml#P70004970270000000000000000439EB" class="pcalibre1 calibre8 pcalibre">movq A, %rax.</code></h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023CE0" data-uri="chapter06.xhtml#P7000497027000000000000000023CE0">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P70004970270000000000000000439EC" data-uri="chapter06.xhtml#P70004970270000000000000000439EC">
<li id="P70004970270000000000000000439ED" data-uri="chapter06.xhtml#P70004970270000000000000000439ED" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439EE" data-uri="chapter06.xhtml#P70004970270000000000000000439EE" class="pcalibre calibre3 pcalibre1">CPU places address A on the memory bus: the register file contains register %rax. The bus interface sends A through I/O bridge to main memory, which has X within address A.</p></li>
<li id="P70004970270000000000000000439EF" data-uri="chapter06.xhtml#P70004970270000000000000000439EF" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439F0" data-uri="chapter06.xhtml#P70004970270000000000000000439F0" class="pcalibre calibre3 pcalibre1">Main memory reads A from the bus, retrieves word x, and places it on the bus: word X within A in the main memory is sent through the I/O bridge to the bus interface.</p></li>
<li id="P70004970270000000000000000439F1" data-uri="chapter06.xhtml#P70004970270000000000000000439F1" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439F2" data-uri="chapter06.xhtml#P70004970270000000000000000439F2" class="pcalibre calibre3 pcalibre1">CPU reads word x from the bus, and copies it into register %rax: bus interface moves X into register %rax within the register file.</p></li>
</ol>
</details>
</figcaption></figure>
<p class="pcalibre1 pcalibre calibre2" id="P70004970270000000000000000439F3" data-uri="chapter06.xhtml#P70004970270000000000000000439F3">where the contents of register <code id="P70004970270000000000000000439F4" data-uri="chapter06.xhtml#P70004970270000000000000000439F4" class="pcalibre1 calibre8 pcalibre">%rax</code> are written to address <var class="calibre5 pcalibre pcalibre1">A</var>, the CPU initiates a write transaction. Again, there are three basic steps. First, the CPU places the address on the system bus. The memory reads the address from the memory bus and waits for the data to arrive (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000526F"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.8(a)</span></a>). Next, the CPU copies the data in <code id="P70004970270000000000000000439F5" data-uri="chapter06.xhtml#P70004970270000000000000000439F5" class="pcalibre1 calibre8 pcalibre">%rax</code> to the system bus (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000526F"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.8(b)</span></a>). Finally, the main memory reads the data from the memory bus and stores the bits in the DRAM (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000526F"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.8(c)</span></a>).</p>
</section>
</section>
<section id="P700049702700000000000000000526C" data-uri="chapter06.xhtml#P700049702700000000000000000526C" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="pcalibre title1 pcalibre1" id="P70004970270000000000000000439F6" data-uri="chapter06.xhtml#P70004970270000000000000000439F6" epub:type="title"><span class="pcalibre label pcalibre1">6.1.2 </span>Disk Storage</h1></header>
<p id="P70004970270000000000000000439F7" data-uri="chapter06.xhtml#P70004970270000000000000000439F7" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">Disks</i> are workhorse storage devices that hold enormous amounts of data, on the order of hundreds to thousands of gigabytes, as opposed to the hundreds or thousands of megabytes in a RAM-based memory. However, it takes on the order of milliseconds to read information from a disk, a hundred thousand times longer than from DRAM and a million times longer than from SRAM.</p>
<figure class="pcalibre5 figure pcalibre" id="P700049702700000000000000000526F" data-uri="chapter06.xhtml#P700049702700000000000000000526F">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005270" title="590" data-uri="chapter06.xhtml#P7000497027000000000000000005270" epub:type="pagebreak"></span>
<img alt="Diagrams illustrate transaction of a load operation." id="P70004970270000000000000000439F8" data-uri="P700049702700000000000000000B72F" src="../images/p590-1.png" class="calibre199 pcalibre pcalibre1"/>
<figcaption id="P70004970270000000000000000439F9" data-uri="chapter06.xhtml#P70004970270000000000000000439F9" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P70004970270000000000000000439FA" data-uri="chapter06.xhtml#P70004970270000000000000000439FA" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="pcalibre label pcalibre1">6.8 </span>Memory write transaction for a store operation: <code id="P70004970270000000000000000439FB" data-uri="chapter06.xhtml#P70004970270000000000000000439FB" class="pcalibre1 calibre8 pcalibre">movq %rax, A.</code></h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023CF1" data-uri="chapter06.xhtml#P7000497027000000000000000023CF1">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P70004970270000000000000000439FC" data-uri="chapter06.xhtml#P70004970270000000000000000439FC">
<li id="P70004970270000000000000000439FD" data-uri="chapter06.xhtml#P70004970270000000000000000439FD" class="calibre12 pcalibre pcalibre1"><p id="P70004970270000000000000000439FE" data-uri="chapter06.xhtml#P70004970270000000000000000439FE" class="pcalibre calibre3 pcalibre1">CPU places address A on the memory bus. Main memory reads it and waits for the data word: the register file has y within register %rax. The bus interface sends A through I/O bridge to main memory, which has A empty.</p></li>
<li id="P70004970270000000000000000439FF" data-uri="chapter06.xhtml#P70004970270000000000000000439FF" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A00" data-uri="chapter06.xhtml#P7000497027000000000000000043A00" class="pcalibre calibre3 pcalibre1">CPU places data word y on the bus: y is moves from the register file through the bus interface and I/O bridge to the main memory.</p></li>
<li id="P7000497027000000000000000043A01" data-uri="chapter06.xhtml#P7000497027000000000000000043A01" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A02" data-uri="chapter06.xhtml#P7000497027000000000000000043A02" class="pcalibre calibre3 pcalibre1">Main memory reads the data word y from the bus and stores it at address A: main memory now has y within address A.</p></li>
</ol>
</details>
</figcaption></figure>
<section id="P7000497027000000000000000005275" data-uri="chapter06.xhtml#P7000497027000000000000000005275" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A03" data-uri="chapter06.xhtml#P7000497027000000000000000043A03" epub:type="title">Disk Geometry</h1></header>
<p id="P7000497027000000000000000043A04" data-uri="chapter06.xhtml#P7000497027000000000000000043A04" class="pcalibre1 pcalibre calibre2">Disks are constructed from <i class="calibre5 pcalibre pcalibre1">platters.</i> Each platter consists of two sides, or <i class="calibre5 pcalibre pcalibre1">surfaces</i>, that are coated with magnetic recording material. A rotating <i class="calibre5 pcalibre pcalibre1">spindle</i> in the center of the platter spins the platter at a fixed <i class="calibre5 pcalibre pcalibre1">rotational rate</i>, typically between 5,400 and 15,000 <i class="calibre5 pcalibre pcalibre1">revolutions per minute (RPM).</i> A disk will typically contain one or more of these platters encased in a sealed container.</p>
<p id="P7000497027000000000000000043A05" data-uri="chapter06.xhtml#P7000497027000000000000000043A05" class="pcalibre1 pcalibre calibre2"><a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005279"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.9(a)</span></a> shows the geometry of a typical disk surface. Each surface consists of a collection of concentric rings called <i class="calibre5 pcalibre pcalibre1">tracks.</i> Each track is partitioned into a collection of <i class="calibre5 pcalibre pcalibre1">sectors.</i> Each sector contains an equal number of data bits (typically 512 bytes) encoded in the magnetic material on the sector. Sectors are separated by <i class="calibre5 pcalibre pcalibre1">gaps</i> where no data bits are stored. Gaps store formatting bits that identify sectors.</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005279" data-uri="chapter06.xhtml#P7000497027000000000000000005279">
<span class="pcalibre pagebreak pcalibre1" id="P700049702700000000000000000527A" title="591" data-uri="chapter06.xhtml#P700049702700000000000000000527A" epub:type="pagebreak"></span>
<img alt="Two diagrams illustrate views of disk geometry." id="P7000497027000000000000000043A06" data-uri="P700049702700000000000000000B730" src="../images/p591-1.png" class="pcalibre1 calibre200 pcalibre"/>
<figcaption id="P7000497027000000000000000043A07" data-uri="chapter06.xhtml#P7000497027000000000000000043A07" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043A08" data-uri="chapter06.xhtml#P7000497027000000000000000043A08" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.9 </span>Disk geometry.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023CFF" data-uri="chapter06.xhtml#P7000497027000000000000000023CFF">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P7000497027000000000000000043A09" data-uri="chapter06.xhtml#P7000497027000000000000000043A09">
<li id="P7000497027000000000000000043A0A" data-uri="chapter06.xhtml#P7000497027000000000000000043A0A" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A0B" data-uri="chapter06.xhtml#P7000497027000000000000000043A0B" class="pcalibre calibre3 pcalibre1">Single-platter view: a spindle in the center is surrounded by a surface composed of concentric tracks. Track k is composed of sectors separated by gaps.</p></li>
<li id="P7000497027000000000000000043A0C" data-uri="chapter06.xhtml#P7000497027000000000000000043A0C" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A0D" data-uri="chapter06.xhtml#P7000497027000000000000000043A0D" class="pcalibre calibre3 pcalibre1">Multiple-platter view: a vertical spindle is surrounded by cylinder k, connected to platters 0 through 2, from top to bottom. Platter 0 has surface 0 on top and surface 1 on bottom; platter 1 has surface 2 on top and surface 3 on bottom; platter 2 has surface 4 on top and surface 5 on bottom.</p></li>
</ol>
</details>
</figcaption>
</figure>
<p id="P7000497027000000000000000043A0E" data-uri="chapter06.xhtml#P7000497027000000000000000043A0E" class="pcalibre1 pcalibre calibre2">A disk consists of one or more platters stacked on top of each other and encased in a sealed package, as shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005279"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.9(b)</span></a>. The entire assembly is often referred to as a <i class="calibre5 pcalibre pcalibre1">disk drive</i>, although we will usually refer to it as simply a <i class="calibre5 pcalibre pcalibre1">disk.</i> We will sometimes refer to disks as <i class="calibre5 pcalibre pcalibre1">rotating disks</i> to distinguish them from flash-based solid state disks (SSDs), which have no moving parts.</p>
<p id="P7000497027000000000000000043A0F" data-uri="chapter06.xhtml#P7000497027000000000000000043A0F" class="pcalibre1 pcalibre calibre2">Disk manufacturers describe the geometry of multiple-platter drives in terms of <i class="calibre5 pcalibre pcalibre1">cylinders</i>, where a cylinder is the collection of tracks on all the surfaces that are equidistant from the center of the spindle. For example, if a drive has three platters and six surfaces, and the tracks on each surface are numbered consistently, then cylinder <var class="calibre5 pcalibre pcalibre1">k</var> is the collection of the six instances of track <i class="calibre5 pcalibre pcalibre1">k.</i></p>
</section>
<section id="P7000497027000000000000000005280" data-uri="chapter06.xhtml#P7000497027000000000000000005280" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A10" data-uri="chapter06.xhtml#P7000497027000000000000000043A10" epub:type="title">Disk Capacity</h1></header>
<p id="P7000497027000000000000000043A11" data-uri="chapter06.xhtml#P7000497027000000000000000043A11" class="pcalibre1 pcalibre calibre2">The maximum number of bits that can be recorded by a disk is known as its <i class="calibre5 pcalibre pcalibre1">maximum capacity</i>, or simply <i class="calibre5 pcalibre pcalibre1">capacity.</i> Disk capacity is determined by the following technology factors:</p>
<ul class="pcalibre ul_none pcalibre1" id="P7000497027000000000000000043A12" data-uri="chapter06.xhtml#P7000497027000000000000000043A12">
<li id="P7000497027000000000000000043A13" data-uri="chapter06.xhtml#P7000497027000000000000000043A13" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A14" data-uri="chapter06.xhtml#P7000497027000000000000000043A14" class="calibre13 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">Recording density</i> (bits/in). The number of bits that can be squeezed into a 1-inch segment of a track.</p></li>
<li id="P7000497027000000000000000043A15" data-uri="chapter06.xhtml#P7000497027000000000000000043A15" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A16" data-uri="chapter06.xhtml#P7000497027000000000000000043A16" class="calibre13 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">Track density</i> (tracks/in). The number of tracks that can be squeezed into a l-inch segment of the radius extending from the center of the platter.</p></li>
<li id="P7000497027000000000000000043A17" data-uri="chapter06.xhtml#P7000497027000000000000000043A17" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A18" data-uri="chapter06.xhtml#P7000497027000000000000000043A18" class="calibre13 pcalibre pcalibre1"><i class="calibre5 pcalibre pcalibre1">Areal density</i> (bits/in<sup class="calibre51 pcalibre pcalibre1">2</sup>). The product of the recording density and the track density.</p></li>
</ul>
<p id="P7000497027000000000000000043A19" data-uri="chapter06.xhtml#P7000497027000000000000000043A19" class="pcalibre1 pcalibre calibre2">Disk manufacturers work tirelessly to increase areal density (and thus capacity), and this is doubling every couple of years. The original disks, designed in an age of low areal density, partitioned every track into the same number of sectors, which was determined by the number of sectors that could be recorded on the innermost track. To maintain a fixed number of sectors per track, the sectors were spaced farther apart on the outer tracks. This was a reasonable approach</p>
<aside class="sidebar pcalibre5 pcalibre" id="P700049702700000000000000000528B" data-uri="chapter06.xhtml#P700049702700000000000000000528B"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P7000497027000000000000000043A1A" data-uri="chapter06.xhtml#P7000497027000000000000000043A1A" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P700049702700000000000000000528D" title="592" data-uri="chapter06.xhtml#P700049702700000000000000000528D" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>How much is a gigabyte?</h1></header>
<p id="P7000497027000000000000000043A1B" data-uri="chapter06.xhtml#P7000497027000000000000000043A1B" class="calibre13 pcalibre pcalibre1">Unfortunately, the meanings of prefixes such as kilo (K), mega (M), giga (G), and tera (T) depend on the context. For measures that relate to the capacity of DRAMs and SRAMs, typically K = 2<sup class="calibre51 pcalibre pcalibre1">10</sup>, M = 2<sup class="calibre51 pcalibre pcalibre1">20</sup>, G = 2<sup class="calibre51 pcalibre pcalibre1">30</sup>, and T = 2<sup class="calibre51 pcalibre pcalibre1">40</sup>. For measures related to the capacity of I/O devices such as disks and networks, typically K = 10<sup class="calibre51 pcalibre pcalibre1">3</sup>, M = 10<sup class="calibre51 pcalibre pcalibre1">6</sup>, G = 10<sup class="calibre51 pcalibre pcalibre1">9</sup>, and T = 10<sup class="calibre51 pcalibre pcalibre1">12</sup>. Rates and throughputs usually use these prefix values as well.</p>
<p id="P7000497027000000000000000043A1C" data-uri="chapter06.xhtml#P7000497027000000000000000043A1C" class="pcalibre calibre3 pcalibre1">Fortunately, for the back-of-the-envelope estimates that we typically rely on, either assumption works fine in practice. For example, the relative difference between 2<sup class="calibre51 pcalibre pcalibre1">30</sup> and 10<sup class="calibre51 pcalibre pcalibre1">9</sup> is not that large: (2<sup class="calibre51 pcalibre pcalibre1">30</sup> − 10<sup class="calibre51 pcalibre pcalibre1">9</sup>)/10<sup class="calibre51 pcalibre pcalibre1">9</sup> ≈ 7%. Similarly, (2<sup class="calibre51 pcalibre pcalibre1">40</sup> − 10<sup class="calibre51 pcalibre pcalibre1">12</sup>)/10<sup class="calibre51 pcalibre pcalibre1">12</sup> ≈ 10%.</p>
</aside>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043A1D" data-uri="chapter06.xhtml#P7000497027000000000000000043A1D">when areal densities were relatively low. However, as areal densities increased, the gaps between sectors (where no data bits were stored) became unacceptably large. Thus, modern high-capacity disks use a technique known as <i class="calibre5 pcalibre pcalibre1">multiple zone recording</i>, where the set of cylinders is partitioned into disjoint subsets known as <i class="calibre5 pcalibre pcalibre1">recording zones.</i> Each zone consists of a contiguous collection of cylinders. Each track in each cylinder in a zone has the same number of sectors, which is determined by the number of sectors that can be packed into the innermost track of the zone.</p>
<p id="P7000497027000000000000000043A1E" data-uri="chapter06.xhtml#P7000497027000000000000000043A1E" class="pcalibre1 pcalibre calibre2">The capacity of a disk is given by the following formula:</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A1F" data-uri="chapter06.xhtml#P7000497027000000000000000043A1F">
<m:math display="block" alttext="" data-uri="" altimg-width="495" altimg-height="36" altimg="../images/ch06-01.png"><m:mrow><m:mtext>Capacity</m:mtext><m:mo>=</m:mo><m:mfrac><m:mrow><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>bytes</m:mtext></m:mrow><m:mrow><m:mtext>sector</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mtext>verage</m:mtext><m:mtext> </m:mtext><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>sectors</m:mtext></m:mrow><m:mrow><m:mtext>track</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>tracks</m:mtext></m:mrow><m:mrow><m:mtext>surface</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>surfaces</m:mtext></m:mrow><m:mrow><m:mtext>platter</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>platters</m:mtext></m:mrow><m:mrow><m:mtext>disk</m:mtext></m:mrow></m:mfrac></m:mrow></m:math>
</div>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043A20" data-uri="chapter06.xhtml#P7000497027000000000000000043A20">For example, suppose we have a disk with five platters, 512 bytes per sector, 20,000 tracks per surface, and an average of 300 sectors per track. Then the capacity of the disk is</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A21" data-uri="chapter06.xhtml#P7000497027000000000000000043A21">
<m:math display="block" alttext="" data-uri="" altimg-width="504" altimg-height="85" altimg="../images/ch06-02.png"><m:mrow><m:mtable columnalign="left"><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow><m:mtext>Capacity</m:mtext></m:mrow></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mfrac><m:mrow><m:mn>512</m:mn><m:mtext> </m:mtext><m:mtext>bytes</m:mtext></m:mrow><m:mrow><m:mtext>sector</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>300</m:mn><m:mtext> </m:mtext><m:mtext>sectors</m:mtext></m:mrow><m:mrow><m:mtext>track</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>20</m:mn><m:mo>,</m:mo><m:mn>000</m:mn><m:mtext> </m:mtext><m:mtext>tracks</m:mtext></m:mrow><m:mrow><m:mtext>surface</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>2</m:mn><m:mtext> </m:mtext><m:mtext>surfaces</m:mtext></m:mrow><m:mrow><m:mtext>platter</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>5</m:mn><m:mtext> </m:mtext><m:mtext>platters</m:mtext></m:mrow><m:mrow><m:mtext>disk</m:mtext></m:mrow></m:mfrac></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>30</m:mn><m:mo>,</m:mo><m:mn>720</m:mn><m:mo>,</m:mo><m:mn>000</m:mn><m:mo>,</m:mo><m:mn>000</m:mn><m:mtext> </m:mtext><m:mtext>bytes</m:mtext></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>30.72</m:mn><m:mtext> </m:mtext><m:mtext>GB</m:mtext></m:mrow></m:mtd></m:mtr></m:mtable></m:mrow></m:math>
</div>
<p id="P7000497027000000000000000043A22" data-uri="chapter06.xhtml#P7000497027000000000000000043A22" class="pcalibre1 pcalibre calibre2">Notice that manufacturers express disk capacity in units of gigabytes (GB) or terabytes (TB), where 1 GB = 10<sup class="calibre51 pcalibre pcalibre1">9</sup> bytes and 1 TB = 10<sup class="calibre51 pcalibre pcalibre1">12</sup> bytes.</p>
<section id="P7000497027000000000000000005296" data-uri="chapter06.xhtml#P7000497027000000000000000005296" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title10 pcalibre pcalibre1" id="P7000497027000000000000000043A23" data-uri="chapter06.xhtml#P7000497027000000000000000043A23" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.2 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005E52.xhtml#P7000497027000000000000000005E7E">661</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043A24" data-uri="chapter06.xhtml#P7000497027000000000000000043A24">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043A25" data-uri="chapter06.xhtml#P7000497027000000000000000043A25">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043A26" data-uri="chapter06.xhtml#P7000497027000000000000000043A26"><p id="P7000497027000000000000000043A27" data-uri="chapter06.xhtml#P7000497027000000000000000043A27" class="pcalibre calibre3 pcalibre1">What is the capacity of a disk with 2 platters, 10,000 cylinders, an average of 400 sectors per track, and 512 bytes per sector?</p></div></li>
</ol>
</section>
</section>
<section id="P700049702700000000000000000529C" data-uri="chapter06.xhtml#P700049702700000000000000000529C" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A28" data-uri="chapter06.xhtml#P7000497027000000000000000043A28" epub:type="title">Disk Operation</h1></header>
<p id="P7000497027000000000000000043A29" data-uri="chapter06.xhtml#P7000497027000000000000000043A29" class="pcalibre1 pcalibre calibre2">Disks read and write bits stored on the magnetic surface using a <i class="calibre5 pcalibre pcalibre1">read/write head</i> connected to the end of an <i class="calibre5 pcalibre pcalibre1">actuator arm</i>, as shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000529F"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.10(a)</span></a>. By moving</p>
<figure class="pcalibre5 figure pcalibre" id="P700049702700000000000000000529F" data-uri="chapter06.xhtml#P700049702700000000000000000529F">
<span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000052A0" title="593" data-uri="chapter06.xhtml#P70004970270000000000000000052A0" epub:type="pagebreak"></span>
<img alt="Two diagrams illustrate views of disk dynamics." id="P7000497027000000000000000043A2A" data-uri="P700049702700000000000000000B731" src="../images/p593-1.png" class="calibre201 pcalibre pcalibre1"/>
<figcaption id="P7000497027000000000000000043A2B" data-uri="chapter06.xhtml#P7000497027000000000000000043A2B" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043A2C" data-uri="chapter06.xhtml#P7000497027000000000000000043A2C" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.10 </span>Disk dynamics.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023D24" data-uri="chapter06.xhtml#P7000497027000000000000000023D24">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P7000497027000000000000000043A2D" data-uri="chapter06.xhtml#P7000497027000000000000000043A2D">
<li id="P7000497027000000000000000043A2E" data-uri="chapter06.xhtml#P7000497027000000000000000043A2E" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A2F" data-uri="chapter06.xhtml#P7000497027000000000000000043A2F" class="pcalibre calibre3 pcalibre1">Single-platter view: The disk surface spins at a fixed rotational rate (around the spindle). The read/write head is attached to the end of the arm and flies over the disk surface on a thin cushion of air. By moving radially, the arm can position the read/write head over any track.</p></li>
<li id="P7000497027000000000000000043A30" data-uri="chapter06.xhtml#P7000497027000000000000000043A30" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A31" data-uri="chapter06.xhtml#P7000497027000000000000000043A31" class="pcalibre calibre3 pcalibre1">Multiple-platter view: disks move around a vertical spindle. An arm has read/write heads attached to the top and bottom surface of each disk.</p></li>
</ol>
</details>
</figcaption></figure>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043A32" data-uri="chapter06.xhtml#P7000497027000000000000000043A32">the arm back and forth along its radial axis, the drive can position the head over any track on the surface. This mechanical motion is known as a <i class="calibre5 pcalibre pcalibre1">seek.</i> Once the head is positioned over the desired track, then, as each bit on the track passes underneath, the head can either sense the value of the bit (read the bit) or alter the value of the bit (write the bit). Disks with multiple platters have a separate read/write head for each surface, as shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000529F"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.10(b)</span></a>. The heads are lined up vertically and move in unison. At any point in time, all heads are positioned on the same cylinder.</p>
<p id="P7000497027000000000000000043A33" data-uri="chapter06.xhtml#P7000497027000000000000000043A33" class="pcalibre1 pcalibre calibre2">The read/write head at the end of the arm flies (literally) on a thin cushion of air over the disk surface at a height of about 0.1 microns and a speed of about 80 km/h. This is analogous to placing a skyscraper on its side and flying it around the world at a height of 2.5 cm (1 inch) above the ground, with each orbit of the earth taking only 8 seconds! At these tolerances, a tiny piece of dust on the surface is like a huge boulder. If the head were to strike one of these boulders, the head would cease flying and crash into the surface (a so-called head crash). For this reason, disks are always sealed in airtight packages.</p>
<p id="P7000497027000000000000000043A34" data-uri="chapter06.xhtml#P7000497027000000000000000043A34" class="pcalibre1 pcalibre calibre2">Disks read and write data in sector-size blocks. The <i class="calibre5 pcalibre pcalibre1">access time</i> for a sector has three main components: <i class="calibre5 pcalibre pcalibre1">seek time, rotational latency</i>, and <i class="calibre5 pcalibre pcalibre1">transfer time:</i></p>
<ul class="pcalibre ul_none pcalibre1" id="P7000497027000000000000000043A35" data-uri="chapter06.xhtml#P7000497027000000000000000043A35">
<li id="P7000497027000000000000000043A36" data-uri="chapter06.xhtml#P7000497027000000000000000043A36" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A37" data-uri="chapter06.xhtml#P7000497027000000000000000043A37" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Seek time. </span>To read the contents of some target sector, the arm first positions the head over the track that contains the target sector. The time required to move the arm is called the <i class="calibre5 pcalibre pcalibre1">seek time.</i> The seek time, <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">seek</sub>, depends on the previous position of the head and the speed that the arm moves across the surface. The average seek time in modern drives, <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">avg seek</sub>, measured by taking the mean of several thousand seeks to random sectors, is typically on the order of 3 to 9 ms. The maximum time for a single seek, <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">max seek</sub>, can be as high as 20 ms.</p></li>
<li id="P7000497027000000000000000043A38" data-uri="chapter06.xhtml#P7000497027000000000000000043A38" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A39" data-uri="chapter06.xhtml#P7000497027000000000000000043A39" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1"><span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000052AC" title="594" data-uri="chapter06.xhtml#P70004970270000000000000000052AC" epub:type="pagebreak"></span>
Rotational latency. </span>Once the head is in position over the track, the drive waits for the first bit of the target sector to pass under the head. The performance of this step depends on both the position of the surface when the head arrives at the target track and the rotational speed of the disk. In the worst case, the head just misses the target sector and waits for the disk to make a full rotation. Thus, the maximum rotational latency, in seconds, is given by</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A3A" data-uri="chapter06.xhtml#P7000497027000000000000000043A3A">
<m:math display="block" alttext="" data-uri="" altimg-width="192" altimg-height="33" altimg="../images/ch06-03.png"><m:mrow><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>max</m:mtext><m:mtext> </m:mtext><m:mtext>rotation</m:mtext></m:mrow></m:msub><m:mo>=</m:mo><m:mfrac><m:mn>1</m:mn><m:mrow><m:mtext>RPM</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>60</m:mn><m:mtext> </m:mtext><m:mtext>secs</m:mtext></m:mrow><m:mrow><m:mn>1</m:mn><m:mtext> </m:mtext><m:mtext>min</m:mtext></m:mrow></m:mfrac></m:mrow></m:math>
</div>
<p class="calibre13 pcalibre pcalibre1" id="P7000497027000000000000000043A3B" data-uri="chapter06.xhtml#P7000497027000000000000000043A3B">The average rotational latency, <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">avg rotation</sub>, is simply half of <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">max rotation</sub>.</p></li>
<li id="P7000497027000000000000000043A3C" data-uri="chapter06.xhtml#P7000497027000000000000000043A3C" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A3D" data-uri="chapter06.xhtml#P7000497027000000000000000043A3D" class="calibre13 pcalibre pcalibre1"><span class="pcalibre leadin pcalibre1">Transfer time. </span>When the first bit of the target sector is under the head, the drive can begin to read or write the contents of the sector. The transfer time for one sector depends on the rotational speed and the number of sectors per track. Thus, we can roughly estimate the average transfer time for one sector in seconds as</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A3E" data-uri="chapter06.xhtml#P7000497027000000000000000043A3E">
<m:math display="block" alttext="" data-uri="" altimg-width="368" altimg-height="35" altimg="../images/ch06-04.png"><m:mrow><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>transfer</m:mtext></m:mrow></m:msub><m:mo>=</m:mo><m:mfrac><m:mn>1</m:mn><m:mrow><m:mtext>RPM</m:mtext></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mn>1</m:mn><m:mrow><m:mrow><m:mo>(</m:mo><m:mrow><m:mtext>average</m:mtext><m:mtext> </m:mtext><m:mo>#</m:mo><m:mtext> </m:mtext><m:mtext>sectors/track</m:mtext></m:mrow><m:mo>)</m:mo></m:mrow></m:mrow></m:mfrac><m:mo>×</m:mo><m:mfrac><m:mrow><m:mn>60</m:mn><m:mtext> </m:mtext><m:mtext>secs</m:mtext></m:mrow><m:mrow><m:mn>1</m:mn><m:mtext> </m:mtext><m:mtext>min</m:mtext></m:mrow></m:mfrac></m:mrow></m:math>
</div></li>
</ul>
<p id="P7000497027000000000000000043A3F" data-uri="chapter06.xhtml#P7000497027000000000000000043A3F" class="pcalibre1 pcalibre calibre2">We can estimate the average time to access the contents of a disk sector as the sum of the average seek time, the average rotational latency, and the average transfer time. For example, consider a disk with the following parameters:</p>
<table id="P7000497027000000000000000043A40" data-uri="chapter06.xhtml#P7000497027000000000000000043A40" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043A41" data-uri="chapter06.xhtml#P7000497027000000000000000043A41" class="calibre18 pcalibre pcalibre1">Parameter</th>
<th id="P7000497027000000000000000043A42" data-uri="chapter06.xhtml#P7000497027000000000000000043A42" class="calibre18 pcalibre pcalibre1">Value</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A43" data-uri="chapter06.xhtml#P7000497027000000000000000043A43" class="calibre20 pcalibre pcalibre1">Rotational rate</td>
<td id="P7000497027000000000000000043A44" data-uri="chapter06.xhtml#P7000497027000000000000000043A44" class="calibre20 pcalibre pcalibre1">7,200 RPM</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A45" data-uri="chapter06.xhtml#P7000497027000000000000000043A45" class="calibre20 pcalibre pcalibre1"><var class="calibre5 pcalibre pcalibre1">T</var><sub class="calibre59 pcalibre pcalibre1">avg seek</sub></td>
<td id="P7000497027000000000000000043A46" data-uri="chapter06.xhtml#P7000497027000000000000000043A46" class="calibre20 pcalibre pcalibre1">9 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A47" data-uri="chapter06.xhtml#P7000497027000000000000000043A47" class="calibre20 pcalibre pcalibre1">Average number of sectors/track</td>
<td id="P7000497027000000000000000043A48" data-uri="chapter06.xhtml#P7000497027000000000000000043A48" class="calibre20 pcalibre pcalibre1">400</td>
</tr>
</tbody>
</table>
<p id="P7000497027000000000000000043A49" data-uri="chapter06.xhtml#P7000497027000000000000000043A49" class="pcalibre1 pcalibre calibre2">For this disk, the average rotational latency (in ms) is</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A4A" data-uri="chapter06.xhtml#P7000497027000000000000000043A4A">
<m:math display="block" alttext="" data-uri="" altimg-width="356" altimg-height="65" altimg="../images/ch06-05.png"><m:mrow><m:mtable columnalign="left"><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>rotation</m:mtext></m:mrow></m:msub></m:mrow></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>1</m:mn><m:mo>/</m:mo><m:mn>2</m:mn><m:mo>×</m:mo><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>max</m:mtext><m:mtext> </m:mtext><m:mtext>rotation</m:mtext></m:mrow></m:msub></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>1</m:mn><m:mo>/</m:mo><m:mn>2</m:mn><m:mo>×</m:mo><m:mrow><m:mo>(</m:mo><m:mrow><m:mn>60</m:mn><m:mtext> </m:mtext><m:mo>sec</m:mo><m:mi>s</m:mi><m:mo>/</m:mo><m:mn>7</m:mn><m:mo>,</m:mo><m:mn>200</m:mn><m:mtext> </m:mtext><m:mtext>RPM</m:mtext></m:mrow><m:mo>)</m:mo></m:mrow><m:mo>×</m:mo><m:mn>1</m:mn><m:mo>,</m:mo><m:mn>000</m:mn><m:mtext> </m:mtext><m:mtext>ms/sec</m:mtext></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>≈</m:mo><m:mn>4</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext></m:mrow></m:mtd></m:mtr></m:mtable></m:mrow></m:math>
</div>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043A4B" data-uri="chapter06.xhtml#P7000497027000000000000000043A4B">The average transfer time is</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A4C" data-uri="chapter06.xhtml#P7000497027000000000000000043A4C">
<m:math display="block" alttext="" data-uri="" altimg-width="418" altimg-height="40" altimg="../images/ch06-06.png"><m:mrow><m:mtable columnalign="left"><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>rotation</m:mtext></m:mrow></m:msub></m:mrow></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>60</m:mn><m:mo>/</m:mo><m:mn>7</m:mn><m:mo>,</m:mo><m:mn>200</m:mn><m:mtext> </m:mtext><m:mtext>RPM</m:mtext><m:mo>×</m:mo><m:mn>1</m:mn><m:mo>/</m:mo><m:mn>400</m:mn><m:mtext> </m:mtext><m:mtext>sectors/track</m:mtext><m:mo>×</m:mo><m:mn>1</m:mn><m:mo>,</m:mo><m:mn>000</m:mn><m:mtext> </m:mtext><m:mtext>ms/sec</m:mtext></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>≈</m:mo><m:mn>0.02</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext></m:mrow></m:mtd></m:mtr></m:mtable></m:mrow></m:math>
</div>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043A4D" data-uri="chapter06.xhtml#P7000497027000000000000000043A4D">Putting it all together, the total estimated access time is</p>
<div class="informalequation pcalibre pcalibre1" id="P7000497027000000000000000043A4E" data-uri="chapter06.xhtml#P7000497027000000000000000043A4E">
<m:math display="block" alttext="" data-uri="" altimg-width="275" altimg-height="62" altimg="../images/ch06-07.png"><m:mrow><m:mtable columnalign="left"><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>access</m:mtext></m:mrow></m:msub></m:mrow></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>seek</m:mtext></m:mrow></m:msub><m:mo>+</m:mo><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>rotation</m:mtext></m:mrow></m:msub><m:mo>+</m:mo><m:msub><m:mi>T</m:mi><m:mrow><m:mtext>avg</m:mtext><m:mtext> </m:mtext><m:mtext>transfer</m:mtext></m:mrow></m:msub></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>9</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext><m:mo>+</m:mo><m:mn>4</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext><m:mo>+</m:mo><m:mn>0.02</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext></m:mrow></m:mtd></m:mtr><m:mtr columnalign="left"><m:mtd columnalign="left"><m:mrow/></m:mtd><m:mtd columnalign="left"><m:mrow><m:mo>=</m:mo><m:mn>13.02</m:mn><m:mtext> </m:mtext><m:mtext>ms</m:mtext></m:mrow></m:mtd></m:mtr></m:mtable></m:mrow></m:math>
</div>
<p id="P7000497027000000000000000043A4F" data-uri="chapter06.xhtml#P7000497027000000000000000043A4F" class="pcalibre1 pcalibre calibre2"><span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000052C3" title="595" data-uri="chapter06.xhtml#P70004970270000000000000000052C3" epub:type="pagebreak"></span>This example illustrates some important points:</p>
<ul id="P7000497027000000000000000043A50" data-uri="chapter06.xhtml#P7000497027000000000000000043A50" class="calibre28 pcalibre pcalibre1">
<li id="P7000497027000000000000000043A51" data-uri="chapter06.xhtml#P7000497027000000000000000043A51" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A52" data-uri="chapter06.xhtml#P7000497027000000000000000043A52" class="pcalibre calibre3 pcalibre1">The time to access the 512 bytes in a disk sector is dominated by the seek time and the rotational latency. Accessing the first byte in the sector takes a long time, but the remaining bytes are essentially free.</p></li>
<li id="P7000497027000000000000000043A53" data-uri="chapter06.xhtml#P7000497027000000000000000043A53" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A54" data-uri="chapter06.xhtml#P7000497027000000000000000043A54" class="pcalibre calibre3 pcalibre1">Since the seek time and rotational latency are roughly the same, twice the seek time is a simple and reasonable rule for estimating disk access time.</p></li>
<li id="P7000497027000000000000000043A55" data-uri="chapter06.xhtml#P7000497027000000000000000043A55" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A56" data-uri="chapter06.xhtml#P7000497027000000000000000043A56" class="pcalibre calibre3 pcalibre1">The access time for a 64-bit word stored in SRAM is roughly 4 ns, and 60 ns for DRAM. Thus, the time to read a 512-byte sector-size block from memory is roughly 256 ns for SRAM and 4,000 ns for DRAM. The disk access time, roughly 10 ms, is about 40,000 times greater than SRAM, and about 2,500 times greater than DRAM.</p></li>
</ul>
<section id="P70004970270000000000000000052CB" data-uri="chapter06.xhtml#P70004970270000000000000000052CB" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title10 pcalibre pcalibre1" id="P7000497027000000000000000043A57" data-uri="chapter06.xhtml#P7000497027000000000000000043A57" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.3 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005E52.xhtml#P7000497027000000000000000005E7E">661</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043A58" data-uri="chapter06.xhtml#P7000497027000000000000000043A58">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043A59" data-uri="chapter06.xhtml#P7000497027000000000000000043A59">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043A5A" data-uri="chapter06.xhtml#P7000497027000000000000000043A5A"><p id="P7000497027000000000000000043A5B" data-uri="chapter06.xhtml#P7000497027000000000000000043A5B" class="pcalibre calibre3 pcalibre1">Estimate the average time (in ms) to access a sector on the following disk:</p>
<table id="P7000497027000000000000000043A5C" data-uri="chapter06.xhtml#P7000497027000000000000000043A5C" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043A5D" data-uri="chapter06.xhtml#P7000497027000000000000000043A5D" class="calibre18 pcalibre pcalibre1">Parameter</th>
<th id="P7000497027000000000000000043A5E" data-uri="chapter06.xhtml#P7000497027000000000000000043A5E" class="calibre18 pcalibre pcalibre1">Value</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A5F" data-uri="chapter06.xhtml#P7000497027000000000000000043A5F" class="calibre20 pcalibre pcalibre1">Rotational rate</td>
<td id="P7000497027000000000000000043A60" data-uri="chapter06.xhtml#P7000497027000000000000000043A60" class="calibre20 pcalibre pcalibre1">15,000 RPM</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A61" data-uri="chapter06.xhtml#P7000497027000000000000000043A61" class="calibre20 pcalibre pcalibre1"><var class="calibre5 pcalibre pcalibre1">T</var><sub class="calibre59 pcalibre pcalibre1">abg seek</sub></td>
<td id="P7000497027000000000000000043A62" data-uri="chapter06.xhtml#P7000497027000000000000000043A62" class="calibre20 pcalibre pcalibre1">8 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A63" data-uri="chapter06.xhtml#P7000497027000000000000000043A63" class="calibre20 pcalibre pcalibre1">Average number of sectors/track</td>
<td id="P7000497027000000000000000043A64" data-uri="chapter06.xhtml#P7000497027000000000000000043A64" class="calibre20 pcalibre pcalibre1">500</td>
</tr>
</tbody>
</table></div></li>
</ol>
</section>
</section>
<section id="P70004970270000000000000000052DA" data-uri="chapter06.xhtml#P70004970270000000000000000052DA" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A65" data-uri="chapter06.xhtml#P7000497027000000000000000043A65" epub:type="title">Logical Disk Blocks</h1></header>
<p id="P7000497027000000000000000043A66" data-uri="chapter06.xhtml#P7000497027000000000000000043A66" class="pcalibre1 pcalibre calibre2">As we have seen, modern disks have complex geometries, with multiple surfaces and different recording zones on those surfaces. To hide this complexity from the operating system, modern disks present a simpler view of their geometry as a sequence of <var class="calibre5 pcalibre pcalibre1">B</var> sector-size <i class="calibre5 pcalibre pcalibre1">logical blocks</i>, numbered 0, 1, ..., <var class="calibre5 pcalibre pcalibre1">B</var> − 1. A small hardware/firmware device in the disk package, called the <i class="calibre5 pcalibre pcalibre1">disk controller</i>, maintains the mapping between logical block numbers and actual (physical) disk sectors.</p>
<p id="P7000497027000000000000000043A67" data-uri="chapter06.xhtml#P7000497027000000000000000043A67" class="pcalibre1 pcalibre calibre2">When the operating system wants to perform an I/O operation such as reading a disk sector into main memory, it sends a command to the disk controller asking it to read a particular logical block number. Firmware on the controller performs a fast table lookup that translates the logical block number into a <i class="calibre5 pcalibre pcalibre1">(surface, track, sector)</i> triple that uniquely identifies the corresponding physical sector. Hardware on the controller interprets this triple to move the heads to the appropriate cylinder, waits for the sector to pass under the head, gathers up the bits sensed by the head into a small memory buffer on the controller, and copies them into main memory.</p>
<section id="P70004970270000000000000000052DE" data-uri="chapter06.xhtml#P70004970270000000000000000052DE" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title10 pcalibre pcalibre1" id="P7000497027000000000000000043A68" data-uri="chapter06.xhtml#P7000497027000000000000000043A68" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.4 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005E52.xhtml#P7000497027000000000000000005E7E">661</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043A69" data-uri="chapter06.xhtml#P7000497027000000000000000043A69">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043A6A" data-uri="chapter06.xhtml#P7000497027000000000000000043A6A">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043A6B" data-uri="chapter06.xhtml#P7000497027000000000000000043A6B"><p id="P7000497027000000000000000043A6C" data-uri="chapter06.xhtml#P7000497027000000000000000043A6C" class="pcalibre calibre3 pcalibre1">Suppose that a 1 MB file consisting of 512-byte logical blocks is stored on a disk drive with the following characteristics:</p>
<aside class="sidebar pcalibre5 pcalibre" id="P70004970270000000000000000052E4" data-uri="chapter06.xhtml#P70004970270000000000000000052E4"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P7000497027000000000000000043A6D" data-uri="chapter06.xhtml#P7000497027000000000000000043A6D" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P70004970270000000000000000052E6" title="596" data-uri="chapter06.xhtml#P70004970270000000000000000052E6" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>Formatted disk capacity</h1></header>
<p id="P7000497027000000000000000043A6E" data-uri="chapter06.xhtml#P7000497027000000000000000043A6E" class="pcalibre calibre3 pcalibre1">Before a disk can be used to store data, it must be <i class="calibre5 pcalibre pcalibre1">formatted</i> by the disk controller. This involves filling in the gaps between sectors with information that identifies the sectors, identifying any cylinders with surface defects and taking them out of action, and setting aside a set of cylinders in each zone as spares that can be called into action if one or more cylinders in the zone goes bad during the lifetime of the disk. The <i class="calibre5 pcalibre pcalibre1">formatted capacity</i> quoted by disk manufacturers is less than the maximum capacity because of the existence of these spare cylinders.</p>
</aside>
<table id="P7000497027000000000000000043A6F" data-uri="chapter06.xhtml#P7000497027000000000000000043A6F" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043A70" data-uri="chapter06.xhtml#P7000497027000000000000000043A70" class="calibre18 pcalibre pcalibre1">Parameter</th>
<th id="P7000497027000000000000000043A71" data-uri="chapter06.xhtml#P7000497027000000000000000043A71" class="calibre18 pcalibre pcalibre1">Value</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A72" data-uri="chapter06.xhtml#P7000497027000000000000000043A72" class="calibre20 pcalibre pcalibre1">Rotational rate</td>
<td id="P7000497027000000000000000043A73" data-uri="chapter06.xhtml#P7000497027000000000000000043A73" class="calibre20 pcalibre pcalibre1">10,000 RPM</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A74" data-uri="chapter06.xhtml#P7000497027000000000000000043A74" class="calibre20 pcalibre pcalibre1"><var class="calibre5 pcalibre pcalibre1">T</var><sub class="calibre59 pcalibre pcalibre1">avg seek</sub></td>
<td id="P7000497027000000000000000043A75" data-uri="chapter06.xhtml#P7000497027000000000000000043A75" class="calibre20 pcalibre pcalibre1">5 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A76" data-uri="chapter06.xhtml#P7000497027000000000000000043A76" class="calibre20 pcalibre pcalibre1">Average number of sectors/track</td>
<td id="P7000497027000000000000000043A77" data-uri="chapter06.xhtml#P7000497027000000000000000043A77" class="calibre20 pcalibre pcalibre1">1,000</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A78" data-uri="chapter06.xhtml#P7000497027000000000000000043A78" class="calibre20 pcalibre pcalibre1">Surfaces</td>
<td id="P7000497027000000000000000043A79" data-uri="chapter06.xhtml#P7000497027000000000000000043A79" class="calibre20 pcalibre pcalibre1">4</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043A7A" data-uri="chapter06.xhtml#P7000497027000000000000000043A7A" class="calibre20 pcalibre pcalibre1">Sector size</td>
<td id="P7000497027000000000000000043A7B" data-uri="chapter06.xhtml#P7000497027000000000000000043A7B" class="calibre20 pcalibre pcalibre1">512 bytes</td>
</tr>
</tbody>
</table>
<p id="P7000497027000000000000000043A7C" data-uri="chapter06.xhtml#P7000497027000000000000000043A7C" class="pcalibre calibre3 pcalibre1">For each case below, suppose that a program reads the logical blocks of the file sequentially, one after the other, and that the time to position the head over the first block is <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">avg seek</sub> + <var class="calibre5 pcalibre pcalibre1">T</var><sub class="pcalibre1 calibre47 pcalibre">avg rotation</sub>.</p>
<ol class="pcalibre ol_upper-alpha pcalibre1" id="P7000497027000000000000000043A7D" data-uri="chapter06.xhtml#P7000497027000000000000000043A7D">
<li id="P7000497027000000000000000043A7E" data-uri="chapter06.xhtml#P7000497027000000000000000043A7E" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A7F" data-uri="chapter06.xhtml#P7000497027000000000000000043A7F" class="pcalibre calibre3 pcalibre1"><span class="pcalibre leadin pcalibre1">Best case: </span>Estimate the optimal time (in ms) required to read the file given the best possible mapping of logical blocks to disk sectors (i.e., sequential).</p></li>
<li id="P7000497027000000000000000043A80" data-uri="chapter06.xhtml#P7000497027000000000000000043A80" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A81" data-uri="chapter06.xhtml#P7000497027000000000000000043A81" class="pcalibre calibre3 pcalibre1"><span class="pcalibre leadin pcalibre1">Random case: </span>Estimate the time (in ms) required to read the file if blocks are mapped randomly to disk sectors.</p></li>
</ol></div></li>
</ol>
</section>
</section>
<section id="P70004970270000000000000000052FB" data-uri="chapter06.xhtml#P70004970270000000000000000052FB" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A82" data-uri="chapter06.xhtml#P7000497027000000000000000043A82" epub:type="title">Connecting I/O Devices</h1></header>
<p id="P7000497027000000000000000043A83" data-uri="chapter06.xhtml#P7000497027000000000000000043A83" class="pcalibre1 pcalibre calibre2">Input/output (I/O) devices such as graphics cards, monitors, mice, keyboards, and disks are connected to the CPU and main memory using an <i class="calibre5 pcalibre pcalibre1">I/O bus.</i> Unlike the system bus and memory buses, which are CPU-specific, I/O buses are designed to be independent of the underlying CPU. <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005302"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.11</span></a> shows a representative I/O bus structure that connects the CPU, main memory, and I/O devices.</p>
<p id="P7000497027000000000000000043A84" data-uri="chapter06.xhtml#P7000497027000000000000000043A84" class="pcalibre1 pcalibre calibre2">Although the I/O bus is slower than the system and memory buses, it can accommodate a wide variety of third-party I/O devices. For example, the bus in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005302"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.11</span></a> has three different types of devices attached to it.</p>
<ul id="P7000497027000000000000000043A85" data-uri="chapter06.xhtml#P7000497027000000000000000043A85" class="calibre28 pcalibre pcalibre1">
<li id="P7000497027000000000000000043A86" data-uri="chapter06.xhtml#P7000497027000000000000000043A86" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A87" data-uri="chapter06.xhtml#P7000497027000000000000000043A87" class="pcalibre calibre3 pcalibre1">A <i class="calibre5 pcalibre pcalibre1">Universal Serial Bus (USB)</i> controller is a conduit for devices attached to a USB bus, which is a wildly popular standard for connecting a variety of peripheral I/O devices, including keyboards, mice, modems, digital cameras, game controllers, printers, external disk drives, and solid state disks. USB 3.0 buses have a maximum bandwidth of 625 MB/s. USB 3.1 buses have a maximum bandwidth of 1,250 MB/s.</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005302" data-uri="chapter06.xhtml#P7000497027000000000000000005302">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005303" title="597" data-uri="chapter06.xhtml#P7000497027000000000000000005303" epub:type="pagebreak"></span>
<img alt="A diagram illustrates a bus structure." id="P7000497027000000000000000043A88" data-uri="P700049702700000000000000000B732" src="../images/p597-1.png" class="pcalibre1 pcalibre calibre202"/>
<figcaption id="P7000497027000000000000000043A89" data-uri="chapter06.xhtml#P7000497027000000000000000043A89" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043A8A" data-uri="chapter06.xhtml#P7000497027000000000000000043A8A" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.11 </span>Example bus structure that connects the CPU, main memory, and I/O devices.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023D83" data-uri="chapter06.xhtml#P7000497027000000000000000023D83">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P7000497027000000000000000043A8B" data-uri="chapter06.xhtml#P7000497027000000000000000043A8B" class="pcalibre calibre3 pcalibre1">A diagram illustrates a bus structure with system bus connecting CPU and I/O bridge and memory bus connecting I/O bridge and main memory. The I/O bus connects the I/O bridge with USB controller (mouse, solid state disk, and keyboard), graphics adapter (monitor), host bus adapter (SCSI/SATA), which connects to disk controller in disk drive, and expansion slots for other devices such as network adapters.</p>
</details>
</figcaption></figure>
</li>
<li id="P7000497027000000000000000043A8C" data-uri="chapter06.xhtml#P7000497027000000000000000043A8C" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A8D" data-uri="chapter06.xhtml#P7000497027000000000000000043A8D" class="pcalibre calibre3 pcalibre1">A <i class="calibre5 pcalibre pcalibre1">graphics card</i> (or <i class="calibre5 pcalibre pcalibre1">adapter</i>) contains hardware and software logic that is responsible for painting the pixels on the display monitor on behalf of the CPU.</p></li>
<li id="P7000497027000000000000000043A8E" data-uri="chapter06.xhtml#P7000497027000000000000000043A8E" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043A8F" data-uri="chapter06.xhtml#P7000497027000000000000000043A8F" class="pcalibre calibre3 pcalibre1">A <i class="calibre5 pcalibre pcalibre1">host bus adapter</i> that connects one or more disks to the I/O bus using a communication protocol defined by a particular <i class="calibre5 pcalibre pcalibre1">host bus interface.</i> The two most popular such interfaces for disks are <i class="calibre5 pcalibre pcalibre1">SCSI</i> (pronounced "scuzzy") and <i class="calibre5 pcalibre pcalibre1">SATA</i> (pronounced "sat-uh"). SCSI disks are typically faster and more expensive than SATA drives. A SCSI host bus adapter (often called a <i class="calibre5 pcalibre pcalibre1">SCSI controller)</i> can support multiple disk drives, as opposed to SATA adapters, which can only support one drive.</p></li>
</ul>
<p id="P7000497027000000000000000043A90" data-uri="chapter06.xhtml#P7000497027000000000000000043A90" class="pcalibre1 pcalibre calibre2">Additional devices such as <i class="calibre5 pcalibre pcalibre1">network adapters</i> can be attached to the I/O bus by plugging the adapter into empty <i class="calibre5 pcalibre pcalibre1">expansion slots</i> on the motherboard that provide a direct electrical connection to the bus.</p>
</section>
<section id="P700049702700000000000000000530C" data-uri="chapter06.xhtml#P700049702700000000000000000530C" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043A91" data-uri="chapter06.xhtml#P7000497027000000000000000043A91" epub:type="title">Accessing Disks</h1></header>
<p id="P7000497027000000000000000043A92" data-uri="chapter06.xhtml#P7000497027000000000000000043A92" class="pcalibre1 pcalibre calibre2">While a detailed description of how I/O devices work and how they are programmed is outside our scope here, we can give you a general idea. For example, <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000531A"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.12</span></a> summarizes the steps that take place when a CPU reads data from a disk.</p>
<aside class="sidebar pcalibre5 pcalibre" id="P700049702700000000000000000530F" data-uri="chapter06.xhtml#P700049702700000000000000000530F"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P7000497027000000000000000043A93" data-uri="chapter06.xhtml#P7000497027000000000000000043A93" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005311" title="598" data-uri="chapter06.xhtml#P7000497027000000000000000005311" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>Advances in I/O bus designs</h1></header>
<p id="P7000497027000000000000000043A94" data-uri="chapter06.xhtml#P7000497027000000000000000043A94" class="pcalibre calibre3 pcalibre1">The I/O bus in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005302"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.11</span></a> is a simple abstraction that allows us to be concrete, without being tied too closely to the details of any specific system. It is based on the <i class="calibre5 pcalibre pcalibre1">peripheral component interconnect (PCI)</i> bus, which was popular until around 2010. In the PCI model, each device in the system shares the bus, and only one device at a time can access these wires. In modern systems, the shared PCI bus has been replaced by a <i class="calibre5 pcalibre pcalibre1">PCI express</i> (PCIe) bus, which is a set of high-speed serial, point-to-point links connected by switches, akin to the switched Ethernets that you will learn about in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="fileP7000497027000000000000000007B7A.xhtml#P7000497027000000000000000007B7A"><span class="pcalibre label pcalibre1">Chapter </span><span class="pcalibre label pcalibre1">11</span></a>. A PCIe bus, with a maximum throughput of 16 GB/s, is an order of magnitude faster than a PCI bus, which has a maximum throughput of 533 MB/s. Except for measured I/O performance, the differences between the different bus designs are not visible to application programs, so we will use the simple shared bus abstraction throughout the text.</p>
</aside>
<p id="P7000497027000000000000000043A95" data-uri="chapter06.xhtml#P7000497027000000000000000043A95" class="pcalibre1 pcalibre calibre2">The CPU issues commands to I/O devices using a technique called <i class="calibre5 pcalibre pcalibre1">memory-mapped I/O</i> (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000531A"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.12(a)</span></a>). In a system with memory-mapped I/O, a block of addresses in the address space is reserved for communicating with I/O devices. Each of these addresses is known as an <i class="calibre5 pcalibre pcalibre1">I/O port.</i> Each device is associated with (or mapped to) one or more ports when it is attached to the bus.</p>
<p id="P7000497027000000000000000043A96" data-uri="chapter06.xhtml#P7000497027000000000000000043A96" class="pcalibre1 pcalibre calibre2">As a simple example, suppose that the disk controller is mapped to port <code id="P7000497027000000000000000043A97" data-uri="chapter06.xhtml#P7000497027000000000000000043A97" class="pcalibre1 calibre8 pcalibre">0xa0</code>. Then the CPU might initiate a disk read by executing three store instructions to address <code id="P7000497027000000000000000043A98" data-uri="chapter06.xhtml#P7000497027000000000000000043A98" class="pcalibre1 calibre8 pcalibre">0xa0</code>: The first of these instructions sends a command word that tells the disk to initiate a read, along with other parameters such as whether to interrupt the CPU when the read is finished. (We will discuss interrupts in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="fileP70004970270000000000000000066A6.xhtml#P70004970270000000000000000066A6"><span class="pcalibre label pcalibre1">Section </span><span class="pcalibre label pcalibre1">8.1</span></a>.) The second instruction indicates the logical block number that should be read. The third instruction indicates the main memory address where the contents of the disk sector should be stored.</p>
<p id="P7000497027000000000000000043A99" data-uri="chapter06.xhtml#P7000497027000000000000000043A99" class="pcalibre1 pcalibre calibre2">After it issues the request, the CPU will typically do other work while the disk is performing the read. Recall that a 1 GHz processor with a 1 ns clock cycle can potentially execute 16 million instructions in the 16 ms it takes to read the disk. Simply waiting and doing nothing while the transfer is taking place would be enormously wasteful.</p>
<p id="P7000497027000000000000000043A9A" data-uri="chapter06.xhtml#P7000497027000000000000000043A9A" class="pcalibre1 pcalibre calibre2">After the disk controller receives the read command from the CPU, it translates the logical block number to a sector address, reads the contents of the sector, and transfers the contents directly to main memory, without any intervention from the CPU (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000531A"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.12(b)</span></a>). This process, whereby a device performs a read or write bus transaction on its own, without any involvement of the CPU, is known as <i class="calibre5 pcalibre pcalibre1">direct memory access</i> (DMA). The transfer of data is known as a <i class="calibre5 pcalibre pcalibre1">DMA transfer.</i></p>
<p id="P7000497027000000000000000043A9B" data-uri="chapter06.xhtml#P7000497027000000000000000043A9B" class="pcalibre1 pcalibre calibre2">After the DMA transfer is complete and the contents of the disk sector are safely stored in main memory, the disk controller notifies the CPU by sending an interrupt signal to the CPU (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000531A"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.12(c)</span></a>). The basic idea is that an interrupt signals an external pin on the CPU chip. This causes the CPU to stop what it is currently working on and jump to an operating system routine. The routine records the fact that the I/O has finished and then returns control to the point where the CPU was interrupted.</p>
<figure class="pcalibre5 figure pcalibre" id="P700049702700000000000000000531A" data-uri="chapter06.xhtml#P700049702700000000000000000531A">
<span class="pcalibre pagebreak pcalibre1" id="P700049702700000000000000000531B" title="599" data-uri="chapter06.xhtml#P700049702700000000000000000531B" epub:type="pagebreak"></span>
<img alt="A diagram illustrates steps in reading a disk sector." id="P7000497027000000000000000043A9C" data-uri="P700049702700000000000000000B733" src="../images/p599-1.png" class="pcalibre calibre203 pcalibre1"/>
<figcaption id="P7000497027000000000000000043A9D" data-uri="chapter06.xhtml#P7000497027000000000000000043A9D" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043A9E" data-uri="chapter06.xhtml#P7000497027000000000000000043A9E" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.12 </span>Reading a disk sector.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023D98" data-uri="chapter06.xhtml#P7000497027000000000000000023D98">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<ol class="pcalibre1 pcalibre ol_lower-alpha1" id="P7000497027000000000000000043A9F" data-uri="chapter06.xhtml#P7000497027000000000000000043A9F">
<li id="P7000497027000000000000000043AA0" data-uri="chapter06.xhtml#P7000497027000000000000000043AA0" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AA1" data-uri="chapter06.xhtml#P7000497027000000000000000043AA1" class="pcalibre calibre3 pcalibre1">The CPU initiates a disk read by writing a command, logical block number, and destination memory address to the memory-mapped address associated with the disk: illustrated as path from bus interface through I/O bridge and I/O bus to disk controller.</p></li>
<li id="P7000497027000000000000000043AA2" data-uri="chapter06.xhtml#P7000497027000000000000000043AA2" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AA3" data-uri="chapter06.xhtml#P7000497027000000000000000043AA3" class="pcalibre calibre3 pcalibre1">The disk controller reads the sector and performs a DMA transfer into main memory: illustrated as a path from disk controller through I/O bus and I/O bridge to Main memory.</p></li>
<li id="P7000497027000000000000000043AA4" data-uri="chapter06.xhtml#P7000497027000000000000000043AA4" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AA5" data-uri="chapter06.xhtml#P7000497027000000000000000043AA5" class="pcalibre calibre3 pcalibre1">When the DMA transfer is complete, the disk controller notifies the CPU with an interrupt: illustrates as path from disk controller through I/O bus and I/O bridge straight to CPU chip (not via system bus).</p></li>
</ol>
</details>
</figcaption>
</figure>
<aside class="sidebar pcalibre5 pcalibre" id="P700049702700000000000000000531F" data-uri="chapter06.xhtml#P700049702700000000000000000531F"><header class="pcalibre halftitlepage pcalibre1"><h1 class="pcalibre1 title2 pcalibre" id="P7000497027000000000000000043AA6" data-uri="chapter06.xhtml#P7000497027000000000000000043AA6" epub:type="title"><span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005321" title="600" data-uri="chapter06.xhtml#P7000497027000000000000000005321" epub:type="pagebreak"></span><span class="pcalibre label1 pcalibre1">Aside </span>Characteristics of a commercial disk drive</h1></header>
<p id="P7000497027000000000000000043AA7" data-uri="chapter06.xhtml#P7000497027000000000000000043AA7" class="calibre13 pcalibre pcalibre1">Disk manufacturers publish a lot of useful high-level technical information on their Web sites. For example, the Seagate Web site contains the following information (and much more!) about one of their popular drives, the Barracuda 7400. (<a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="http://Seagate.com">Seagate.com</a>)</p>
<table class="informaltable pcalibre pcalibre1" id="P7000497027000000000000000043AA8" data-uri="chapter06.xhtml#P7000497027000000000000000043AA8">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043AA9" data-uri="chapter06.xhtml#P7000497027000000000000000043AA9" class="calibre18 pcalibre pcalibre1">Geometry characteristic</th>
<th id="P7000497027000000000000000043AAA" data-uri="chapter06.xhtml#P7000497027000000000000000043AAA" class="calibre18 pcalibre pcalibre1">Value</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AAB" data-uri="chapter06.xhtml#P7000497027000000000000000043AAB" class="calibre20 pcalibre pcalibre1">Surface diameter</td>
<td id="P7000497027000000000000000043AAC" data-uri="chapter06.xhtml#P7000497027000000000000000043AAC" class="calibre20 pcalibre pcalibre1">3.5 in</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AAD" data-uri="chapter06.xhtml#P7000497027000000000000000043AAD" class="calibre20 pcalibre pcalibre1">Formatted capacity</td>
<td id="P7000497027000000000000000043AAE" data-uri="chapter06.xhtml#P7000497027000000000000000043AAE" class="calibre20 pcalibre pcalibre1">3 TB</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AAF" data-uri="chapter06.xhtml#P7000497027000000000000000043AAF" class="calibre20 pcalibre pcalibre1">Platters</td>
<td id="P7000497027000000000000000043AB0" data-uri="chapter06.xhtml#P7000497027000000000000000043AB0" class="calibre20 pcalibre pcalibre1">3</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AB1" data-uri="chapter06.xhtml#P7000497027000000000000000043AB1" class="calibre20 pcalibre pcalibre1">Surfaces</td>
<td id="P7000497027000000000000000043AB2" data-uri="chapter06.xhtml#P7000497027000000000000000043AB2" class="calibre20 pcalibre pcalibre1">6</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AB3" data-uri="chapter06.xhtml#P7000497027000000000000000043AB3" class="calibre20 pcalibre pcalibre1">Logical blocks</td>
<td id="P7000497027000000000000000043AB4" data-uri="chapter06.xhtml#P7000497027000000000000000043AB4" class="calibre20 pcalibre pcalibre1">5,860,533,168</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AB5" data-uri="chapter06.xhtml#P7000497027000000000000000043AB5" class="calibre20 pcalibre pcalibre1">Logical block size</td>
<td id="P7000497027000000000000000043AB6" data-uri="chapter06.xhtml#P7000497027000000000000000043AB6" class="calibre20 pcalibre pcalibre1">512 bytes</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AB7" data-uri="chapter06.xhtml#P7000497027000000000000000043AB7" class="calibre20 pcalibre pcalibre1">Rotational rate</td>
<td id="P7000497027000000000000000043AB8" data-uri="chapter06.xhtml#P7000497027000000000000000043AB8" class="calibre20 pcalibre pcalibre1">7,200 RPM</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AB9" data-uri="chapter06.xhtml#P7000497027000000000000000043AB9" class="calibre20 pcalibre pcalibre1">Average rotational latency</td>
<td id="P7000497027000000000000000043ABA" data-uri="chapter06.xhtml#P7000497027000000000000000043ABA" class="calibre20 pcalibre pcalibre1">4.16 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043ABB" data-uri="chapter06.xhtml#P7000497027000000000000000043ABB" class="calibre20 pcalibre pcalibre1">Average seek time</td>
<td id="P7000497027000000000000000043ABC" data-uri="chapter06.xhtml#P7000497027000000000000000043ABC" class="calibre20 pcalibre pcalibre1">8.5 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043ABD" data-uri="chapter06.xhtml#P7000497027000000000000000043ABD" class="calibre20 pcalibre pcalibre1">Track-to-track seek time</td>
<td id="P7000497027000000000000000043ABE" data-uri="chapter06.xhtml#P7000497027000000000000000043ABE" class="calibre20 pcalibre pcalibre1">1.0 ms</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043ABF" data-uri="chapter06.xhtml#P7000497027000000000000000043ABF" class="calibre20 pcalibre pcalibre1">Average transfer rate</td>
<td id="P7000497027000000000000000043AC0" data-uri="chapter06.xhtml#P7000497027000000000000000043AC0" class="calibre20 pcalibre pcalibre1">156 MB/s</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AC1" data-uri="chapter06.xhtml#P7000497027000000000000000043AC1" class="calibre20 pcalibre pcalibre1">Maximum sustained transfer rate</td>
<td id="P7000497027000000000000000043AC2" data-uri="chapter06.xhtml#P7000497027000000000000000043AC2" class="calibre20 pcalibre pcalibre1">210 MB/s</td>
</tr>
</tbody>
</table>
</aside>
<figure class="pcalibre5 figure pcalibre" id="P700049702700000000000000000533E" data-uri="chapter06.xhtml#P700049702700000000000000000533E">
<img alt="A diagram illustrates a solid state disk." id="P7000497027000000000000000043AC3" data-uri="P700049702700000000000000000B734" src="../images/p600-1.png" class="calibre204 pcalibre pcalibre1"/>
<figcaption id="P7000497027000000000000000043AC4" data-uri="chapter06.xhtml#P7000497027000000000000000043AC4" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043AC5" data-uri="chapter06.xhtml#P7000497027000000000000000043AC5" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.13 </span>Solid state disk (SSD).</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023DC0" data-uri="chapter06.xhtml#P7000497027000000000000000023DC0">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P7000497027000000000000000043AC6" data-uri="chapter06.xhtml#P7000497027000000000000000043AC6" class="pcalibre calibre3 pcalibre1">A diagram shows the I/O bus requesting to read and write logical disk blocks to the solid state disk (SSD). The SSD includes a flash translation layer interacting with flash memory, which includes block, from block 0 to block B minus 1, each including Page 0 to , Page 1,…,Page P minus 1.</p>
</details>
</figcaption></figure>
</section>
</section>
<section id="P7000497027000000000000000005342" data-uri="chapter06.xhtml#P7000497027000000000000000005342" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="pcalibre title1 pcalibre1" id="P7000497027000000000000000043AC7" data-uri="chapter06.xhtml#P7000497027000000000000000043AC7" epub:type="title"><span class="pcalibre label pcalibre1">6.1.3 </span>Solid State Disks</h1></header>
<p id="P7000497027000000000000000043AC8" data-uri="chapter06.xhtml#P7000497027000000000000000043AC8" class="pcalibre1 pcalibre calibre2">A solid state disk (SSD) is a storage technology, based on flash memory (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P70004970270000000000000000051B9"><span class="pcalibre label pcalibre1">Section </span><span class="pcalibre label pcalibre1">6.1.1</span></a>), that in some situations is an attractive alternative to the conventional rotating disk. <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000533E"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.13</span></a> shows the basic idea. An SSD package plugs into a standard disk slot on the I/O bus (typically USB or SATA) and behaves like any other disk, processing requests from the CPU to read and write logical disk blocks. An SSD package consists of one or more flash memory chips, which replace the mechanical drive in a conventional rotating disk, and a <i class="calibre5 pcalibre pcalibre1">flash translation layer</i>, which is a hardware/firmware device that plays the same role as a disk controller, translating requests for logical blocks into accesses of the underlying physical device.</p>
<p id="P7000497027000000000000000043AC9" data-uri="chapter06.xhtml#P7000497027000000000000000043AC9" class="pcalibre1 pcalibre calibre2"><a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005346"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.14</span></a> shows the performance characteristics of a typical SSD. Notice that reading from SSDs is faster than writing. The difference between random reading and writing performance is caused by a fundamental property of the underlying flash memory. As shown in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P700049702700000000000000000533E"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.13</span></a>, a flash memory consists of a sequence of <i class="calibre5 pcalibre pcalibre1">B blocks</i>, where each block consists of <var class="calibre5 pcalibre pcalibre1">P</var> pages. Typically, pages are 512 bytes to 4 KB in size, and a block consists of 32−128 pages, with total block sizes ranging from 16</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005346" data-uri="chapter06.xhtml#P7000497027000000000000000005346">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005347" title="601" data-uri="chapter06.xhtml#P7000497027000000000000000005347" epub:type="pagebreak"></span>
<table id="P7000497027000000000000000043ACA" data-uri="chapter06.xhtml#P7000497027000000000000000043ACA" class="pcalibre largetable pcalibre1">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th colspan="2" id="P7000497027000000000000000043ACB" data-uri="chapter06.xhtml#P7000497027000000000000000043ACB" class="calibre18 pcalibre pcalibre1">Reads</th>
<th colspan="2" id="P7000497027000000000000000043ACC" data-uri="chapter06.xhtml#P7000497027000000000000000043ACC" class="calibre18 pcalibre pcalibre1">Writes</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043ACD" data-uri="chapter06.xhtml#P7000497027000000000000000043ACD" class="calibre20 pcalibre pcalibre1">Sequential read throughput</td>
<td id="P7000497027000000000000000043ACE" data-uri="chapter06.xhtml#P7000497027000000000000000043ACE" class="calibre20 pcalibre pcalibre1">550 MB/s</td>
<td id="P7000497027000000000000000043ACF" data-uri="chapter06.xhtml#P7000497027000000000000000043ACF" class="calibre20 pcalibre pcalibre1">Sequential write throughput</td>
<td id="P7000497027000000000000000043AD0" data-uri="chapter06.xhtml#P7000497027000000000000000043AD0" class="calibre20 pcalibre pcalibre1">470 MB/s</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AD1" data-uri="chapter06.xhtml#P7000497027000000000000000043AD1" class="calibre20 pcalibre pcalibre1">Random read throughput (IOPS)</td>
<td id="P7000497027000000000000000043AD2" data-uri="chapter06.xhtml#P7000497027000000000000000043AD2" class="calibre20 pcalibre pcalibre1">89,000 IOPS</td>
<td id="P7000497027000000000000000043AD3" data-uri="chapter06.xhtml#P7000497027000000000000000043AD3" class="calibre20 pcalibre pcalibre1">Random write throughput (IOPS)</td>
<td id="P7000497027000000000000000043AD4" data-uri="chapter06.xhtml#P7000497027000000000000000043AD4" class="calibre20 pcalibre pcalibre1">74,000 IOPS</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AD5" data-uri="chapter06.xhtml#P7000497027000000000000000043AD5" class="calibre20 pcalibre pcalibre1">Random read throughput (MB/s)</td>
<td id="P7000497027000000000000000043AD6" data-uri="chapter06.xhtml#P7000497027000000000000000043AD6" class="calibre20 pcalibre pcalibre1">365 MB/s</td>
<td id="P7000497027000000000000000043AD7" data-uri="chapter06.xhtml#P7000497027000000000000000043AD7" class="calibre20 pcalibre pcalibre1">Random write throughput (MB/s)</td>
<td id="P7000497027000000000000000043AD8" data-uri="chapter06.xhtml#P7000497027000000000000000043AD8" class="calibre20 pcalibre pcalibre1">303 MB/s</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043AD9" data-uri="chapter06.xhtml#P7000497027000000000000000043AD9" class="calibre20 pcalibre pcalibre1">Avg. sequential read access time</td>
<td id="P7000497027000000000000000043ADA" data-uri="chapter06.xhtml#P7000497027000000000000000043ADA" class="calibre20 pcalibre pcalibre1">50 <i class="calibre5 pcalibre pcalibre1">μ</i>s</td>
<td id="P7000497027000000000000000043ADB" data-uri="chapter06.xhtml#P7000497027000000000000000043ADB" class="calibre20 pcalibre pcalibre1">Avg. sequential write access time</td>
<td id="P7000497027000000000000000043ADC" data-uri="chapter06.xhtml#P7000497027000000000000000043ADC" class="calibre20 pcalibre pcalibre1">60 <i class="calibre5 pcalibre pcalibre1">μ</i>s</td>
</tr>
</tbody>
</table>
<figcaption id="P7000497027000000000000000043ADD" data-uri="chapter06.xhtml#P7000497027000000000000000043ADD" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043ADE" data-uri="chapter06.xhtml#P7000497027000000000000000043ADE" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.14 </span>Performance characteristics of a commercial solid state disk.</h1></header>
<div class="pcalibre source pcalibre1" id="P7000497027000000000000000043ADF" data-uri="chapter06.xhtml#P7000497027000000000000000043ADF"><p id="P7000497027000000000000000043AE0" data-uri="chapter06.xhtml#P7000497027000000000000000043AE0" class="calibre54 pcalibre pcalibre1"><span class="pcalibre label pcalibre1">Source: </span>Intel SSD 730 product specification [<a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="fileP700049702700000000000000000B39D.xhtml#P700049702700000000000000000B40C">53</a>]. <i class="calibre5 pcalibre pcalibre1">IOPS</i> is I/O operations per second. Throughput numbers are based on reads and writes of 4 KB blocks. (Intel SSD 730 product specification. Intel Corporation. 52.)</p></div></figcaption></figure>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043AE1" data-uri="chapter06.xhtml#P7000497027000000000000000043AE1">KB to 512 KB. Data are read and written in units of pages. A page can be written only after the entire block to which it belongs has been <i class="calibre5 pcalibre pcalibre1">erased</i> (typically, this means that all bits in the block are set to 1). However, once a block is erased, each page in the block can be written once with no further erasing. A block wears out after roughly 100,000 repeated writes. Once a block wears out, it can no longer be used.</p>
<p id="P7000497027000000000000000043AE2" data-uri="chapter06.xhtml#P7000497027000000000000000043AE2" class="pcalibre1 pcalibre calibre2">Random writes are slower for two reasons. First, erasing a block takes a relatively long time, on the order of 1 ms, which is more than an order of magnitude longer than it takes to access a page. Second, if a write operation attempts to modify a page <var class="calibre5 pcalibre pcalibre1">p</var> that contains existing data (i.e., not all ones), then any pages in the same block with useful data must be copied to a new (erased) block before the write to page <var class="calibre5 pcalibre pcalibre1">p</var> can occur. Manufacturers have developed sophisticated logic in the flash translation layer that attempts to amortize the high cost of erasing blocks and to minimize the number of internal copies on writes, but it is unlikely that random writing will ever perform as well as reading.</p>
<p id="P7000497027000000000000000043AE3" data-uri="chapter06.xhtml#P7000497027000000000000000043AE3" class="pcalibre1 pcalibre calibre2">SSDs have a number of advantages over rotating disks. They are built of semiconductor memory, with no moving parts, and thus have much faster random access times than rotating disks, use less power, and are more rugged. However, there are some disadvantages. First, because flash blocks wear out after repeated writes, SSDs have the potential to wear out as well. <i class="calibre5 pcalibre pcalibre1">Wear-leveling</i> logic in the flash translation layer attempts to maximize the lifetime of each block by spreading erasures evenly across all blocks. In practice, the wear-leveling logic is so good that it takes many years for SSDs to wear out (see <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005363"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.5</span></a>). Second, SSDs are about 30 times more expensive per byte than rotating disks, and thus the typical storage capacities are significantly less than rotating disks. However, SSD prices are decreasing rapidly as they become more popular, and the gap between the two is decreasing.</p>
<p id="P7000497027000000000000000043AE4" data-uri="chapter06.xhtml#P7000497027000000000000000043AE4" class="pcalibre1 pcalibre calibre2">SSDs have completely replaced rotating disks in portable music devices, are popular as disk replacements in laptops, and have even begun to appear in desktops and servers. While rotating disks are here to stay, it is clear that SSDs are an important alternative.</p>
<section id="P7000497027000000000000000005363" data-uri="chapter06.xhtml#P7000497027000000000000000005363" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043AE5" data-uri="chapter06.xhtml#P7000497027000000000000000043AE5" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.5 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005E52.xhtml#P7000497027000000000000000005E94">662</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043AE6" data-uri="chapter06.xhtml#P7000497027000000000000000043AE6">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043AE7" data-uri="chapter06.xhtml#P7000497027000000000000000043AE7">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043AE8" data-uri="chapter06.xhtml#P7000497027000000000000000043AE8"><p id="P7000497027000000000000000043AE9" data-uri="chapter06.xhtml#P7000497027000000000000000043AE9" class="pcalibre calibre3 pcalibre1">As we have seen, a potential drawback of SSDs is that the underlying flash memory can wear out. For example, for the SSD in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005346"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.14</span></a>, Intel guarantees about <span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005369" title="602" data-uri="chapter06.xhtml#P7000497027000000000000000005369" epub:type="pagebreak"></span>128 petabytes (128 × 10<sup class="calibre51 pcalibre pcalibre1">15</sup> bytes) of writes before the drive wears out. Given this assumption, estimate the lifetime (in years) of this SSD for the following workloads:</p>
<ol class="pcalibre ol_upper-alpha pcalibre1" id="P7000497027000000000000000043AEA" data-uri="chapter06.xhtml#P7000497027000000000000000043AEA">
<li id="P7000497027000000000000000043AEB" data-uri="chapter06.xhtml#P7000497027000000000000000043AEB" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AEC" data-uri="chapter06.xhtml#P7000497027000000000000000043AEC" class="pcalibre calibre3 pcalibre1"><span class="pcalibre leadin pcalibre1">Worst case for sequential writes:</span> The SSD is written to continuously at a rate of 470 MB/s (the average sequential write throughput of the device).</p></li>
<li id="P7000497027000000000000000043AED" data-uri="chapter06.xhtml#P7000497027000000000000000043AED" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AEE" data-uri="chapter06.xhtml#P7000497027000000000000000043AEE" class="pcalibre calibre3 pcalibre1"><span class="pcalibre leadin pcalibre1">Worst case for random writes:</span> The SSD is written to continuously at a rate of 303 MB/s (the average random write throughput of the device).</p></li>
<li id="P7000497027000000000000000043AEF" data-uri="chapter06.xhtml#P7000497027000000000000000043AEF" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043AF0" data-uri="chapter06.xhtml#P7000497027000000000000000043AF0" class="pcalibre calibre3 pcalibre1"><span class="pcalibre leadin pcalibre1">Average case:</span> The SSD is written to at a rate of 20 GB/day (the average daily write rate assumed by some computer manufacturers in their mobile computer workload simulations).</p></li>
</ol></div></li>
</ol>
</section>
</section>
<section id="P7000497027000000000000000005371" data-uri="chapter06.xhtml#P7000497027000000000000000005371" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="pcalibre title1 pcalibre1" id="P7000497027000000000000000043AF1" data-uri="chapter06.xhtml#P7000497027000000000000000043AF1" epub:type="title"><span class="pcalibre label pcalibre1">6.1.4 </span>Storage Technology Trends</h1></header>
<p id="P7000497027000000000000000043AF2" data-uri="chapter06.xhtml#P7000497027000000000000000043AF2" class="pcalibre1 pcalibre calibre2">There are several important concepts to take away from our discussion of storage technologies.</p>
<p id="P7000497027000000000000000043AF3" data-uri="chapter06.xhtml#P7000497027000000000000000043AF3" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">Different storage technologies have different price and performance trade-offs.</i> SRAM is somewhat faster than DRAM, and DRAM is much faster than disk. On the other hand, fast storage is always more expensive than slower storage. SRAM costs more per byte than DRAM. DRAM costs much more than disk. SSDs split the difference between DRAM and rotating disk.</p>
<p id="P7000497027000000000000000043AF4" data-uri="chapter06.xhtml#P7000497027000000000000000043AF4" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">The price and performance properties of different storage technologies are changing at dramatically different rates.</i> <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15</span></a> summarizes the price and performance properties of storage technologies since 1985, shortly after the first PCs were introduced. The numbers were culled from back issues of trade magazines and the Web. Although they were collected in an informal survey, the numbers reveal some interesting trends.</p>
<p id="P7000497027000000000000000043AF5" data-uri="chapter06.xhtml#P7000497027000000000000000043AF5" class="pcalibre1 pcalibre calibre2">Since 1985, both the cost and performance of SRAM technology have improved at roughly the same rate. Access times and cost per megabyte have decreased by a factor of about 100 (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15(a)</span></a>). However, the trends for DRAM and disk are much more dramatic and divergent. While the cost per megabyte of DRAM has decreased by a factor of 44,000 (more than four orders of magnitude!), DRAM access times have decreased by only a factor of 10 (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15(b)</span></a>). Disk technology has followed the same trend as DRAM and in even more dramatic fashion. While the cost of a megabyte of disk storage has plummeted by a factor of more than 3,000,000 (more than six orders of magnitude!) since 1980, access times have improved much more slowly, by only a factor of 25 (<a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15(c)</span></a>). These startling long-term trends highlight a basic truth of memory and disk technology: it is much easier to increase density (and thereby reduce cost) than to decrease access time.</p>
<p id="P7000497027000000000000000043AF6" data-uri="chapter06.xhtml#P7000497027000000000000000043AF6" class="pcalibre1 pcalibre calibre2"><i class="calibre5 pcalibre pcalibre1">DRAM and disk performance are lagging behind CPU performance.</i> As we see in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15(d)</span></a>, CPU cycle times improved by a factor of 500 between 1985 and 2010. If we look at the <i class="calibre5 pcalibre pcalibre1">effective cycle time</i>—which we define to be the cycle time of an individual CPU (processor) divided by the number of its processor cores—then the improvement between 1985 and 2010 is even greater, a factor of 2,000.</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005378" data-uri="chapter06.xhtml#P7000497027000000000000000005378">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005379" title="603" data-uri="chapter06.xhtml#P7000497027000000000000000005379" epub:type="pagebreak"></span>
<table class="pcalibre largetable pcalibre1" id="P7000497027000000000000000043AF7" data-uri="chapter06.xhtml#P7000497027000000000000000043AF7">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043AF8" data-uri="chapter06.xhtml#P7000497027000000000000000043AF8" class="calibre18 pcalibre pcalibre1">Metric</th>
<th id="P7000497027000000000000000043AF9" data-uri="chapter06.xhtml#P7000497027000000000000000043AF9" class="calibre18 pcalibre pcalibre1">1985</th>
<th id="P7000497027000000000000000043AFA" data-uri="chapter06.xhtml#P7000497027000000000000000043AFA" class="calibre18 pcalibre pcalibre1">1990</th>
<th id="P7000497027000000000000000043AFB" data-uri="chapter06.xhtml#P7000497027000000000000000043AFB" class="calibre18 pcalibre pcalibre1">1995</th>
<th id="P7000497027000000000000000043AFC" data-uri="chapter06.xhtml#P7000497027000000000000000043AFC" class="calibre18 pcalibre pcalibre1">2000</th>
<th id="P7000497027000000000000000043AFD" data-uri="chapter06.xhtml#P7000497027000000000000000043AFD" class="calibre18 pcalibre pcalibre1">2005</th>
<th id="P7000497027000000000000000043AFE" data-uri="chapter06.xhtml#P7000497027000000000000000043AFE" class="calibre18 pcalibre pcalibre1">2010</th>
<th id="P7000497027000000000000000043AFF" data-uri="chapter06.xhtml#P7000497027000000000000000043AFF" class="calibre18 pcalibre pcalibre1">2015</th>
<th id="P7000497027000000000000000043B00" data-uri="chapter06.xhtml#P7000497027000000000000000043B00" class="calibre18 pcalibre pcalibre1">2015:1985</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B01" data-uri="chapter06.xhtml#P7000497027000000000000000043B01" class="calibre20 pcalibre pcalibre1">$/MB</td>
<td id="P7000497027000000000000000043B02" data-uri="chapter06.xhtml#P7000497027000000000000000043B02" class="calibre20 pcalibre pcalibre1">2,900</td>
<td id="P7000497027000000000000000043B03" data-uri="chapter06.xhtml#P7000497027000000000000000043B03" class="calibre20 pcalibre pcalibre1">320</td>
<td id="P7000497027000000000000000043B04" data-uri="chapter06.xhtml#P7000497027000000000000000043B04" class="calibre20 pcalibre pcalibre1">256</td>
<td id="P7000497027000000000000000043B05" data-uri="chapter06.xhtml#P7000497027000000000000000043B05" class="calibre20 pcalibre pcalibre1">100</td>
<td id="P7000497027000000000000000043B06" data-uri="chapter06.xhtml#P7000497027000000000000000043B06" class="calibre20 pcalibre pcalibre1">75</td>
<td id="P7000497027000000000000000043B07" data-uri="chapter06.xhtml#P7000497027000000000000000043B07" class="calibre20 pcalibre pcalibre1">60</td>
<td id="P7000497027000000000000000043B08" data-uri="chapter06.xhtml#P7000497027000000000000000043B08" class="calibre20 pcalibre pcalibre1">25</td>
<td id="P7000497027000000000000000043B09" data-uri="chapter06.xhtml#P7000497027000000000000000043B09" class="calibre20 pcalibre pcalibre1">116</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B0A" data-uri="chapter06.xhtml#P7000497027000000000000000043B0A" class="calibre20 pcalibre pcalibre1">Access (ns)</td>
<td id="P7000497027000000000000000043B0B" data-uri="chapter06.xhtml#P7000497027000000000000000043B0B" class="calibre20 pcalibre pcalibre1">150</td>
<td id="P7000497027000000000000000043B0C" data-uri="chapter06.xhtml#P7000497027000000000000000043B0C" class="calibre20 pcalibre pcalibre1">35</td>
<td id="P7000497027000000000000000043B0D" data-uri="chapter06.xhtml#P7000497027000000000000000043B0D" class="calibre20 pcalibre pcalibre1">15</td>
<td id="P7000497027000000000000000043B0E" data-uri="chapter06.xhtml#P7000497027000000000000000043B0E" class="calibre20 pcalibre pcalibre1">3</td>
<td id="P7000497027000000000000000043B0F" data-uri="chapter06.xhtml#P7000497027000000000000000043B0F" class="calibre20 pcalibre pcalibre1">2</td>
<td id="P7000497027000000000000000043B10" data-uri="chapter06.xhtml#P7000497027000000000000000043B10" class="calibre20 pcalibre pcalibre1">1.5</td>
<td id="P7000497027000000000000000043B11" data-uri="chapter06.xhtml#P7000497027000000000000000043B11" class="calibre20 pcalibre pcalibre1">1.3</td>
<td id="P7000497027000000000000000043B12" data-uri="chapter06.xhtml#P7000497027000000000000000043B12" class="calibre20 pcalibre pcalibre1">115</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td colspan="9" id="P7000497027000000000000000043B13" data-uri="chapter06.xhtml#P7000497027000000000000000043B13" class="calibre20 pcalibre pcalibre1">(a) SRAM trends</td>
</tr>
</tbody>
</table>
<table class="pcalibre largetable pcalibre1" id="P7000497027000000000000000043B14" data-uri="chapter06.xhtml#P7000497027000000000000000043B14">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043B15" data-uri="chapter06.xhtml#P7000497027000000000000000043B15" class="calibre18 pcalibre pcalibre1">Metric</th>
<th id="P7000497027000000000000000043B16" data-uri="chapter06.xhtml#P7000497027000000000000000043B16" class="calibre18 pcalibre pcalibre1">1985</th>
<th id="P7000497027000000000000000043B17" data-uri="chapter06.xhtml#P7000497027000000000000000043B17" class="calibre18 pcalibre pcalibre1">1990</th>
<th id="P7000497027000000000000000043B18" data-uri="chapter06.xhtml#P7000497027000000000000000043B18" class="calibre18 pcalibre pcalibre1">1995</th>
<th id="P7000497027000000000000000043B19" data-uri="chapter06.xhtml#P7000497027000000000000000043B19" class="calibre18 pcalibre pcalibre1">2000</th>
<th id="P7000497027000000000000000043B1A" data-uri="chapter06.xhtml#P7000497027000000000000000043B1A" class="calibre18 pcalibre pcalibre1">2005</th>
<th id="P7000497027000000000000000043B1B" data-uri="chapter06.xhtml#P7000497027000000000000000043B1B" class="calibre18 pcalibre pcalibre1">2010</th>
<th id="P7000497027000000000000000043B1C" data-uri="chapter06.xhtml#P7000497027000000000000000043B1C" class="calibre18 pcalibre pcalibre1">2015</th>
<th id="P7000497027000000000000000043B1D" data-uri="chapter06.xhtml#P7000497027000000000000000043B1D" class="calibre18 pcalibre pcalibre1">2015:1985</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B1E" data-uri="chapter06.xhtml#P7000497027000000000000000043B1E" class="calibre20 pcalibre pcalibre1">$/MB</td>
<td id="P7000497027000000000000000043B1F" data-uri="chapter06.xhtml#P7000497027000000000000000043B1F" class="calibre20 pcalibre pcalibre1">880</td>
<td id="P7000497027000000000000000043B20" data-uri="chapter06.xhtml#P7000497027000000000000000043B20" class="calibre20 pcalibre pcalibre1">100</td>
<td id="P7000497027000000000000000043B21" data-uri="chapter06.xhtml#P7000497027000000000000000043B21" class="calibre20 pcalibre pcalibre1">30</td>
<td id="P7000497027000000000000000043B22" data-uri="chapter06.xhtml#P7000497027000000000000000043B22" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B23" data-uri="chapter06.xhtml#P7000497027000000000000000043B23" class="calibre20 pcalibre pcalibre1">0.1</td>
<td id="P7000497027000000000000000043B24" data-uri="chapter06.xhtml#P7000497027000000000000000043B24" class="calibre20 pcalibre pcalibre1">0.06</td>
<td id="P7000497027000000000000000043B25" data-uri="chapter06.xhtml#P7000497027000000000000000043B25" class="calibre20 pcalibre pcalibre1">0.02</td>
<td id="P7000497027000000000000000043B26" data-uri="chapter06.xhtml#P7000497027000000000000000043B26" class="calibre20 pcalibre pcalibre1">44,000</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B27" data-uri="chapter06.xhtml#P7000497027000000000000000043B27" class="calibre20 pcalibre pcalibre1">Access (ns)</td>
<td id="P7000497027000000000000000043B28" data-uri="chapter06.xhtml#P7000497027000000000000000043B28" class="calibre20 pcalibre pcalibre1">200</td>
<td id="P7000497027000000000000000043B29" data-uri="chapter06.xhtml#P7000497027000000000000000043B29" class="calibre20 pcalibre pcalibre1">100</td>
<td id="P7000497027000000000000000043B2A" data-uri="chapter06.xhtml#P7000497027000000000000000043B2A" class="calibre20 pcalibre pcalibre1">70</td>
<td id="P7000497027000000000000000043B2B" data-uri="chapter06.xhtml#P7000497027000000000000000043B2B" class="calibre20 pcalibre pcalibre1">60</td>
<td id="P7000497027000000000000000043B2C" data-uri="chapter06.xhtml#P7000497027000000000000000043B2C" class="calibre20 pcalibre pcalibre1">50</td>
<td id="P7000497027000000000000000043B2D" data-uri="chapter06.xhtml#P7000497027000000000000000043B2D" class="calibre20 pcalibre pcalibre1">40</td>
<td id="P7000497027000000000000000043B2E" data-uri="chapter06.xhtml#P7000497027000000000000000043B2E" class="calibre20 pcalibre pcalibre1">20</td>
<td id="P7000497027000000000000000043B2F" data-uri="chapter06.xhtml#P7000497027000000000000000043B2F" class="calibre20 pcalibre pcalibre1">10</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B30" data-uri="chapter06.xhtml#P7000497027000000000000000043B30" class="calibre20 pcalibre pcalibre1">Typical size (MB)</td>
<td id="P7000497027000000000000000043B31" data-uri="chapter06.xhtml#P7000497027000000000000000043B31" class="calibre20 pcalibre pcalibre1">0.256</td>
<td id="P7000497027000000000000000043B32" data-uri="chapter06.xhtml#P7000497027000000000000000043B32" class="calibre20 pcalibre pcalibre1">4</td>
<td id="P7000497027000000000000000043B33" data-uri="chapter06.xhtml#P7000497027000000000000000043B33" class="calibre20 pcalibre pcalibre1">16</td>
<td id="P7000497027000000000000000043B34" data-uri="chapter06.xhtml#P7000497027000000000000000043B34" class="calibre20 pcalibre pcalibre1">64</td>
<td id="P7000497027000000000000000043B35" data-uri="chapter06.xhtml#P7000497027000000000000000043B35" class="calibre20 pcalibre pcalibre1">2,000</td>
<td id="P7000497027000000000000000043B36" data-uri="chapter06.xhtml#P7000497027000000000000000043B36" class="calibre20 pcalibre pcalibre1">8,000</td>
<td id="P7000497027000000000000000043B37" data-uri="chapter06.xhtml#P7000497027000000000000000043B37" class="calibre20 pcalibre pcalibre1">16,000</td>
<td id="P7000497027000000000000000043B38" data-uri="chapter06.xhtml#P7000497027000000000000000043B38" class="calibre20 pcalibre pcalibre1">62,500</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td colspan="9" id="P7000497027000000000000000043B39" data-uri="chapter06.xhtml#P7000497027000000000000000043B39" class="calibre20 pcalibre pcalibre1">(b) DRAM trends</td>
</tr>
</tbody>
</table>
<table class="pcalibre largetable pcalibre1" id="P7000497027000000000000000043B3A" data-uri="chapter06.xhtml#P7000497027000000000000000043B3A">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043B3B" data-uri="chapter06.xhtml#P7000497027000000000000000043B3B" class="calibre18 pcalibre pcalibre1">Metric</th>
<th id="P7000497027000000000000000043B3C" data-uri="chapter06.xhtml#P7000497027000000000000000043B3C" class="calibre18 pcalibre pcalibre1">1985</th>
<th id="P7000497027000000000000000043B3D" data-uri="chapter06.xhtml#P7000497027000000000000000043B3D" class="calibre18 pcalibre pcalibre1">1990</th>
<th id="P7000497027000000000000000043B3E" data-uri="chapter06.xhtml#P7000497027000000000000000043B3E" class="calibre18 pcalibre pcalibre1">1995</th>
<th id="P7000497027000000000000000043B3F" data-uri="chapter06.xhtml#P7000497027000000000000000043B3F" class="calibre18 pcalibre pcalibre1">2000</th>
<th id="P7000497027000000000000000043B40" data-uri="chapter06.xhtml#P7000497027000000000000000043B40" class="calibre18 pcalibre pcalibre1">2005</th>
<th id="P7000497027000000000000000043B41" data-uri="chapter06.xhtml#P7000497027000000000000000043B41" class="calibre18 pcalibre pcalibre1">2010</th>
<th id="P7000497027000000000000000043B42" data-uri="chapter06.xhtml#P7000497027000000000000000043B42" class="calibre18 pcalibre pcalibre1">2015</th>
<th id="P7000497027000000000000000043B43" data-uri="chapter06.xhtml#P7000497027000000000000000043B43" class="calibre18 pcalibre pcalibre1">2015:1985</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B44" data-uri="chapter06.xhtml#P7000497027000000000000000043B44" class="calibre20 pcalibre pcalibre1">$/GB</td>
<td id="P7000497027000000000000000043B45" data-uri="chapter06.xhtml#P7000497027000000000000000043B45" class="calibre20 pcalibre pcalibre1">100,000</td>
<td id="P7000497027000000000000000043B46" data-uri="chapter06.xhtml#P7000497027000000000000000043B46" class="calibre20 pcalibre pcalibre1">8,000</td>
<td id="P7000497027000000000000000043B47" data-uri="chapter06.xhtml#P7000497027000000000000000043B47" class="calibre20 pcalibre pcalibre1">300</td>
<td id="P7000497027000000000000000043B48" data-uri="chapter06.xhtml#P7000497027000000000000000043B48" class="calibre20 pcalibre pcalibre1">10</td>
<td id="P7000497027000000000000000043B49" data-uri="chapter06.xhtml#P7000497027000000000000000043B49" class="calibre20 pcalibre pcalibre1">5</td>
<td id="P7000497027000000000000000043B4A" data-uri="chapter06.xhtml#P7000497027000000000000000043B4A" class="calibre20 pcalibre pcalibre1">0.3</td>
<td id="P7000497027000000000000000043B4B" data-uri="chapter06.xhtml#P7000497027000000000000000043B4B" class="calibre20 pcalibre pcalibre1">0.03</td>
<td id="P7000497027000000000000000043B4C" data-uri="chapter06.xhtml#P7000497027000000000000000043B4C" class="calibre20 pcalibre pcalibre1">3,333,333</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B4D" data-uri="chapter06.xhtml#P7000497027000000000000000043B4D" class="calibre20 pcalibre pcalibre1">Min. seek time (ms)</td>
<td id="P7000497027000000000000000043B4E" data-uri="chapter06.xhtml#P7000497027000000000000000043B4E" class="calibre20 pcalibre pcalibre1">75</td>
<td id="P7000497027000000000000000043B4F" data-uri="chapter06.xhtml#P7000497027000000000000000043B4F" class="calibre20 pcalibre pcalibre1">28</td>
<td id="P7000497027000000000000000043B50" data-uri="chapter06.xhtml#P7000497027000000000000000043B50" class="calibre20 pcalibre pcalibre1">10</td>
<td id="P7000497027000000000000000043B51" data-uri="chapter06.xhtml#P7000497027000000000000000043B51" class="calibre20 pcalibre pcalibre1">8</td>
<td id="P7000497027000000000000000043B52" data-uri="chapter06.xhtml#P7000497027000000000000000043B52" class="calibre20 pcalibre pcalibre1">5</td>
<td id="P7000497027000000000000000043B53" data-uri="chapter06.xhtml#P7000497027000000000000000043B53" class="calibre20 pcalibre pcalibre1">3</td>
<td id="P7000497027000000000000000043B54" data-uri="chapter06.xhtml#P7000497027000000000000000043B54" class="calibre20 pcalibre pcalibre1">3</td>
<td id="P7000497027000000000000000043B55" data-uri="chapter06.xhtml#P7000497027000000000000000043B55" class="calibre20 pcalibre pcalibre1">25</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B56" data-uri="chapter06.xhtml#P7000497027000000000000000043B56" class="calibre20 pcalibre pcalibre1">Typical size (GB)</td>
<td id="P7000497027000000000000000043B57" data-uri="chapter06.xhtml#P7000497027000000000000000043B57" class="calibre20 pcalibre pcalibre1">0.01</td>
<td id="P7000497027000000000000000043B58" data-uri="chapter06.xhtml#P7000497027000000000000000043B58" class="calibre20 pcalibre pcalibre1">0.16</td>
<td id="P7000497027000000000000000043B59" data-uri="chapter06.xhtml#P7000497027000000000000000043B59" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B5A" data-uri="chapter06.xhtml#P7000497027000000000000000043B5A" class="calibre20 pcalibre pcalibre1">20</td>
<td id="P7000497027000000000000000043B5B" data-uri="chapter06.xhtml#P7000497027000000000000000043B5B" class="calibre20 pcalibre pcalibre1">160</td>
<td id="P7000497027000000000000000043B5C" data-uri="chapter06.xhtml#P7000497027000000000000000043B5C" class="calibre20 pcalibre pcalibre1">1,500</td>
<td id="P7000497027000000000000000043B5D" data-uri="chapter06.xhtml#P7000497027000000000000000043B5D" class="calibre20 pcalibre pcalibre1">3,000</td>
<td id="P7000497027000000000000000043B5E" data-uri="chapter06.xhtml#P7000497027000000000000000043B5E" class="calibre20 pcalibre pcalibre1">300,000</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td colspan="9" id="P7000497027000000000000000043B5F" data-uri="chapter06.xhtml#P7000497027000000000000000043B5F" class="calibre20 pcalibre pcalibre1">(c) Rotating disk trends</td>
</tr>
</tbody>
</table>
<table class="pcalibre largetable pcalibre1" id="P7000497027000000000000000043B60" data-uri="chapter06.xhtml#P7000497027000000000000000043B60">
<thead class="pcalibre1 pcalibre calibre16">
<tr class="pcalibre calibre17 pcalibre1">
<th id="P7000497027000000000000000043B61" data-uri="chapter06.xhtml#P7000497027000000000000000043B61" class="calibre18 pcalibre pcalibre1">Metric</th>
<th id="P7000497027000000000000000043B62" data-uri="chapter06.xhtml#P7000497027000000000000000043B62" class="calibre18 pcalibre pcalibre1">1985</th>
<th id="P7000497027000000000000000043B63" data-uri="chapter06.xhtml#P7000497027000000000000000043B63" class="calibre18 pcalibre pcalibre1">1990</th>
<th id="P7000497027000000000000000043B64" data-uri="chapter06.xhtml#P7000497027000000000000000043B64" class="calibre18 pcalibre pcalibre1">1995</th>
<th id="P7000497027000000000000000043B65" data-uri="chapter06.xhtml#P7000497027000000000000000043B65" class="calibre18 pcalibre pcalibre1">2000</th>
<th id="P7000497027000000000000000043B66" data-uri="chapter06.xhtml#P7000497027000000000000000043B66" class="calibre18 pcalibre pcalibre1">2003</th>
<th id="P7000497027000000000000000043B67" data-uri="chapter06.xhtml#P7000497027000000000000000043B67" class="calibre18 pcalibre pcalibre1">2005</th>
<th id="P7000497027000000000000000043B68" data-uri="chapter06.xhtml#P7000497027000000000000000043B68" class="calibre18 pcalibre pcalibre1">2010</th>
<th id="P7000497027000000000000000043B69" data-uri="chapter06.xhtml#P7000497027000000000000000043B69" class="calibre18 pcalibre pcalibre1">2015</th>
<th id="P7000497027000000000000000043B6A" data-uri="chapter06.xhtml#P7000497027000000000000000043B6A" class="calibre18 pcalibre pcalibre1">2015:1985</th>
</tr>
</thead>
<tbody class="calibre19 pcalibre pcalibre1">
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B6B" data-uri="chapter06.xhtml#P7000497027000000000000000043B6B" class="calibre20 pcalibre pcalibre1">Intel CPU</td>
<td id="P7000497027000000000000000043B6C" data-uri="chapter06.xhtml#P7000497027000000000000000043B6C" class="calibre20 pcalibre pcalibre1">80286</td>
<td id="P7000497027000000000000000043B6D" data-uri="chapter06.xhtml#P7000497027000000000000000043B6D" class="calibre20 pcalibre pcalibre1">80386</td>
<td id="P7000497027000000000000000043B6E" data-uri="chapter06.xhtml#P7000497027000000000000000043B6E" class="calibre20 pcalibre pcalibre1">Pent.</td>
<td id="P7000497027000000000000000043B6F" data-uri="chapter06.xhtml#P7000497027000000000000000043B6F" class="calibre20 pcalibre pcalibre1">P-III</td>
<td id="P7000497027000000000000000043B70" data-uri="chapter06.xhtml#P7000497027000000000000000043B70" class="calibre20 pcalibre pcalibre1">Pent. 4</td>
<td id="P7000497027000000000000000043B71" data-uri="chapter06.xhtml#P7000497027000000000000000043B71" class="calibre20 pcalibre pcalibre1">Core 2</td>
<td id="P7000497027000000000000000043B72" data-uri="chapter06.xhtml#P7000497027000000000000000043B72" class="calibre20 pcalibre pcalibre1">Core i7 (n)</td>
<td id="P7000497027000000000000000043B73" data-uri="chapter06.xhtml#P7000497027000000000000000043B73" class="calibre20 pcalibre pcalibre1">Core i7 (h)</td>
<td id="P7000497027000000000000000043B74" data-uri="chapter06.xhtml#P7000497027000000000000000043B74" class="calibre20 pcalibre pcalibre1">—</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B75" data-uri="chapter06.xhtml#P7000497027000000000000000043B75" class="calibre20 pcalibre pcalibre1">Clock rate (MHz)</td>
<td id="P7000497027000000000000000043B76" data-uri="chapter06.xhtml#P7000497027000000000000000043B76" class="calibre20 pcalibre pcalibre1">6</td>
<td id="P7000497027000000000000000043B77" data-uri="chapter06.xhtml#P7000497027000000000000000043B77" class="calibre20 pcalibre pcalibre1">20</td>
<td id="P7000497027000000000000000043B78" data-uri="chapter06.xhtml#P7000497027000000000000000043B78" class="calibre20 pcalibre pcalibre1">150</td>
<td id="P7000497027000000000000000043B79" data-uri="chapter06.xhtml#P7000497027000000000000000043B79" class="calibre20 pcalibre pcalibre1">600</td>
<td id="P7000497027000000000000000043B7A" data-uri="chapter06.xhtml#P7000497027000000000000000043B7A" class="calibre20 pcalibre pcalibre1">3,300</td>
<td id="P7000497027000000000000000043B7B" data-uri="chapter06.xhtml#P7000497027000000000000000043B7B" class="calibre20 pcalibre pcalibre1">2,000</td>
<td id="P7000497027000000000000000043B7C" data-uri="chapter06.xhtml#P7000497027000000000000000043B7C" class="calibre20 pcalibre pcalibre1">2,500</td>
<td id="P7000497027000000000000000043B7D" data-uri="chapter06.xhtml#P7000497027000000000000000043B7D" class="calibre20 pcalibre pcalibre1">3,000</td>
<td id="P7000497027000000000000000043B7E" data-uri="chapter06.xhtml#P7000497027000000000000000043B7E" class="calibre20 pcalibre pcalibre1">500</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B7F" data-uri="chapter06.xhtml#P7000497027000000000000000043B7F" class="calibre20 pcalibre pcalibre1">Cycle time (ns)</td>
<td id="P7000497027000000000000000043B80" data-uri="chapter06.xhtml#P7000497027000000000000000043B80" class="calibre20 pcalibre pcalibre1">166</td>
<td id="P7000497027000000000000000043B81" data-uri="chapter06.xhtml#P7000497027000000000000000043B81" class="calibre20 pcalibre pcalibre1">50</td>
<td id="P7000497027000000000000000043B82" data-uri="chapter06.xhtml#P7000497027000000000000000043B82" class="calibre20 pcalibre pcalibre1">6</td>
<td id="P7000497027000000000000000043B83" data-uri="chapter06.xhtml#P7000497027000000000000000043B83" class="calibre20 pcalibre pcalibre1">1.6</td>
<td id="P7000497027000000000000000043B84" data-uri="chapter06.xhtml#P7000497027000000000000000043B84" class="calibre20 pcalibre pcalibre1">0.3</td>
<td id="P7000497027000000000000000043B85" data-uri="chapter06.xhtml#P7000497027000000000000000043B85" class="calibre20 pcalibre pcalibre1">0.5</td>
<td id="P7000497027000000000000000043B86" data-uri="chapter06.xhtml#P7000497027000000000000000043B86" class="calibre20 pcalibre pcalibre1">0.4</td>
<td id="P7000497027000000000000000043B87" data-uri="chapter06.xhtml#P7000497027000000000000000043B87" class="calibre20 pcalibre pcalibre1">0.33</td>
<td id="P7000497027000000000000000043B88" data-uri="chapter06.xhtml#P7000497027000000000000000043B88" class="calibre20 pcalibre pcalibre1">500</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B89" data-uri="chapter06.xhtml#P7000497027000000000000000043B89" class="calibre20 pcalibre pcalibre1">Cores</td>
<td id="P7000497027000000000000000043B8A" data-uri="chapter06.xhtml#P7000497027000000000000000043B8A" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B8B" data-uri="chapter06.xhtml#P7000497027000000000000000043B8B" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B8C" data-uri="chapter06.xhtml#P7000497027000000000000000043B8C" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B8D" data-uri="chapter06.xhtml#P7000497027000000000000000043B8D" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B8E" data-uri="chapter06.xhtml#P7000497027000000000000000043B8E" class="calibre20 pcalibre pcalibre1">1</td>
<td id="P7000497027000000000000000043B8F" data-uri="chapter06.xhtml#P7000497027000000000000000043B8F" class="calibre20 pcalibre pcalibre1">2</td>
<td id="P7000497027000000000000000043B90" data-uri="chapter06.xhtml#P7000497027000000000000000043B90" class="calibre20 pcalibre pcalibre1">4</td>
<td id="P7000497027000000000000000043B91" data-uri="chapter06.xhtml#P7000497027000000000000000043B91" class="calibre20 pcalibre pcalibre1">4</td>
<td id="P7000497027000000000000000043B92" data-uri="chapter06.xhtml#P7000497027000000000000000043B92" class="calibre20 pcalibre pcalibre1">4</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td id="P7000497027000000000000000043B93" data-uri="chapter06.xhtml#P7000497027000000000000000043B93" class="calibre20 pcalibre pcalibre1">Effective cycle time (ns)</td>
<td id="P7000497027000000000000000043B94" data-uri="chapter06.xhtml#P7000497027000000000000000043B94" class="calibre20 pcalibre pcalibre1">166</td>
<td id="P7000497027000000000000000043B95" data-uri="chapter06.xhtml#P7000497027000000000000000043B95" class="calibre20 pcalibre pcalibre1">50</td>
<td id="P7000497027000000000000000043B96" data-uri="chapter06.xhtml#P7000497027000000000000000043B96" class="calibre20 pcalibre pcalibre1">6</td>
<td id="P7000497027000000000000000043B97" data-uri="chapter06.xhtml#P7000497027000000000000000043B97" class="calibre20 pcalibre pcalibre1">1.6</td>
<td id="P7000497027000000000000000043B98" data-uri="chapter06.xhtml#P7000497027000000000000000043B98" class="calibre20 pcalibre pcalibre1">0.30</td>
<td id="P7000497027000000000000000043B99" data-uri="chapter06.xhtml#P7000497027000000000000000043B99" class="calibre20 pcalibre pcalibre1">0.25</td>
<td id="P7000497027000000000000000043B9A" data-uri="chapter06.xhtml#P7000497027000000000000000043B9A" class="calibre20 pcalibre pcalibre1">0.10</td>
<td id="P7000497027000000000000000043B9B" data-uri="chapter06.xhtml#P7000497027000000000000000043B9B" class="calibre20 pcalibre pcalibre1">0.08</td>
<td id="P7000497027000000000000000043B9C" data-uri="chapter06.xhtml#P7000497027000000000000000043B9C" class="calibre20 pcalibre pcalibre1">2,075</td>
</tr>
<tr class="pcalibre calibre17 pcalibre1">
<td colspan="9" id="P7000497027000000000000000043B9D" data-uri="chapter06.xhtml#P7000497027000000000000000043B9D" class="calibre20 pcalibre pcalibre1">(d) CPU trends</td>
</tr>
</tbody>
</table>
<figcaption id="P7000497027000000000000000043B9E" data-uri="chapter06.xhtml#P7000497027000000000000000043B9E" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043B9F" data-uri="chapter06.xhtml#P7000497027000000000000000043B9F" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.15 </span>Storage and processing technology trends.</h1></header>
<div class="caption pcalibre pcalibre1" id="P7000497027000000000000000043BA0" data-uri="chapter06.xhtml#P7000497027000000000000000043BA0"><p id="P7000497027000000000000000043BA1" data-uri="chapter06.xhtml#P7000497027000000000000000043BA1" class="pcalibre calibre3 pcalibre1">The Core i7 circa 201 0 uses the Nehalem processor core. The Core i7 circa 201 5 uses the Haswell core.</p></div></figcaption>
</figure>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043BA2" data-uri="chapter06.xhtml#P7000497027000000000000000043BA2">The split in the CPU performance curve around 2003 reflects the introduction of multi-core processors (see aside on page 605). After this split, cycle times of individual cores actually increased a bit before starting to decrease again, albeit at a slower rate than before.</p>
<p id="P7000497027000000000000000043BA3" data-uri="chapter06.xhtml#P7000497027000000000000000043BA3" class="pcalibre1 pcalibre calibre2">Note that while SRAM performance lags, it is roughly keeping up. However, the gap between DRAM and disk performance and CPU performance is actually widening. Until the advent of multi-core processors around 2003, this performance gap was a function of latency, with DRAM and disk access times decreasing more slowly than the cycle time of an individual processor. However, with the introduction of multiple cores, this performance gap is increasingly a function of</p>
<figure class="pcalibre5 figure pcalibre" id="P7000497027000000000000000005427" data-uri="chapter06.xhtml#P7000497027000000000000000005427">
<span class="pcalibre pagebreak pcalibre1" id="P7000497027000000000000000005428" title="604" data-uri="chapter06.xhtml#P7000497027000000000000000005428" epub:type="pagebreak"></span>
<img alt="A graph shows the change in various speeds over time." id="P7000497027000000000000000043BA4" data-uri="P700049702700000000000000000B735" src="../images/p604-1.png" class="calibre205 pcalibre pcalibre1"/>
<figcaption id="P7000497027000000000000000043BA5" data-uri="chapter06.xhtml#P7000497027000000000000000043BA5" class="calibre11 pcalibre pcalibre1"><header class="pcalibre halftitlepage pcalibre1"><h1 class="title3 pcalibre pcalibre1" id="P7000497027000000000000000043BA6" data-uri="chapter06.xhtml#P7000497027000000000000000043BA6" epub:type="title"><span class="pcalibre1 label2 pcalibre">Figure </span><span class="number pcalibre pcalibre1">6.16 </span>The gap between disk, DRAM, and CPU speeds.</h1></header>
<details class="longdesc pcalibre pcalibre1" id="P7000497027000000000000000023EA2" data-uri="chapter06.xhtml#P7000497027000000000000000023EA2">
<summary class="pcalibre6 pcalibre1 pcalibre calibre30"><span class="number pcalibre pcalibre1">Description</span></summary>
<p id="P7000497027000000000000000043BA7" data-uri="chapter06.xhtml#P7000497027000000000000000043BA7" class="pcalibre1 pcalibre calibre2">A graph shows speed times changing over time, from 1985 to 2015, as summarized below.</p>
<ul id="P7000497027000000000000000043BA8" data-uri="chapter06.xhtml#P7000497027000000000000000043BA8" class="pcalibre calibre31 pcalibre1">
<li id="P7000497027000000000000000043BA9" data-uri="chapter06.xhtml#P7000497027000000000000000043BA9" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BAA" data-uri="chapter06.xhtml#P7000497027000000000000000043BAA" class="pcalibre calibre3 pcalibre1">Disk seek time decreased from nearly 100,000,000 ns in 1985 to around 5,000,0000 in 2015.</p></li>
<li id="P7000497027000000000000000043BAB" data-uri="chapter06.xhtml#P7000497027000000000000000043BAB" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BAC" data-uri="chapter06.xhtml#P7000497027000000000000000043BAC" class="pcalibre calibre3 pcalibre1">SSD access time is around 80,000 ns in 2015.</p></li>
<li id="P7000497027000000000000000043BAD" data-uri="chapter06.xhtml#P7000497027000000000000000043BAD" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BAE" data-uri="chapter06.xhtml#P7000497027000000000000000043BAE" class="pcalibre calibre3 pcalibre1">DRAM access time decreased from around 300 ns in 1985 to around 30 in 2015.</p></li>
<li id="P7000497027000000000000000043BAF" data-uri="chapter06.xhtml#P7000497027000000000000000043BAF" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BB0" data-uri="chapter06.xhtml#P7000497027000000000000000043BB0" class="pcalibre calibre3 pcalibre1">SRAM access time decreased from around 200 ns in 1985 to nearly 1 in 2015.</p></li>
<li id="P7000497027000000000000000043BB1" data-uri="chapter06.xhtml#P7000497027000000000000000043BB1" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BB2" data-uri="chapter06.xhtml#P7000497027000000000000000043BB2" class="pcalibre calibre3 pcalibre1">CPU cycle time decreased from around 200 ns in 1985 to around 0.7 in 2015.</p></li>
<li id="P7000497027000000000000000043BB3" data-uri="chapter06.xhtml#P7000497027000000000000000043BB3" class="calibre12 pcalibre pcalibre1"><p id="P7000497027000000000000000043BB4" data-uri="chapter06.xhtml#P7000497027000000000000000043BB4" class="pcalibre calibre3 pcalibre1">Effective CPU cycle time decreased from around 200 ns in 1985 to around 0.1 in 2015.</p></li>
</ul>
</details>
</figcaption>
</figure>
<p class="pcalibre1 pcalibre calibre2" id="P7000497027000000000000000043BB5" data-uri="chapter06.xhtml#P7000497027000000000000000043BB5">throughput, with multiple processor cores issuing requests to the DRAM and disk in parallel.</p>
<p id="P7000497027000000000000000043BB6" data-uri="chapter06.xhtml#P7000497027000000000000000043BB6" class="pcalibre1 pcalibre calibre2">The various trends are shown quite clearly in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005427"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.16</span></a>, which plots the access and cycle times from <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15</span></a> on a semi-log scale.</p>
<p id="P7000497027000000000000000043BB7" data-uri="chapter06.xhtml#P7000497027000000000000000043BB7" class="pcalibre1 pcalibre calibre2">As we will see in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="fileP700049702700000000000000000556F.xhtml#P700049702700000000000000000556F"><span class="pcalibre label pcalibre1">Section </span><span class="pcalibre label pcalibre1">6.4</span></a>, modern computers make heavy use of SRAM-based caches to try to bridge the processor-memory gap. This approach works because of a fundamental property of application programs known as <i class="calibre5 pcalibre pcalibre1">locality</i>, which we discuss next.</p>
<section id="P700049702700000000000000000542F" data-uri="chapter06.xhtml#P700049702700000000000000000542F" epub:type="practice" class="pcalibre halftitlepage pcalibre1"><header class="calibre1 pcalibre pcalibre1"><h1 class="title5 pcalibre pcalibre1" id="P7000497027000000000000000043BB8" data-uri="chapter06.xhtml#P7000497027000000000000000043BB8" epub:type="title"><span class="pcalibre label pcalibre1">Practice Problem </span><span class="pcalibre label pcalibre1">6.6 </span>(solution page <a class="ulink pcalibre pcalibre4 pcalibre2 pcalibre3 pcalibre1" epub:type="pagebreak" href="fileP7000497027000000000000000005E52.xhtml#P7000497027000000000000000005E94">662</a>)</h1></header>
<ol class="practicelist pcalibre pcalibre1" id="P7000497027000000000000000043BB9" data-uri="chapter06.xhtml#P7000497027000000000000000043BB9">
<li class="general-problem pcalibre pcalibre1" id="P7000497027000000000000000043BBA" data-uri="chapter06.xhtml#P7000497027000000000000000043BBA">
<div class="edition pcalibre pcalibre1" id="P7000497027000000000000000043BBB" data-uri="chapter06.xhtml#P7000497027000000000000000043BBB"><p id="P7000497027000000000000000043BBC" data-uri="chapter06.xhtml#P7000497027000000000000000043BBC" class="pcalibre calibre3 pcalibre1">Using the data from the years 2005 to 2015 in <a class="pcalibre xref1 pcalibre4 pcalibre2 pcalibre3 pcalibre1" href="#P7000497027000000000000000005378"><span class="pcalibre label pcalibre1">Figure </span><span class="pcalibre label pcalibre1">6.15(c)</span></a>, estimate the year when you will be able to buy a petabyte (10<sup class="calibre51 pcalibre pcalibre1">15</sup> bytes) of rotating disk storage for $500. Assume actual dollars (no inflation).</p></div></li>
</ol>
</section>
</section>
</section></body></html>
