{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561596571664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561596571674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:49:31 2019 " "Processing started: Wed Jun 26 21:49:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561596571674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596571674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596571674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561596572074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561596572074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoController " "Found entity 1: memoController" {  } { { "memoController.v" "" { Text "C:/Lab4/AudioPin/memoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596579796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596579796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596579806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596579806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596579806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596579806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audiopin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPin " "Found entity 1: AudioPin" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596579806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596579806 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(25) " "Verilog HDL Expression warning at geradorsqwave.v(25): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(26) " "Verilog HDL Expression warning at geradorsqwave.v(26): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(27) " "Verilog HDL Expression warning at geradorsqwave.v(27): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(28) " "Verilog HDL Expression warning at geradorsqwave.v(28): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(29) " "Verilog HDL Expression warning at geradorsqwave.v(29): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(30) " "Verilog HDL Expression warning at geradorsqwave.v(30): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(31) " "Verilog HDL Expression warning at geradorsqwave.v(31): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(32) " "Verilog HDL Expression warning at geradorsqwave.v(32): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(33) " "Verilog HDL Expression warning at geradorsqwave.v(33): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(34) " "Verilog HDL Expression warning at geradorsqwave.v(34): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(35) " "Verilog HDL Expression warning at geradorsqwave.v(35): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(36) " "Verilog HDL Expression warning at geradorsqwave.v(36): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(37) " "Verilog HDL Expression warning at geradorsqwave.v(37): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(38) " "Verilog HDL Expression warning at geradorsqwave.v(38): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(39) " "Verilog HDL Expression warning at geradorsqwave.v(39): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(40) " "Verilog HDL Expression warning at geradorsqwave.v(40): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(41) " "Verilog HDL Expression warning at geradorsqwave.v(41): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(42) " "Verilog HDL Expression warning at geradorsqwave.v(42): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(43) " "Verilog HDL Expression warning at geradorsqwave.v(43): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(44) " "Verilog HDL Expression warning at geradorsqwave.v(44): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(45) " "Verilog HDL Expression warning at geradorsqwave.v(45): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(46) " "Verilog HDL Expression warning at geradorsqwave.v(46): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(47) " "Verilog HDL Expression warning at geradorsqwave.v(47): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(48) " "Verilog HDL Expression warning at geradorsqwave.v(48): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(49) " "Verilog HDL Expression warning at geradorsqwave.v(49): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(50) " "Verilog HDL Expression warning at geradorsqwave.v(50): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(51) " "Verilog HDL Expression warning at geradorsqwave.v(51): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(52) " "Verilog HDL Expression warning at geradorsqwave.v(52): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(53) " "Verilog HDL Expression warning at geradorsqwave.v(53): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(54) " "Verilog HDL Expression warning at geradorsqwave.v(54): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(55) " "Verilog HDL Expression warning at geradorsqwave.v(55): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(56) " "Verilog HDL Expression warning at geradorsqwave.v(56): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorsqwave.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorsqwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorsqwave " "Found entity 1: geradorsqwave" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596579816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596579816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rommemory-SYN " "Found design unit 1: rommemory-SYN" {  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580176 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemory " "Found entity 1: romMemory" {  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580176 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cController " "Found entity 1: i2cController" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ fetchMemory.v(2) " "Verilog HDL Declaration information at fetchMemory.v(2): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchMemory " "Found entity 1: fetchMemory" {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 controllerMemory.v(22) " "Verilog HDL Expression warning at controllerMemory.v(22): truncated literal to match 2 bits" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 controllerMemory.v(23) " "Verilog HDL Expression warning at controllerMemory.v(23): truncated literal to match 2 bits" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 controllerMemory.v(24) " "Verilog HDL Expression warning at controllerMemory.v(24): truncated literal to match 2 bits" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllermemory.v 1 1 " "Found 1 design units, including 1 entities, in source file controllermemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerMemory " "Found entity 1: controllerMemory" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioPin " "Elaborating entity \"AudioPin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561596580406 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "KEY\[3..0\] " "Not all bits in bus \"KEY\[3..0\]\" are used" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -104 48 224 -88 "KEY\[3\]" "" } { -88 48 224 -72 "KEY\[0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "KEY " "Converted elements in bus name \"KEY\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "KEY\[3\] KEY3 " "Converted element name(s) from \"KEY\[3\]\" to \"KEY3\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -104 48 224 -88 "KEY\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580416 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "KEY\[0\] KEY0 " "Converted element name(s) from \"KEY\[0\]\" to \"KEY0\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -88 48 224 -72 "KEY\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580416 ""}  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -104 48 224 -88 "KEY\[3\]" "" } { -88 48 224 -72 "KEY\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561596580416 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -136 48 224 -120 "SW\[17\]" "" } { -120 56 224 -104 "SW\[15..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -136 48 224 -120 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580416 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[15..0\] SW15..0 " "Converted element name(s) from \"SW\[15..0\]\" to \"SW15..0\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580416 ""}  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -136 48 224 -120 "SW\[17\]" "" } { -120 56 224 -104 "SW\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561596580416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioProcessor audioProcessor:inst " "Elaborating entity \"audioProcessor\" for hierarchy \"audioProcessor:inst\"" {  } { { "AudioPin.bdf" "inst" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataEnable audioprocessor.v(44) " "Verilog HDL or VHDL warning at audioprocessor.v(44): object \"dataEnable\" assigned a value but never read" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dataFromController audioprocessor.v(49) " "Verilog HDL warning at audioprocessor.v(49): object dataFromController used but never assigned" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 49 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "available audioprocessor.v(52) " "Verilog HDL warning at audioprocessor.v(52): object available used but never assigned" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(118) " "Verilog HDL assignment warning at audioprocessor.v(118): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(136) " "Verilog HDL assignment warning at audioprocessor.v(136): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(140) " "Verilog HDL assignment warning at audioprocessor.v(140): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(146) " "Verilog HDL assignment warning at audioprocessor.v(146): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(150) " "Verilog HDL assignment warning at audioprocessor.v(150): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(156) " "Verilog HDL assignment warning at audioprocessor.v(156): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(160) " "Verilog HDL assignment warning at audioprocessor.v(160): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 audioprocessor.v(166) " "Verilog HDL assignment warning at audioprocessor.v(166): truncated value with size 5 to match size of target (4)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(168) " "Verilog HDL Case Statement warning at audioprocessor.v(168): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 168 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(175) " "Verilog HDL Case Statement warning at audioprocessor.v(175): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 175 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(178) " "Verilog HDL Case Statement warning at audioprocessor.v(178): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 178 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(185) " "Verilog HDL Case Statement warning at audioprocessor.v(185): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 185 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(188) " "Verilog HDL Case Statement warning at audioprocessor.v(188): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 188 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "audioprocessor.v(195) " "Verilog HDL Case Statement warning at audioprocessor.v(195): case item expression covers a value already covered by a previous case item" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 195 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(286) " "Verilog HDL Case Statement warning at audioprocessor.v(286): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 286 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(289) " "Verilog HDL Case Statement warning at audioprocessor.v(289): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 289 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(292) " "Verilog HDL Case Statement warning at audioprocessor.v(292): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 292 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(295) " "Verilog HDL Case Statement warning at audioprocessor.v(295): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 295 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "audioprocessor.v(298) " "Verilog HDL Case Statement warning at audioprocessor.v(298): case item expression never matches the case expression" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 298 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 audioprocessor.v(305) " "Verilog HDL assignment warning at audioprocessor.v(305): truncated value with size 17 to match size of target (16)" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "audioprocessor.v(301) " "Verilog HDL Case Statement warning at audioprocessor.v(301): case item expression covers a value already covered by a previous case item" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 301 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "available 0 audioprocessor.v(52) " "Net \"available\" at audioprocessor.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata audioprocessor.v(7) " "Output port \"readdata\" at audioprocessor.v(7) has no driver" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561596580416 "|AudioPin|audioProcessor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorsqwave audioProcessor:inst\|geradorsqwave:gerador " "Elaborating entity \"geradorsqwave\" for hierarchy \"audioProcessor:inst\|geradorsqwave:gerador\"" {  } { { "audioprocessor.v" "gerador" { Text "C:/Lab4/AudioPin/audioprocessor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 geradorsqwave.v(14) " "Verilog HDL assignment warning at geradorsqwave.v(14): truncated value with size 32 to match size of target (6)" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|geradorsqwave:gerador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codecInterface audioProcessor:inst\|codecInterface:codecInt2 " "Elaborating entity \"codecInterface\" for hierarchy \"audioProcessor:inst\|codecInterface:codecInt2\"" {  } { { "audioprocessor.v" "codecInt2" { Text "C:/Lab4/AudioPin/audioprocessor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "codec_clk_cycle_12_5 codecInterface.v(25) " "Verilog HDL or VHDL warning at codecInterface.v(25): object \"codec_clk_cycle_12_5\" assigned a value but never read" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bclk_posedge codecInterface.v(25) " "Verilog HDL or VHDL warning at codecInterface.v(25): object \"bclk_posedge\" assigned a value but never read" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 codecInterface.v(63) " "Verilog HDL assignment warning at codecInterface.v(63): truncated value with size 32 to match size of target (2)" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 codecInterface.v(66) " "Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (1)" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 codecInterface.v(68) " "Verilog HDL assignment warning at codecInterface.v(68): truncated value with size 32 to match size of target (3)" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 codecInterface.v(72) " "Verilog HDL assignment warning at codecInterface.v(72): truncated value with size 32 to match size of target (5)" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580426 "|AudioPin|audioProcessor:inst|codecInterface:codecInt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll " "Elaborating entity \"clkdiv\" for hierarchy \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\"" {  } { { "codecInterface.v" "pll" { Text "C:/Lab4/AudioPin/codecInterface.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "altpll_component" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component " "Instantiated megafunction \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkdiv " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkdiv\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580466 ""}  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561596580466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clkdiv_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv_altpll " "Found entity 1: clkdiv_altpll" {  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv_altpll audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated " "Elaborating entity \"clkdiv_altpll\" for hierarchy \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerMemory audioProcessor:inst\|controllerMemory:memoInt " "Elaborating entity \"controllerMemory\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\"" {  } { { "audioprocessor.v" "memoInt" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controllerMemory.v(53) " "Verilog HDL assignment warning at controllerMemory.v(53): truncated value with size 32 to match size of target (16)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(85) " "Verilog HDL Case Statement warning at controllerMemory.v(85): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 85 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(93) " "Verilog HDL Case Statement warning at controllerMemory.v(93): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 93 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(101) " "Verilog HDL Case Statement warning at controllerMemory.v(101): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controllerMemory.v(118) " "Verilog HDL assignment warning at controllerMemory.v(118): truncated value with size 32 to match size of target (16)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controllerMemory.v(121) " "Verilog HDL assignment warning at controllerMemory.v(121): truncated value with size 32 to match size of target (16)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controllerMemory.v(124) " "Verilog HDL assignment warning at controllerMemory.v(124): truncated value with size 32 to match size of target (16)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controllerMemory.v(127) " "Verilog HDL assignment warning at controllerMemory.v(127): truncated value with size 32 to match size of target (16)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(126) " "Verilog HDL Case Statement warning at controllerMemory.v(126): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 126 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(132) " "Verilog HDL Case Statement warning at controllerMemory.v(132): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 132 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerMemory.v(138) " "Verilog HDL Case Statement warning at controllerMemory.v(138): case item expression covers a value already covered by a previous case item" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr controllerMemory.v(113) " "Verilog HDL Always Construct warning at controllerMemory.v(113): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalPosition controllerMemory.v(113) " "Verilog HDL Always Construct warning at controllerMemory.v(113): inferring latch(es) for variable \"finalPosition\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[0\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[0\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[1\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[1\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[2\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[2\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[3\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[3\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[4\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[4\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[5\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[5\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[6\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[6\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[7\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[7\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[8\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[8\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[9\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[9\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[10\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[10\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[11\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[11\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[12\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[12\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[13\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[13\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[14\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[14\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalPosition\[15\] controllerMemory.v(113) " "Inferred latch for \"finalPosition\[15\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] controllerMemory.v(113) " "Inferred latch for \"addr\[0\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] controllerMemory.v(113) " "Inferred latch for \"addr\[1\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] controllerMemory.v(113) " "Inferred latch for \"addr\[2\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] controllerMemory.v(113) " "Inferred latch for \"addr\[3\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] controllerMemory.v(113) " "Inferred latch for \"addr\[4\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] controllerMemory.v(113) " "Inferred latch for \"addr\[5\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] controllerMemory.v(113) " "Inferred latch for \"addr\[6\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] controllerMemory.v(113) " "Inferred latch for \"addr\[7\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] controllerMemory.v(113) " "Inferred latch for \"addr\[8\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] controllerMemory.v(113) " "Inferred latch for \"addr\[9\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] controllerMemory.v(113) " "Inferred latch for \"addr\[10\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] controllerMemory.v(113) " "Inferred latch for \"addr\[11\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] controllerMemory.v(113) " "Inferred latch for \"addr\[12\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] controllerMemory.v(113) " "Inferred latch for \"addr\[13\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] controllerMemory.v(113) " "Inferred latch for \"addr\[14\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] controllerMemory.v(113) " "Inferred latch for \"addr\[15\]\" at controllerMemory.v(113)" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchMemory audioProcessor:inst\|controllerMemory:memoInt\|fetchMemory:ftMem " "Elaborating entity \"fetchMemory\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|fetchMemory:ftMem\"" {  } { { "controllerMemory.v" "ftMem" { Text "C:/Lab4/AudioPin/controllerMemory.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read fetchMemory.v(49) " "Verilog HDL Always Construct warning at fetchMemory.v(49): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read fetchMemory.v(49) " "Inferred latch for \"read\" at fetchMemory.v(49)" {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemory audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom " "Elaborating entity \"romMemory\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\"" {  } { { "controllerMemory.v" "rom" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "romMemory.vhd" "altsyncram_component" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initialization.hex " "Parameter \"init_file\" = \"initialization.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561596580576 ""}  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561596580576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjt3 " "Found entity 1: altsyncram_cjt3" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjt3 audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated " "Elaborating entity \"altsyncram_cjt3\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Lab4/AudioPin/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|decode_rsa:rden_decode " "Elaborating entity \"decode_rsa\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|decode_rsa:rden_decode\"" {  } { { "db/altsyncram_cjt3.tdf" "rden_decode" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Lab4/AudioPin/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561596580716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596580716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_cjt3.tdf" "mux2" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cController audioProcessor:inst\|i2cController:contr " "Elaborating entity \"i2cController\" for hierarchy \"audioProcessor:inst\|i2cController:contr\"" {  } { { "audioprocessor.v" "contr" { Text "C:/Lab4/AudioPin/audioprocessor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596580776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2cController.v(98) " "Verilog HDL assignment warning at i2cController.v(98): truncated value with size 32 to match size of target (5)" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580776 "|AudioPin|audioProcessor:inst|i2cController:contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2cController.v(102) " "Verilog HDL assignment warning at i2cController.v(102): truncated value with size 32 to match size of target (5)" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580776 "|AudioPin|audioProcessor:inst|i2cController:contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2cController.v(109) " "Verilog HDL assignment warning at i2cController.v(109): truncated value with size 32 to match size of target (5)" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580776 "|AudioPin|audioProcessor:inst|i2cController:contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2cController.v(116) " "Verilog HDL assignment warning at i2cController.v(116): truncated value with size 32 to match size of target (5)" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561596580776 "|AudioPin|audioProcessor:inst|i2cController:contr"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[15\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[15\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[14\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[14\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[13\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[13\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[12\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[12\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[11\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[11\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[10\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[10\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[9\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[9\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[8\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[8\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[7\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[7\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[6\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[6\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[5\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[5\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[4\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[4\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[3\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[3\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[2\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[2\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[1\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[1\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[0\] " "LATCH primitive \"audioProcessor:inst\|controllerMemory:memoInt\|finalPosition\[0\]\" is permanently disabled" {  } { { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 113 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a31 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a15 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a47 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a63 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a95 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a79 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a111 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a127 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a30 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a14 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a46 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a62 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a94 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a78 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a110 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a126 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a29 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a13 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a45 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a61 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a93 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a77 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a109 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a125 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a28 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a12 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a44 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a60 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a92 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a76 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a108 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a124 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a27 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a11 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a43 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a59 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a91 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a75 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a107 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a123 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a26 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a10 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a42 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a58 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a90 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a74 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a106 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a122 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a25 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a9 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a41 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a57 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a89 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a73 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a105 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a121 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a24 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a8 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a40 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a56 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a88 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a72 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a104 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a120 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a23 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a7 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a39 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a55 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a87 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a71 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a103 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a119 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a22 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a6 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a38 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a54 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a86 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a70 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a102 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a118 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a21 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a5 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a37 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a53 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a85 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a69 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a101 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a117 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a20 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a4 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a36 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a52 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a84 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a68 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a100 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a116 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a19 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a3 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a35 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a51 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a83 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a67 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a99 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a115 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a18 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a2 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a34 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a50 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a82 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a66 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a98 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a114 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a17 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a1 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a33 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a49 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a81 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a65 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a97 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a113 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a16 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a0 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a32 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a48 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a80 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a64 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a96 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a112 " "Synthesized away node \"audioProcessor:inst\|controllerMemory:memoInt\|romMemory:rom\|altsyncram:altsyncram_component\|altsyncram_cjt3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_cjt3.tdf" "" { Text "C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 60 0 0 } } { "controllerMemory.v" "" { Text "C:/Lab4/AudioPin/controllerMemory.v" 40 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 105 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596581176 "|AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ram_block1a112"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1561596581176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1561596581176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561596581356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Pin \"readdata\[31\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Pin \"readdata\[30\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Pin \"readdata\[29\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Pin \"readdata\[28\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Pin \"readdata\[27\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Pin \"readdata\[26\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Pin \"readdata\[25\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Pin \"readdata\[24\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Pin \"readdata\[23\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Pin \"readdata\[22\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Pin \"readdata\[21\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Pin \"readdata\[20\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Pin \"readdata\[19\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Pin \"readdata\[18\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Pin \"readdata\[17\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Pin \"readdata\[16\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Pin \"readdata\[15\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Pin \"readdata\[14\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Pin \"readdata\[13\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Pin \"readdata\[12\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Pin \"readdata\[11\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Pin \"readdata\[10\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Pin \"readdata\[9\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Pin \"readdata\[8\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[7\] GND " "Pin \"readdata\[7\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[6\] GND " "Pin \"readdata\[6\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[5\] GND " "Pin \"readdata\[5\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[4\] GND " "Pin \"readdata\[4\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[3\] GND " "Pin \"readdata\[3\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[2\] GND " "Pin \"readdata\[2\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[1\] GND " "Pin \"readdata\[1\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[0\] GND " "Pin \"readdata\[0\]\" is stuck at GND" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -192 728 904 -176 "readdata\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561596581416 "|AudioPin|readdata[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561596581416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561596581475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561596581765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab4/AudioPin/output_files/AudioPin.map.smsg " "Generated suppressed messages file C:/Lab4/AudioPin/output_files/AudioPin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596581835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561596581965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561596581965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -104 48 224 -88 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -88 48 224 -72 "KEY0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW15 " "No output dependent on input pin \"SW15\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW15" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW14 " "No output dependent on input pin \"SW14\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW14" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW13 " "No output dependent on input pin \"SW13\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW12 " "No output dependent on input pin \"SW12\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW11 " "No output dependent on input pin \"SW11\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW10 " "No output dependent on input pin \"SW10\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW9 " "No output dependent on input pin \"SW9\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7 " "No output dependent on input pin \"SW7\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW6 " "No output dependent on input pin \"SW6\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW5 " "No output dependent on input pin \"SW5\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW4 " "No output dependent on input pin \"SW4\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW3 " "No output dependent on input pin \"SW3\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW0 " "No output dependent on input pin \"SW0\"" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -120 56 224 -104 "SW0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561596582055 "|AudioPin|SW0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561596582055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561596582055 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561596582055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561596582055 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1561596582055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561596582055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 294 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561596582085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 21:49:42 2019 " "Processing ended: Wed Jun 26 21:49:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561596582085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561596582085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561596582085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561596582085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561596583319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561596583319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:49:43 2019 " "Processing started: Wed Jun 26 21:49:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561596583319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561596583319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561596583319 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1561596583429 ""}
{ "Info" "0" "" "Project  = AudioPin" {  } {  } 0 0 "Project  = AudioPin" 0 0 "Fitter" 0 0 1561596583429 ""}
{ "Info" "0" "" "Revision = AudioPin" {  } {  } 0 0 "Revision = AudioPin" 0 0 "Fitter" 0 0 1561596583429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561596583488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561596583488 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AudioPin EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"AudioPin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561596583488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561596583538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561596583538 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561596583598 ""}  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561596583598 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561596583828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561596583828 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561596584008 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561596584008 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561596584008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561596584008 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561596584008 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561596584008 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 56 " "No exact pin location assignment(s) for 32 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561596584648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AudioPin.sdc " "Synopsys Design Constraints File file not found: 'AudioPin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561596584828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561596584838 ""}  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561596584838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561596584838 ""}  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -152 32 208 -136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561596584838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]  " "Automatically promoted node audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~13 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~13" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~0 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~0" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer\[28\]~1 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer\[28\]~1" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~2 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~2" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|lrck_last~0 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|lrck_last~0" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~3 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~3" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~4 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~4" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~5 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~5" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~6 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~6" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~7 " "Destination node audioProcessor:inst\|codecInterface:codecInt2\|dataBuffer~7" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561596584838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1561596584838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561596584838 ""}  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561596584838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561596585048 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1561596585048 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561596585048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Output Buffer " "Packed 3 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1561596585048 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1561596585048 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561596585048 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1561596585058 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1561596585058 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561596585058 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 48 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 47 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561596585058 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1561596585058 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561596585058 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 140 0 0 } } { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 35 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 75 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1561596585088 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1 clk\[0\] AUD_XCK~output " "PLL \"audioProcessor:inst\|codecInterface:codecInt2\|clkdiv:pll\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clkdiv_altpll.v" "" { Text "C:/Lab4/AudioPin/db/clkdiv_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 140 0 0 } } { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 35 0 0 } } { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 75 0 0 } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -184 360 584 -40 "inst" "" } } } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -40 688 864 -24 "AUD_XCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1561596585088 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561596585138 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1561596585138 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561596585158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561596585168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561596587087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561596587187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561596587217 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561596591734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561596591734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561596591914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "C:/Lab4/AudioPin/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 12 { 0 ""} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561596594423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561596594423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561596594972 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561596594972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561596594972 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561596595082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561596595082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561596595282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561596595282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561596595452 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561596595752 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561596596022 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { { -152 32 208 -136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Lab4/AudioPin/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561596596022 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561596596022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab4/AudioPin/output_files/AudioPin.fit.smsg " "Generated suppressed messages file C:/Lab4/AudioPin/output_files/AudioPin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561596596092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 512 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 512 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5712 " "Peak virtual memory: 5712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561596596322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 21:49:56 2019 " "Processing ended: Wed Jun 26 21:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561596596322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561596596322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561596596322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561596596322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561596597314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561596597314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:49:57 2019 " "Processing started: Wed Jun 26 21:49:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561596597314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561596597314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561596597314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561596597574 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561596599773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561596599853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561596600123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 21:50:00 2019 " "Processing ended: Wed Jun 26 21:50:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561596600123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561596600123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561596600123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561596600123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561596600747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561596601217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561596601217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:50:00 2019 " "Processing started: Wed Jun 26 21:50:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561596601217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioPin -c AudioPin " "Command: quartus_sta AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601217 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1561596601327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AudioPin.sdc " "Synopsys Design Constraints File file not found: 'AudioPin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561596601957 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|codecInt2\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561596601957 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " "create_clock -period 1.000 -name audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561596601957 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601957 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1561596601957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561596601967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1561596601976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.104 " "Worst-case setup slack is -4.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.104             -80.651 CLOCK_50  " "   -4.104             -80.651 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -4.769 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -1.072              -4.769 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CLOCK_50  " "    0.404               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "    0.413               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -1.285              -8.995 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 CLOCK_50  " "    9.663               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596601987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596601987 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561596602027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1561596602306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.674 " "Worst-case setup slack is -3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674             -69.353 CLOCK_50  " "   -3.674             -69.353 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -3.664 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -0.855              -3.664 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLOCK_50  " "    0.356               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "    0.367               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -1.285              -8.995 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674               0.000 CLOCK_50  " "    9.674               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602336 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561596602376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1561596602436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.916 " "Worst-case setup slack is -1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916             -37.957 CLOCK_50  " "   -1.916             -37.957 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -0.013              -0.013 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK_50  " "    0.183               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "    0.188               0.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1  " "   -1.000              -7.000 audioProcessor:inst\|codecInterface:codecInt2\|lrck_counter\[4\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLOCK_50  " "    9.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561596602456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561596602836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 21:50:02 2019 " "Processing ended: Wed Jun 26 21:50:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561596602836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561596602836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561596602836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596602836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561596603798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561596603798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 21:50:03 2019 " "Processing started: Wed Jun 26 21:50:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561596603798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561596603798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561596603798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561596604248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_7_1200mv_85c_slow.vo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_7_1200mv_85c_slow.vo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_7_1200mv_0c_slow.vo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_7_1200mv_0c_slow.vo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_min_1200mv_0c_fast.vo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_min_1200mv_0c_fast.vo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604418 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin.vo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin.vo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_7_1200mv_85c_v_slow.sdo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_7_1200mv_85c_v_slow.sdo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_7_1200mv_0c_v_slow.sdo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_7_1200mv_0c_v_slow.sdo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_min_1200mv_0c_v_fast.sdo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_min_1200mv_0c_v_fast.sdo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AudioPin_v.sdo C:/Lab4/AudioPin/simulation/modelsim/ simulation " "Generated file AudioPin_v.sdo in folder \"C:/Lab4/AudioPin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561596604528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561596604568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 21:50:04 2019 " "Processing ended: Wed Jun 26 21:50:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561596604568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561596604568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561596604568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561596604568 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 813 s " "Quartus Prime Full Compilation was successful. 0 errors, 813 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561596605179 ""}
