;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
RX__0__MASK EQU 0x01
RX__0__PC EQU CYREG_PRT12_PC0
RX__0__PORT EQU 12
RX__0__SHIFT EQU 0
RX__AG EQU CYREG_PRT12_AG
RX__BIE EQU CYREG_PRT12_BIE
RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX__BYP EQU CYREG_PRT12_BYP
RX__DM0 EQU CYREG_PRT12_DM0
RX__DM1 EQU CYREG_PRT12_DM1
RX__DM2 EQU CYREG_PRT12_DM2
RX__DR EQU CYREG_PRT12_DR
RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX__MASK EQU 0x01
RX__PORT EQU 12
RX__PRT EQU CYREG_PRT12_PRT
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX__PS EQU CYREG_PRT12_PS
RX__SHIFT EQU 0
RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX__SLW EQU CYREG_PRT12_SLW

/* TX */
TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
TX__0__MASK EQU 0x02
TX__0__PC EQU CYREG_PRT12_PC1
TX__0__PORT EQU 12
TX__0__SHIFT EQU 1
TX__AG EQU CYREG_PRT12_AG
TX__BIE EQU CYREG_PRT12_BIE
TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX__BYP EQU CYREG_PRT12_BYP
TX__DM0 EQU CYREG_PRT12_DM0
TX__DM1 EQU CYREG_PRT12_DM1
TX__DM2 EQU CYREG_PRT12_DM2
TX__DR EQU CYREG_PRT12_DR
TX__INP_DIS EQU CYREG_PRT12_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX__MASK EQU 0x02
TX__PORT EQU 12
TX__PRT EQU CYREG_PRT12_PRT
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX__PS EQU CYREG_PRT12_PS
TX__SHIFT EQU 1
TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX__SLW EQU CYREG_PRT12_SLW

/* CAN */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

/* GND_TEST */
GND_TEST__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
GND_TEST__0__MASK EQU 0x10
GND_TEST__0__PC EQU CYREG_PRT2_PC4
GND_TEST__0__PORT EQU 2
GND_TEST__0__SHIFT EQU 4
GND_TEST__AG EQU CYREG_PRT2_AG
GND_TEST__AMUX EQU CYREG_PRT2_AMUX
GND_TEST__BIE EQU CYREG_PRT2_BIE
GND_TEST__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GND_TEST__BYP EQU CYREG_PRT2_BYP
GND_TEST__CTL EQU CYREG_PRT2_CTL
GND_TEST__DM0 EQU CYREG_PRT2_DM0
GND_TEST__DM1 EQU CYREG_PRT2_DM1
GND_TEST__DM2 EQU CYREG_PRT2_DM2
GND_TEST__DR EQU CYREG_PRT2_DR
GND_TEST__INP_DIS EQU CYREG_PRT2_INP_DIS
GND_TEST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GND_TEST__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GND_TEST__LCD_EN EQU CYREG_PRT2_LCD_EN
GND_TEST__MASK EQU 0x10
GND_TEST__PORT EQU 2
GND_TEST__PRT EQU CYREG_PRT2_PRT
GND_TEST__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GND_TEST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GND_TEST__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GND_TEST__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GND_TEST__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GND_TEST__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GND_TEST__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GND_TEST__PS EQU CYREG_PRT2_PS
GND_TEST__SHIFT EQU 4
GND_TEST__SLW EQU CYREG_PRT2_SLW

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* Timer_Int */
Timer_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Int__INTC_MASK EQU 0x01
Timer_Int__INTC_NUMBER EQU 0
Timer_Int__INTC_PRIOR_NUM EQU 7
Timer_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Timer_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

/* Sensor_Pin_0 */
Sensor_Pin_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Sensor_Pin_0__0__MASK EQU 0x01
Sensor_Pin_0__0__PC EQU CYREG_PRT0_PC0
Sensor_Pin_0__0__PORT EQU 0
Sensor_Pin_0__0__SHIFT EQU 0
Sensor_Pin_0__AG EQU CYREG_PRT0_AG
Sensor_Pin_0__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_0__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_0__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_0__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_0__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_0__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_0__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_0__DR EQU CYREG_PRT0_DR
Sensor_Pin_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_0__MASK EQU 0x01
Sensor_Pin_0__PORT EQU 0
Sensor_Pin_0__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_0__PS EQU CYREG_PRT0_PS
Sensor_Pin_0__SHIFT EQU 0
Sensor_Pin_0__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_1 */
Sensor_Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Sensor_Pin_1__0__MASK EQU 0x02
Sensor_Pin_1__0__PC EQU CYREG_PRT0_PC1
Sensor_Pin_1__0__PORT EQU 0
Sensor_Pin_1__0__SHIFT EQU 1
Sensor_Pin_1__AG EQU CYREG_PRT0_AG
Sensor_Pin_1__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_1__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_1__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_1__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_1__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_1__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_1__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_1__DR EQU CYREG_PRT0_DR
Sensor_Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_1__MASK EQU 0x02
Sensor_Pin_1__PORT EQU 0
Sensor_Pin_1__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_1__PS EQU CYREG_PRT0_PS
Sensor_Pin_1__SHIFT EQU 1
Sensor_Pin_1__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_2 */
Sensor_Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Sensor_Pin_2__0__MASK EQU 0x04
Sensor_Pin_2__0__PC EQU CYREG_PRT0_PC2
Sensor_Pin_2__0__PORT EQU 0
Sensor_Pin_2__0__SHIFT EQU 2
Sensor_Pin_2__AG EQU CYREG_PRT0_AG
Sensor_Pin_2__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_2__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_2__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_2__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_2__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_2__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_2__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_2__DR EQU CYREG_PRT0_DR
Sensor_Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_2__MASK EQU 0x04
Sensor_Pin_2__PORT EQU 0
Sensor_Pin_2__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_2__PS EQU CYREG_PRT0_PS
Sensor_Pin_2__SHIFT EQU 2
Sensor_Pin_2__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_3 */
Sensor_Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Sensor_Pin_3__0__MASK EQU 0x08
Sensor_Pin_3__0__PC EQU CYREG_PRT0_PC3
Sensor_Pin_3__0__PORT EQU 0
Sensor_Pin_3__0__SHIFT EQU 3
Sensor_Pin_3__AG EQU CYREG_PRT0_AG
Sensor_Pin_3__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_3__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_3__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_3__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_3__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_3__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_3__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_3__DR EQU CYREG_PRT0_DR
Sensor_Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_3__MASK EQU 0x08
Sensor_Pin_3__PORT EQU 0
Sensor_Pin_3__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_3__PS EQU CYREG_PRT0_PS
Sensor_Pin_3__SHIFT EQU 3
Sensor_Pin_3__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_4 */
Sensor_Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Sensor_Pin_4__0__MASK EQU 0x10
Sensor_Pin_4__0__PC EQU CYREG_PRT0_PC4
Sensor_Pin_4__0__PORT EQU 0
Sensor_Pin_4__0__SHIFT EQU 4
Sensor_Pin_4__AG EQU CYREG_PRT0_AG
Sensor_Pin_4__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_4__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_4__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_4__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_4__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_4__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_4__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_4__DR EQU CYREG_PRT0_DR
Sensor_Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_4__MASK EQU 0x10
Sensor_Pin_4__PORT EQU 0
Sensor_Pin_4__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_4__PS EQU CYREG_PRT0_PS
Sensor_Pin_4__SHIFT EQU 4
Sensor_Pin_4__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_5 */
Sensor_Pin_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Sensor_Pin_5__0__MASK EQU 0x20
Sensor_Pin_5__0__PC EQU CYREG_PRT0_PC5
Sensor_Pin_5__0__PORT EQU 0
Sensor_Pin_5__0__SHIFT EQU 5
Sensor_Pin_5__AG EQU CYREG_PRT0_AG
Sensor_Pin_5__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_5__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_5__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_5__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_5__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_5__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_5__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_5__DR EQU CYREG_PRT0_DR
Sensor_Pin_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_5__MASK EQU 0x20
Sensor_Pin_5__PORT EQU 0
Sensor_Pin_5__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_5__PS EQU CYREG_PRT0_PS
Sensor_Pin_5__SHIFT EQU 5
Sensor_Pin_5__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_6 */
Sensor_Pin_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Sensor_Pin_6__0__MASK EQU 0x40
Sensor_Pin_6__0__PC EQU CYREG_PRT0_PC6
Sensor_Pin_6__0__PORT EQU 0
Sensor_Pin_6__0__SHIFT EQU 6
Sensor_Pin_6__AG EQU CYREG_PRT0_AG
Sensor_Pin_6__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_6__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_6__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_6__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_6__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_6__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_6__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_6__DR EQU CYREG_PRT0_DR
Sensor_Pin_6__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_6__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_6__MASK EQU 0x40
Sensor_Pin_6__PORT EQU 0
Sensor_Pin_6__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_6__PS EQU CYREG_PRT0_PS
Sensor_Pin_6__SHIFT EQU 6
Sensor_Pin_6__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_7 */
Sensor_Pin_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Sensor_Pin_7__0__MASK EQU 0x80
Sensor_Pin_7__0__PC EQU CYREG_PRT0_PC7
Sensor_Pin_7__0__PORT EQU 0
Sensor_Pin_7__0__SHIFT EQU 7
Sensor_Pin_7__AG EQU CYREG_PRT0_AG
Sensor_Pin_7__AMUX EQU CYREG_PRT0_AMUX
Sensor_Pin_7__BIE EQU CYREG_PRT0_BIE
Sensor_Pin_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Pin_7__BYP EQU CYREG_PRT0_BYP
Sensor_Pin_7__CTL EQU CYREG_PRT0_CTL
Sensor_Pin_7__DM0 EQU CYREG_PRT0_DM0
Sensor_Pin_7__DM1 EQU CYREG_PRT0_DM1
Sensor_Pin_7__DM2 EQU CYREG_PRT0_DM2
Sensor_Pin_7__DR EQU CYREG_PRT0_DR
Sensor_Pin_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Pin_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Pin_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Pin_7__MASK EQU 0x80
Sensor_Pin_7__PORT EQU 0
Sensor_Pin_7__PRT EQU CYREG_PRT0_PRT
Sensor_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Pin_7__PS EQU CYREG_PRT0_PS
Sensor_Pin_7__SHIFT EQU 7
Sensor_Pin_7__SLW EQU CYREG_PRT0_SLW

/* Sensor_Pin_8 */
Sensor_Pin_8__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Sensor_Pin_8__0__MASK EQU 0x04
Sensor_Pin_8__0__PC EQU CYREG_PRT1_PC2
Sensor_Pin_8__0__PORT EQU 1
Sensor_Pin_8__0__SHIFT EQU 2
Sensor_Pin_8__AG EQU CYREG_PRT1_AG
Sensor_Pin_8__AMUX EQU CYREG_PRT1_AMUX
Sensor_Pin_8__BIE EQU CYREG_PRT1_BIE
Sensor_Pin_8__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor_Pin_8__BYP EQU CYREG_PRT1_BYP
Sensor_Pin_8__CTL EQU CYREG_PRT1_CTL
Sensor_Pin_8__DM0 EQU CYREG_PRT1_DM0
Sensor_Pin_8__DM1 EQU CYREG_PRT1_DM1
Sensor_Pin_8__DM2 EQU CYREG_PRT1_DM2
Sensor_Pin_8__DR EQU CYREG_PRT1_DR
Sensor_Pin_8__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor_Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor_Pin_8__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor_Pin_8__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor_Pin_8__MASK EQU 0x04
Sensor_Pin_8__PORT EQU 1
Sensor_Pin_8__PRT EQU CYREG_PRT1_PRT
Sensor_Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor_Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor_Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor_Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor_Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor_Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor_Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor_Pin_8__PS EQU CYREG_PRT1_PS
Sensor_Pin_8__SHIFT EQU 2
Sensor_Pin_8__SLW EQU CYREG_PRT1_SLW

/* Sensor_Pin_9 */
Sensor_Pin_9__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Sensor_Pin_9__0__MASK EQU 0x10
Sensor_Pin_9__0__PC EQU CYREG_PRT1_PC4
Sensor_Pin_9__0__PORT EQU 1
Sensor_Pin_9__0__SHIFT EQU 4
Sensor_Pin_9__AG EQU CYREG_PRT1_AG
Sensor_Pin_9__AMUX EQU CYREG_PRT1_AMUX
Sensor_Pin_9__BIE EQU CYREG_PRT1_BIE
Sensor_Pin_9__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor_Pin_9__BYP EQU CYREG_PRT1_BYP
Sensor_Pin_9__CTL EQU CYREG_PRT1_CTL
Sensor_Pin_9__DM0 EQU CYREG_PRT1_DM0
Sensor_Pin_9__DM1 EQU CYREG_PRT1_DM1
Sensor_Pin_9__DM2 EQU CYREG_PRT1_DM2
Sensor_Pin_9__DR EQU CYREG_PRT1_DR
Sensor_Pin_9__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor_Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor_Pin_9__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor_Pin_9__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor_Pin_9__MASK EQU 0x10
Sensor_Pin_9__PORT EQU 1
Sensor_Pin_9__PRT EQU CYREG_PRT1_PRT
Sensor_Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor_Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor_Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor_Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor_Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor_Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor_Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor_Pin_9__PS EQU CYREG_PRT1_PS
Sensor_Pin_9__SHIFT EQU 4
Sensor_Pin_9__SLW EQU CYREG_PRT1_SLW

/* Sensor_Pin_10 */
Sensor_Pin_10__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Sensor_Pin_10__0__MASK EQU 0x20
Sensor_Pin_10__0__PC EQU CYREG_PRT1_PC5
Sensor_Pin_10__0__PORT EQU 1
Sensor_Pin_10__0__SHIFT EQU 5
Sensor_Pin_10__AG EQU CYREG_PRT1_AG
Sensor_Pin_10__AMUX EQU CYREG_PRT1_AMUX
Sensor_Pin_10__BIE EQU CYREG_PRT1_BIE
Sensor_Pin_10__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor_Pin_10__BYP EQU CYREG_PRT1_BYP
Sensor_Pin_10__CTL EQU CYREG_PRT1_CTL
Sensor_Pin_10__DM0 EQU CYREG_PRT1_DM0
Sensor_Pin_10__DM1 EQU CYREG_PRT1_DM1
Sensor_Pin_10__DM2 EQU CYREG_PRT1_DM2
Sensor_Pin_10__DR EQU CYREG_PRT1_DR
Sensor_Pin_10__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor_Pin_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor_Pin_10__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor_Pin_10__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor_Pin_10__MASK EQU 0x20
Sensor_Pin_10__PORT EQU 1
Sensor_Pin_10__PRT EQU CYREG_PRT1_PRT
Sensor_Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor_Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor_Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor_Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor_Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor_Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor_Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor_Pin_10__PS EQU CYREG_PRT1_PS
Sensor_Pin_10__SHIFT EQU 5
Sensor_Pin_10__SLW EQU CYREG_PRT1_SLW

/* Sensor_Pin_11 */
Sensor_Pin_11__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Sensor_Pin_11__0__MASK EQU 0x40
Sensor_Pin_11__0__PC EQU CYREG_PRT1_PC6
Sensor_Pin_11__0__PORT EQU 1
Sensor_Pin_11__0__SHIFT EQU 6
Sensor_Pin_11__AG EQU CYREG_PRT1_AG
Sensor_Pin_11__AMUX EQU CYREG_PRT1_AMUX
Sensor_Pin_11__BIE EQU CYREG_PRT1_BIE
Sensor_Pin_11__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor_Pin_11__BYP EQU CYREG_PRT1_BYP
Sensor_Pin_11__CTL EQU CYREG_PRT1_CTL
Sensor_Pin_11__DM0 EQU CYREG_PRT1_DM0
Sensor_Pin_11__DM1 EQU CYREG_PRT1_DM1
Sensor_Pin_11__DM2 EQU CYREG_PRT1_DM2
Sensor_Pin_11__DR EQU CYREG_PRT1_DR
Sensor_Pin_11__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor_Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor_Pin_11__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor_Pin_11__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor_Pin_11__MASK EQU 0x40
Sensor_Pin_11__PORT EQU 1
Sensor_Pin_11__PRT EQU CYREG_PRT1_PRT
Sensor_Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor_Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor_Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor_Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor_Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor_Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor_Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor_Pin_11__PS EQU CYREG_PRT1_PS
Sensor_Pin_11__SHIFT EQU 6
Sensor_Pin_11__SLW EQU CYREG_PRT1_SLW

/* Sensor_Pin_12 */
Sensor_Pin_12__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Sensor_Pin_12__0__MASK EQU 0x80
Sensor_Pin_12__0__PC EQU CYREG_PRT1_PC7
Sensor_Pin_12__0__PORT EQU 1
Sensor_Pin_12__0__SHIFT EQU 7
Sensor_Pin_12__AG EQU CYREG_PRT1_AG
Sensor_Pin_12__AMUX EQU CYREG_PRT1_AMUX
Sensor_Pin_12__BIE EQU CYREG_PRT1_BIE
Sensor_Pin_12__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor_Pin_12__BYP EQU CYREG_PRT1_BYP
Sensor_Pin_12__CTL EQU CYREG_PRT1_CTL
Sensor_Pin_12__DM0 EQU CYREG_PRT1_DM0
Sensor_Pin_12__DM1 EQU CYREG_PRT1_DM1
Sensor_Pin_12__DM2 EQU CYREG_PRT1_DM2
Sensor_Pin_12__DR EQU CYREG_PRT1_DR
Sensor_Pin_12__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor_Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor_Pin_12__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor_Pin_12__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor_Pin_12__MASK EQU 0x80
Sensor_Pin_12__PORT EQU 1
Sensor_Pin_12__PRT EQU CYREG_PRT1_PRT
Sensor_Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor_Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor_Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor_Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor_Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor_Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor_Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor_Pin_12__PS EQU CYREG_PRT1_PS
Sensor_Pin_12__SHIFT EQU 7
Sensor_Pin_12__SLW EQU CYREG_PRT1_SLW

/* Sensor_Pin_13 */
Sensor_Pin_13__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Sensor_Pin_13__0__MASK EQU 0x01
Sensor_Pin_13__0__PC EQU CYREG_PRT2_PC0
Sensor_Pin_13__0__PORT EQU 2
Sensor_Pin_13__0__SHIFT EQU 0
Sensor_Pin_13__AG EQU CYREG_PRT2_AG
Sensor_Pin_13__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_13__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_13__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_13__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_13__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_13__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_13__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_13__DR EQU CYREG_PRT2_DR
Sensor_Pin_13__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_13__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_13__MASK EQU 0x01
Sensor_Pin_13__PORT EQU 2
Sensor_Pin_13__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_13__PS EQU CYREG_PRT2_PS
Sensor_Pin_13__SHIFT EQU 0
Sensor_Pin_13__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_14 */
Sensor_Pin_14__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Sensor_Pin_14__0__MASK EQU 0x04
Sensor_Pin_14__0__PC EQU CYREG_PRT2_PC2
Sensor_Pin_14__0__PORT EQU 2
Sensor_Pin_14__0__SHIFT EQU 2
Sensor_Pin_14__AG EQU CYREG_PRT2_AG
Sensor_Pin_14__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_14__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_14__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_14__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_14__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_14__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_14__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_14__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_14__DR EQU CYREG_PRT2_DR
Sensor_Pin_14__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_14__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_14__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_14__MASK EQU 0x04
Sensor_Pin_14__PORT EQU 2
Sensor_Pin_14__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_14__PS EQU CYREG_PRT2_PS
Sensor_Pin_14__SHIFT EQU 2
Sensor_Pin_14__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_15 */
Sensor_Pin_15__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Sensor_Pin_15__0__MASK EQU 0x02
Sensor_Pin_15__0__PC EQU CYREG_PRT2_PC1
Sensor_Pin_15__0__PORT EQU 2
Sensor_Pin_15__0__SHIFT EQU 1
Sensor_Pin_15__AG EQU CYREG_PRT2_AG
Sensor_Pin_15__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_15__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_15__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_15__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_15__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_15__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_15__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_15__DR EQU CYREG_PRT2_DR
Sensor_Pin_15__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_15__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_15__MASK EQU 0x02
Sensor_Pin_15__PORT EQU 2
Sensor_Pin_15__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_15__PS EQU CYREG_PRT2_PS
Sensor_Pin_15__SHIFT EQU 1
Sensor_Pin_15__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_16 */
Sensor_Pin_16__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Sensor_Pin_16__0__MASK EQU 0x08
Sensor_Pin_16__0__PC EQU CYREG_PRT2_PC3
Sensor_Pin_16__0__PORT EQU 2
Sensor_Pin_16__0__SHIFT EQU 3
Sensor_Pin_16__AG EQU CYREG_PRT2_AG
Sensor_Pin_16__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_16__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_16__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_16__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_16__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_16__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_16__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_16__DR EQU CYREG_PRT2_DR
Sensor_Pin_16__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_16__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_16__MASK EQU 0x08
Sensor_Pin_16__PORT EQU 2
Sensor_Pin_16__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_16__PS EQU CYREG_PRT2_PS
Sensor_Pin_16__SHIFT EQU 3
Sensor_Pin_16__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_17 */
Sensor_Pin_17__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Sensor_Pin_17__0__MASK EQU 0x20
Sensor_Pin_17__0__PC EQU CYREG_IO_PC_PRT15_PC5
Sensor_Pin_17__0__PORT EQU 15
Sensor_Pin_17__0__SHIFT EQU 5
Sensor_Pin_17__AG EQU CYREG_PRT15_AG
Sensor_Pin_17__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_17__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_17__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_17__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_17__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_17__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_17__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_17__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_17__DR EQU CYREG_PRT15_DR
Sensor_Pin_17__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_17__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_17__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_17__MASK EQU 0x20
Sensor_Pin_17__PORT EQU 15
Sensor_Pin_17__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_17__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_17__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_17__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_17__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_17__PS EQU CYREG_PRT15_PS
Sensor_Pin_17__SHIFT EQU 5
Sensor_Pin_17__SLW EQU CYREG_PRT15_SLW

/* Sensor_Pin_18 */
Sensor_Pin_18__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Sensor_Pin_18__0__MASK EQU 0x20
Sensor_Pin_18__0__PC EQU CYREG_PRT2_PC5
Sensor_Pin_18__0__PORT EQU 2
Sensor_Pin_18__0__SHIFT EQU 5
Sensor_Pin_18__AG EQU CYREG_PRT2_AG
Sensor_Pin_18__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_18__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_18__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_18__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_18__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_18__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_18__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_18__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_18__DR EQU CYREG_PRT2_DR
Sensor_Pin_18__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_18__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_18__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_18__MASK EQU 0x20
Sensor_Pin_18__PORT EQU 2
Sensor_Pin_18__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_18__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_18__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_18__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_18__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_18__PS EQU CYREG_PRT2_PS
Sensor_Pin_18__SHIFT EQU 5
Sensor_Pin_18__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_19 */
Sensor_Pin_19__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Sensor_Pin_19__0__MASK EQU 0x40
Sensor_Pin_19__0__PC EQU CYREG_PRT2_PC6
Sensor_Pin_19__0__PORT EQU 2
Sensor_Pin_19__0__SHIFT EQU 6
Sensor_Pin_19__AG EQU CYREG_PRT2_AG
Sensor_Pin_19__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_19__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_19__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_19__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_19__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_19__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_19__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_19__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_19__DR EQU CYREG_PRT2_DR
Sensor_Pin_19__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_19__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_19__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_19__MASK EQU 0x40
Sensor_Pin_19__PORT EQU 2
Sensor_Pin_19__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_19__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_19__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_19__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_19__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_19__PS EQU CYREG_PRT2_PS
Sensor_Pin_19__SHIFT EQU 6
Sensor_Pin_19__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_20 */
Sensor_Pin_20__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Sensor_Pin_20__0__MASK EQU 0x80
Sensor_Pin_20__0__PC EQU CYREG_PRT2_PC7
Sensor_Pin_20__0__PORT EQU 2
Sensor_Pin_20__0__SHIFT EQU 7
Sensor_Pin_20__AG EQU CYREG_PRT2_AG
Sensor_Pin_20__AMUX EQU CYREG_PRT2_AMUX
Sensor_Pin_20__BIE EQU CYREG_PRT2_BIE
Sensor_Pin_20__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Sensor_Pin_20__BYP EQU CYREG_PRT2_BYP
Sensor_Pin_20__CTL EQU CYREG_PRT2_CTL
Sensor_Pin_20__DM0 EQU CYREG_PRT2_DM0
Sensor_Pin_20__DM1 EQU CYREG_PRT2_DM1
Sensor_Pin_20__DM2 EQU CYREG_PRT2_DM2
Sensor_Pin_20__DR EQU CYREG_PRT2_DR
Sensor_Pin_20__INP_DIS EQU CYREG_PRT2_INP_DIS
Sensor_Pin_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Sensor_Pin_20__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Sensor_Pin_20__LCD_EN EQU CYREG_PRT2_LCD_EN
Sensor_Pin_20__MASK EQU 0x80
Sensor_Pin_20__PORT EQU 2
Sensor_Pin_20__PRT EQU CYREG_PRT2_PRT
Sensor_Pin_20__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Sensor_Pin_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Sensor_Pin_20__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Sensor_Pin_20__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Sensor_Pin_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Sensor_Pin_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Sensor_Pin_20__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Sensor_Pin_20__PS EQU CYREG_PRT2_PS
Sensor_Pin_20__SHIFT EQU 7
Sensor_Pin_20__SLW EQU CYREG_PRT2_SLW

/* Sensor_Pin_21 */
Sensor_Pin_21__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Sensor_Pin_21__0__MASK EQU 0x01
Sensor_Pin_21__0__PC EQU CYREG_PRT3_PC0
Sensor_Pin_21__0__PORT EQU 3
Sensor_Pin_21__0__SHIFT EQU 0
Sensor_Pin_21__AG EQU CYREG_PRT3_AG
Sensor_Pin_21__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_21__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_21__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_21__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_21__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_21__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_21__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_21__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_21__DR EQU CYREG_PRT3_DR
Sensor_Pin_21__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_21__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_21__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_21__MASK EQU 0x01
Sensor_Pin_21__PORT EQU 3
Sensor_Pin_21__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_21__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_21__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_21__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_21__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_21__PS EQU CYREG_PRT3_PS
Sensor_Pin_21__SHIFT EQU 0
Sensor_Pin_21__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_22 */
Sensor_Pin_22__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Sensor_Pin_22__0__MASK EQU 0x02
Sensor_Pin_22__0__PC EQU CYREG_PRT3_PC1
Sensor_Pin_22__0__PORT EQU 3
Sensor_Pin_22__0__SHIFT EQU 1
Sensor_Pin_22__AG EQU CYREG_PRT3_AG
Sensor_Pin_22__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_22__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_22__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_22__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_22__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_22__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_22__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_22__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_22__DR EQU CYREG_PRT3_DR
Sensor_Pin_22__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_22__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_22__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_22__MASK EQU 0x02
Sensor_Pin_22__PORT EQU 3
Sensor_Pin_22__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_22__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_22__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_22__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_22__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_22__PS EQU CYREG_PRT3_PS
Sensor_Pin_22__SHIFT EQU 1
Sensor_Pin_22__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_23 */
Sensor_Pin_23__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Sensor_Pin_23__0__MASK EQU 0x04
Sensor_Pin_23__0__PC EQU CYREG_PRT3_PC2
Sensor_Pin_23__0__PORT EQU 3
Sensor_Pin_23__0__SHIFT EQU 2
Sensor_Pin_23__AG EQU CYREG_PRT3_AG
Sensor_Pin_23__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_23__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_23__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_23__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_23__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_23__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_23__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_23__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_23__DR EQU CYREG_PRT3_DR
Sensor_Pin_23__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_23__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_23__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_23__MASK EQU 0x04
Sensor_Pin_23__PORT EQU 3
Sensor_Pin_23__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_23__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_23__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_23__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_23__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_23__PS EQU CYREG_PRT3_PS
Sensor_Pin_23__SHIFT EQU 2
Sensor_Pin_23__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_24 */
Sensor_Pin_24__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Sensor_Pin_24__0__MASK EQU 0x08
Sensor_Pin_24__0__PC EQU CYREG_PRT3_PC3
Sensor_Pin_24__0__PORT EQU 3
Sensor_Pin_24__0__SHIFT EQU 3
Sensor_Pin_24__AG EQU CYREG_PRT3_AG
Sensor_Pin_24__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_24__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_24__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_24__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_24__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_24__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_24__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_24__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_24__DR EQU CYREG_PRT3_DR
Sensor_Pin_24__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_24__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_24__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_24__MASK EQU 0x08
Sensor_Pin_24__PORT EQU 3
Sensor_Pin_24__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_24__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_24__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_24__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_24__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_24__PS EQU CYREG_PRT3_PS
Sensor_Pin_24__SHIFT EQU 3
Sensor_Pin_24__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_25 */
Sensor_Pin_25__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Sensor_Pin_25__0__MASK EQU 0x10
Sensor_Pin_25__0__PC EQU CYREG_PRT3_PC4
Sensor_Pin_25__0__PORT EQU 3
Sensor_Pin_25__0__SHIFT EQU 4
Sensor_Pin_25__AG EQU CYREG_PRT3_AG
Sensor_Pin_25__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_25__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_25__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_25__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_25__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_25__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_25__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_25__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_25__DR EQU CYREG_PRT3_DR
Sensor_Pin_25__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_25__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_25__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_25__MASK EQU 0x10
Sensor_Pin_25__PORT EQU 3
Sensor_Pin_25__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_25__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_25__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_25__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_25__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_25__PS EQU CYREG_PRT3_PS
Sensor_Pin_25__SHIFT EQU 4
Sensor_Pin_25__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_26 */
Sensor_Pin_26__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Sensor_Pin_26__0__MASK EQU 0x20
Sensor_Pin_26__0__PC EQU CYREG_PRT3_PC5
Sensor_Pin_26__0__PORT EQU 3
Sensor_Pin_26__0__SHIFT EQU 5
Sensor_Pin_26__AG EQU CYREG_PRT3_AG
Sensor_Pin_26__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_26__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_26__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_26__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_26__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_26__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_26__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_26__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_26__DR EQU CYREG_PRT3_DR
Sensor_Pin_26__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_26__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_26__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_26__MASK EQU 0x20
Sensor_Pin_26__PORT EQU 3
Sensor_Pin_26__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_26__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_26__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_26__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_26__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_26__PS EQU CYREG_PRT3_PS
Sensor_Pin_26__SHIFT EQU 5
Sensor_Pin_26__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_27 */
Sensor_Pin_27__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Sensor_Pin_27__0__MASK EQU 0x40
Sensor_Pin_27__0__PC EQU CYREG_PRT3_PC6
Sensor_Pin_27__0__PORT EQU 3
Sensor_Pin_27__0__SHIFT EQU 6
Sensor_Pin_27__AG EQU CYREG_PRT3_AG
Sensor_Pin_27__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_27__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_27__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_27__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_27__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_27__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_27__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_27__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_27__DR EQU CYREG_PRT3_DR
Sensor_Pin_27__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_27__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_27__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_27__MASK EQU 0x40
Sensor_Pin_27__PORT EQU 3
Sensor_Pin_27__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_27__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_27__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_27__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_27__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_27__PS EQU CYREG_PRT3_PS
Sensor_Pin_27__SHIFT EQU 6
Sensor_Pin_27__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_28 */
Sensor_Pin_28__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Sensor_Pin_28__0__MASK EQU 0x80
Sensor_Pin_28__0__PC EQU CYREG_PRT3_PC7
Sensor_Pin_28__0__PORT EQU 3
Sensor_Pin_28__0__SHIFT EQU 7
Sensor_Pin_28__AG EQU CYREG_PRT3_AG
Sensor_Pin_28__AMUX EQU CYREG_PRT3_AMUX
Sensor_Pin_28__BIE EQU CYREG_PRT3_BIE
Sensor_Pin_28__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sensor_Pin_28__BYP EQU CYREG_PRT3_BYP
Sensor_Pin_28__CTL EQU CYREG_PRT3_CTL
Sensor_Pin_28__DM0 EQU CYREG_PRT3_DM0
Sensor_Pin_28__DM1 EQU CYREG_PRT3_DM1
Sensor_Pin_28__DM2 EQU CYREG_PRT3_DM2
Sensor_Pin_28__DR EQU CYREG_PRT3_DR
Sensor_Pin_28__INP_DIS EQU CYREG_PRT3_INP_DIS
Sensor_Pin_28__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sensor_Pin_28__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sensor_Pin_28__LCD_EN EQU CYREG_PRT3_LCD_EN
Sensor_Pin_28__MASK EQU 0x80
Sensor_Pin_28__PORT EQU 3
Sensor_Pin_28__PRT EQU CYREG_PRT3_PRT
Sensor_Pin_28__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sensor_Pin_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sensor_Pin_28__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sensor_Pin_28__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sensor_Pin_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sensor_Pin_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sensor_Pin_28__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sensor_Pin_28__PS EQU CYREG_PRT3_PS
Sensor_Pin_28__SHIFT EQU 7
Sensor_Pin_28__SLW EQU CYREG_PRT3_SLW

/* Sensor_Pin_29 */
Sensor_Pin_29__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Sensor_Pin_29__0__MASK EQU 0x01
Sensor_Pin_29__0__PC EQU CYREG_IO_PC_PRT15_PC0
Sensor_Pin_29__0__PORT EQU 15
Sensor_Pin_29__0__SHIFT EQU 0
Sensor_Pin_29__AG EQU CYREG_PRT15_AG
Sensor_Pin_29__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_29__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_29__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_29__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_29__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_29__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_29__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_29__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_29__DR EQU CYREG_PRT15_DR
Sensor_Pin_29__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_29__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_29__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_29__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_29__MASK EQU 0x01
Sensor_Pin_29__PORT EQU 15
Sensor_Pin_29__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_29__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_29__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_29__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_29__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_29__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_29__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_29__PS EQU CYREG_PRT15_PS
Sensor_Pin_29__SHIFT EQU 0
Sensor_Pin_29__SLW EQU CYREG_PRT15_SLW

/* Sensor_Pin_30 */
Sensor_Pin_30__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Sensor_Pin_30__0__MASK EQU 0x02
Sensor_Pin_30__0__PC EQU CYREG_IO_PC_PRT15_PC1
Sensor_Pin_30__0__PORT EQU 15
Sensor_Pin_30__0__SHIFT EQU 1
Sensor_Pin_30__AG EQU CYREG_PRT15_AG
Sensor_Pin_30__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_30__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_30__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_30__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_30__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_30__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_30__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_30__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_30__DR EQU CYREG_PRT15_DR
Sensor_Pin_30__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_30__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_30__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_30__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_30__MASK EQU 0x02
Sensor_Pin_30__PORT EQU 15
Sensor_Pin_30__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_30__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_30__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_30__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_30__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_30__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_30__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_30__PS EQU CYREG_PRT15_PS
Sensor_Pin_30__SHIFT EQU 1
Sensor_Pin_30__SLW EQU CYREG_PRT15_SLW

/* Sensor_Pin_31 */
Sensor_Pin_31__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Sensor_Pin_31__0__MASK EQU 0x04
Sensor_Pin_31__0__PC EQU CYREG_IO_PC_PRT15_PC2
Sensor_Pin_31__0__PORT EQU 15
Sensor_Pin_31__0__SHIFT EQU 2
Sensor_Pin_31__AG EQU CYREG_PRT15_AG
Sensor_Pin_31__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_31__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_31__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_31__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_31__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_31__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_31__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_31__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_31__DR EQU CYREG_PRT15_DR
Sensor_Pin_31__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_31__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_31__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_31__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_31__MASK EQU 0x04
Sensor_Pin_31__PORT EQU 15
Sensor_Pin_31__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_31__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_31__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_31__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_31__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_31__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_31__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_31__PS EQU CYREG_PRT15_PS
Sensor_Pin_31__SHIFT EQU 2
Sensor_Pin_31__SLW EQU CYREG_PRT15_SLW

/* Sensor_Pin_32 */
Sensor_Pin_32__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Sensor_Pin_32__0__MASK EQU 0x08
Sensor_Pin_32__0__PC EQU CYREG_IO_PC_PRT15_PC3
Sensor_Pin_32__0__PORT EQU 15
Sensor_Pin_32__0__SHIFT EQU 3
Sensor_Pin_32__AG EQU CYREG_PRT15_AG
Sensor_Pin_32__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_32__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_32__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_32__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_32__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_32__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_32__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_32__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_32__DR EQU CYREG_PRT15_DR
Sensor_Pin_32__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_32__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_32__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_32__MASK EQU 0x08
Sensor_Pin_32__PORT EQU 15
Sensor_Pin_32__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_32__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_32__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_32__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_32__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_32__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_32__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_32__PS EQU CYREG_PRT15_PS
Sensor_Pin_32__SHIFT EQU 3
Sensor_Pin_32__SLW EQU CYREG_PRT15_SLW

/* Sensor_Pin_33 */
Sensor_Pin_33__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Sensor_Pin_33__0__MASK EQU 0x10
Sensor_Pin_33__0__PC EQU CYREG_IO_PC_PRT15_PC4
Sensor_Pin_33__0__PORT EQU 15
Sensor_Pin_33__0__SHIFT EQU 4
Sensor_Pin_33__AG EQU CYREG_PRT15_AG
Sensor_Pin_33__AMUX EQU CYREG_PRT15_AMUX
Sensor_Pin_33__BIE EQU CYREG_PRT15_BIE
Sensor_Pin_33__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sensor_Pin_33__BYP EQU CYREG_PRT15_BYP
Sensor_Pin_33__CTL EQU CYREG_PRT15_CTL
Sensor_Pin_33__DM0 EQU CYREG_PRT15_DM0
Sensor_Pin_33__DM1 EQU CYREG_PRT15_DM1
Sensor_Pin_33__DM2 EQU CYREG_PRT15_DM2
Sensor_Pin_33__DR EQU CYREG_PRT15_DR
Sensor_Pin_33__INP_DIS EQU CYREG_PRT15_INP_DIS
Sensor_Pin_33__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sensor_Pin_33__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sensor_Pin_33__LCD_EN EQU CYREG_PRT15_LCD_EN
Sensor_Pin_33__MASK EQU 0x10
Sensor_Pin_33__PORT EQU 15
Sensor_Pin_33__PRT EQU CYREG_PRT15_PRT
Sensor_Pin_33__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sensor_Pin_33__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sensor_Pin_33__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sensor_Pin_33__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sensor_Pin_33__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sensor_Pin_33__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sensor_Pin_33__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sensor_Pin_33__PS EQU CYREG_PRT15_PS
Sensor_Pin_33__SHIFT EQU 4
Sensor_Pin_33__SLW EQU CYREG_PRT15_SLW

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
