Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 5. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
