<h1>core.cpuid</h1>  <p>Identify the characteristics of the host CPU, providing information about cache sizes and assembly optimisation hints. This module is provided primarily for assembly language programmers. </p>
<dl>
<dt>References</dt>
<dd> Some of this information was extremely difficult to track down. Some of the documents below were found only in cached versions stored by search engines! This code relies on information found in: </dd>
</dl> <ul> <li>"Intel(R) 64 and IA-32 Architectures Software Developers Manual, Volume 2A: Instruction Set Reference, A-M" (2007). </li> <li>"AMD CPUID Specification", Advanced Micro Devices, Rev 2.28 (2008). </li> <li>"AMD Processor Recognition Application Note For Processors Prior to AMD Family 0Fh Processors", Advanced Micro Devices, Rev 3.13 (2005). </li> <li>"AMD Geode(TM) GX Processors Data Book", Advanced Micro Devices, Publication ID 31505E, (2005). </li> <li>"AMD K6 Processor Code Optimisation", Advanced Micro Devices, Rev D (2000). </li> <li>"Application note 106: Software Customization for the 6x86 Family", Cyrix Corporation, Rev 1.5 (1998) </li> <li><a href="http://www.datasheetcatalog.org/datasheet/nationalsemiconductor/GX1.pdf">http://www.datasheetcatalog.org/datasheet/nationalsemiconductor/GX1.pdf</a></li> <li>"Geode(TM) GX1 Processor Series Low Power Integrated X86 Solution", National Semiconductor, (2002) </li> <li>"The VIA Isaiah Architecture", G. Glenn Henry, Centaur Technology, Inc (2008). </li> <li><a href="http://www.sandpile.org/ia32/cpuid.htm">http://www.sandpile.org/ia32/cpuid.htm</a></li> <li><a href="http://www.akkadia.org/drepper/cpumemory.pdf">http://www.akkadia.org/drepper/cpumemory.pdf</a></li> <li>"What every programmer should know about memory", Ulrich Depper, Red Hat, Inc., (2007). </li> <li>"CPU Identification by the Windows Kernel", G. Chappell (2009). <a href="http://www.geoffchappell.com/viewer.htm?doc=studies/windows/km/cpu/cx8.htm">http://www.geoffchappell.com/viewer.htm?doc=studies/windows/km/cpu/cx8.htm</a> </li> <li>"Intel(R) Processor Identification and the CPUID Instruction, Application Note 485" (2009). </li> </ul>  <dl>
<dt>Bugs:</dt>
<dd>Currently only works on x86 and Itanium CPUs. Many processors have bugs in their microcode for the CPUID instruction, so sometimes the cache information may be incorrect. </dd>
</dl> <dl>
<dt>License:</dt>
<dd>
<a href="http://www.boost.org/LICENSE_1_0.txt">Boost License 1.0</a> </dd>
</dl> <dl>
<dt>Authors:</dt>
<dd>Don Clugston, Tomas Lindquist Olsen &lt;tomas@famolsen.dk&gt; </dd>
</dl> <dl>
<dt>Source</dt>
<dd> <a href="https://github.com/dlang/druntime/blob/master/src/core/cpuid.d">core/cpuid.d</a>
</dd>
</dl> <dl>
<dt class="d_decl" id="CacheInfo">struct <strong id="CacheInfo">CacheInfo</strong>; </dt> <dd>
<p>Cache size and behaviour</p> <dl>
<dt class="d_decl" id="CacheInfo.size">size_t <strong id="size">size</strong>; </dt> <dd>
<p>Size of the cache, in kilobytes, per CPU. For L1 unified (data + code) caches, this size is half the physical size. (we don't halve it for larger sizes, since normally data size is much greater than code size for critical loops).</p> </dd> <dt class="d_decl" id="CacheInfo.associativity">ubyte <strong id="associativity">associativity</strong>; </dt> <dd>
<p>Number of ways of associativity, eg: <ul>
<li>1 = direct mapped</li> <li>2 = 2-way set associative</li> <li>3 = 3-way set associative</li> <li>ubyte.max = fully associative</li> </ul></p> </dd> <dt class="d_decl" id="CacheInfo.lineSize">uint <strong id="lineSize">lineSize</strong>; </dt> <dd>
<p>Number of bytes read into the cache when a cache miss occurs.</p> </dd> </dl> </dd> <dt class="d_decl" id="datacache">CacheInfo[5] <strong id="datacache">datacache</strong>; </dt> <dd>
<p><span class="red">Scheduled for deprecation. Please use <code>dataCaches</code> instead.</span></p> </dd> <dt class="d_decl" id="dataCaches">pure nothrow @nogc @property @trusted const(CacheInfo)[5] <strong id="dataCaches">dataCaches</strong>(); </dt> <dd>
<p>The data caches. If there are fewer than 5 physical caches levels, the remaining levels are set to size_t.max (== entire memory space)</p> </dd> <dt class="d_decl" id="vendor">pure nothrow @nogc @property @trusted string <strong id="vendor">vendor</strong>(); </dt> <dd>
<p>Returns vendor string, for display purposes only. Do NOT use this to determine features! Note that some CPUs have programmable vendorIDs.</p> </dd> <dt class="d_decl" id="processor">pure nothrow @nogc @property @trusted string <strong id="processor">processor</strong>(); </dt> <dd>
<p>Returns processor string, for display purposes only</p> </dd> <dt class="d_decl" id="x87onChip">pure nothrow @nogc @property @trusted bool <strong id="x87onChip">x87onChip</strong>(); </dt> <dd>
<p>Does it have an x87 FPU on-chip?</p> </dd> <dt class="d_decl" id="mmx">pure nothrow @nogc @property @trusted bool <strong id="mmx">mmx</strong>(); </dt> <dd>
<p>Is MMX supported?</p> </dd> <dt class="d_decl" id="sse">pure nothrow @nogc @property @trusted bool <strong id="sse">sse</strong>(); </dt> <dd>
<p>Is SSE supported?</p> </dd> <dt class="d_decl" id="sse2">pure nothrow @nogc @property @trusted bool <strong id="sse2">sse2</strong>(); </dt> <dd>
<p>Is SSE2 supported?</p> </dd> <dt class="d_decl" id="sse3">pure nothrow @nogc @property @trusted bool <strong id="sse3">sse3</strong>(); </dt> <dd>
<p>Is SSE3 supported?</p> </dd> <dt class="d_decl" id="ssse3">pure nothrow @nogc @property @trusted bool <strong id="ssse3">ssse3</strong>(); </dt> <dd>
<p>Is SSSE3 supported?</p> </dd> <dt class="d_decl" id="sse41">pure nothrow @nogc @property @trusted bool <strong id="sse41">sse41</strong>(); </dt> <dd>
<p>Is SSE4.1 supported?</p> </dd> <dt class="d_decl" id="sse42">pure nothrow @nogc @property @trusted bool <strong id="sse42">sse42</strong>(); </dt> <dd>
<p>Is SSE4.2 supported?</p> </dd> <dt class="d_decl" id="sse4a">pure nothrow @nogc @property @trusted bool <strong id="sse4a">sse4a</strong>(); </dt> <dd>
<p>Is SSE4a supported?</p> </dd> <dt class="d_decl" id="aes">pure nothrow @nogc @property @trusted bool <strong id="aes">aes</strong>(); </dt> <dd>
<p>Is AES supported</p> </dd> <dt class="d_decl" id="hasPclmulqdq">pure nothrow @nogc @property @trusted bool <strong id="hasPclmulqdq">hasPclmulqdq</strong>(); </dt> <dd>
<p>Is pclmulqdq supported</p> </dd> <dt class="d_decl" id="hasRdrand">pure nothrow @nogc @property @trusted bool <strong id="hasRdrand">hasRdrand</strong>(); </dt> <dd>
<p>Is rdrand supported</p> </dd> <dt class="d_decl" id="avx">pure nothrow @nogc @property @trusted bool <strong id="avx">avx</strong>(); </dt> <dd>
<p>Is AVX supported</p> </dd> <dt class="d_decl" id="vaes">pure nothrow @nogc @property @trusted bool <strong id="vaes">vaes</strong>(); </dt> <dd>
<p>Is VEX-Encoded AES supported</p> </dd> <dt class="d_decl" id="hasVpclmulqdq">pure nothrow @nogc @property @trusted bool <strong id="hasVpclmulqdq">hasVpclmulqdq</strong>(); </dt> <dd>
<p>Is vpclmulqdq supported</p> </dd> <dt class="d_decl" id="fma">pure nothrow @nogc @property @trusted bool <strong id="fma">fma</strong>(); </dt> <dd>
<p>Is FMA supported</p> </dd> <dt class="d_decl" id="fp16c">pure nothrow @nogc @property @trusted bool <strong id="fp16c">fp16c</strong>(); </dt> <dd>
<p>Is FP16C supported</p> </dd> <dt class="d_decl" id="avx2">pure nothrow @nogc @property @trusted bool <strong id="avx2">avx2</strong>(); </dt> <dd>
<p>Is AVX2 supported</p> </dd> <dt class="d_decl" id="hle">pure nothrow @nogc @property @trusted bool <strong id="hle">hle</strong>(); </dt> <dd>
<p>Is HLE (hardware lock elision) supported</p> </dd> <dt class="d_decl" id="rtm">pure nothrow @nogc @property @trusted bool <strong id="rtm">rtm</strong>(); </dt> <dd>
<p>Is RTM (restricted transactional memory) supported</p> </dd> <dt class="d_decl" id="hasRdseed">pure nothrow @nogc @property @trusted bool <strong id="hasRdseed">hasRdseed</strong>(); </dt> <dd>
<p>Is rdseed supported</p> </dd> <dt class="d_decl" id="hasSha">pure nothrow @nogc @property @trusted bool <strong id="hasSha">hasSha</strong>(); </dt> <dd>
<p>Is SHA supported</p> </dd> <dt class="d_decl" id="amd3dnow">pure nothrow @nogc @property @trusted bool <strong id="amd3dnow">amd3dnow</strong>(); </dt> <dd>
<p>Is AMD 3DNOW supported?</p> </dd> <dt class="d_decl" id="amd3dnowExt">pure nothrow @nogc @property @trusted bool <strong id="amd3dnowExt">amd3dnowExt</strong>(); </dt> <dd>
<p>Is AMD 3DNOW Ext supported?</p> </dd> <dt class="d_decl" id="amdMmx">pure nothrow @nogc @property @trusted bool <strong id="amdMmx">amdMmx</strong>(); </dt> <dd>
<p>Are AMD extensions to MMX supported?</p> </dd> <dt class="d_decl" id="hasFxsr">pure nothrow @nogc @property @trusted bool <strong id="hasFxsr">hasFxsr</strong>(); </dt> <dd>
<p>Is fxsave/fxrstor supported?</p> </dd> <dt class="d_decl" id="hasCmov">pure nothrow @nogc @property @trusted bool <strong id="hasCmov">hasCmov</strong>(); </dt> <dd>
<p>Is cmov supported?</p> </dd> <dt class="d_decl" id="hasRdtsc">pure nothrow @nogc @property @trusted bool <strong id="hasRdtsc">hasRdtsc</strong>(); </dt> <dd>
<p>Is rdtsc supported?</p> </dd> <dt class="d_decl" id="hasCmpxchg8b">pure nothrow @nogc @property @trusted bool <strong id="hasCmpxchg8b">hasCmpxchg8b</strong>(); </dt> <dd>
<p>Is cmpxchg8b supported?</p> </dd> <dt class="d_decl" id="hasCmpxchg16b">pure nothrow @nogc @property @trusted bool <strong id="hasCmpxchg16b">hasCmpxchg16b</strong>(); </dt> <dd>
<p>Is cmpxchg8b supported?</p> </dd> <dt class="d_decl" id="hasSysEnterSysExit">pure nothrow @nogc @property @trusted bool <strong id="hasSysEnterSysExit">hasSysEnterSysExit</strong>(); </dt> <dd>
<p>Is SYSENTER/SYSEXIT supported?</p> </dd> <dt class="d_decl" id="has3dnowPrefetch">pure nothrow @nogc @property @trusted bool <strong id="has3dnowPrefetch">has3dnowPrefetch</strong>(); </dt> <dd>
<p>Is 3DNow prefetch supported?</p> </dd> <dt class="d_decl" id="hasLahfSahf">pure nothrow @nogc @property @trusted bool <strong id="hasLahfSahf">hasLahfSahf</strong>(); </dt> <dd>
<p>Are LAHF and SAHF supported in 64-bit mode?</p> </dd> <dt class="d_decl" id="hasPopcnt">pure nothrow @nogc @property @trusted bool <strong id="hasPopcnt">hasPopcnt</strong>(); </dt> <dd>
<p>Is POPCNT supported?</p> </dd> <dt class="d_decl" id="hasLzcnt">pure nothrow @nogc @property @trusted bool <strong id="hasLzcnt">hasLzcnt</strong>(); </dt> <dd>
<p>Is LZCNT supported?</p> </dd> <dt class="d_decl" id="isX86_64">pure nothrow @nogc @property @trusted bool <strong id="isX86_64">isX86_64</strong>(); </dt> <dd>
<p>Is this an Intel64 or AMD 64?</p> </dd> <dt class="d_decl" id="isItanium">pure nothrow @nogc @property @trusted bool <strong id="isItanium">isItanium</strong>(); </dt> <dd>
<p>Is this an IA64 (Itanium) processor?</p> </dd> <dt class="d_decl" id="hyperThreading">pure nothrow @nogc @property @trusted bool <strong id="hyperThreading">hyperThreading</strong>(); </dt> <dd>
<p>Is hyperthreading supported?</p> </dd> <dt class="d_decl" id="threadsPerCPU">pure nothrow @nogc @property @trusted uint <strong id="threadsPerCPU">threadsPerCPU</strong>(); </dt> <dd>
<p>Returns number of threads per CPU</p> </dd> <dt class="d_decl" id="coresPerCPU">pure nothrow @nogc @property @trusted uint <strong id="coresPerCPU">coresPerCPU</strong>(); </dt> <dd>
<p>Returns number of cores in CPU</p> </dd> <dt class="d_decl" id="preferAthlon">pure nothrow @nogc @property @trusted bool <strong id="preferAthlon">preferAthlon</strong>(); </dt> <dd>
<p>Optimisation hints for assembly code. </p>
<p>For forward compatibility, the CPU is compared against different microarchitectures. For 32-bit x86, comparisons are made against the Intel PPro/PII/PIII/PM family. <br><br> The major 32-bit x86 microarchitecture 'dynasties' have been: <br><br> <ul>
<li>Intel P6 (PentiumPro, PII, PIII, PM, Core, Core2). </li> <li>AMD Athlon (K7, K8, K10). </li> <li>Intel NetBurst (Pentium 4, Pentium D). </li> <li>In-order Pentium (Pentium1, PMMX, Atom) </li> </ul> <br><br> Other early CPUs (Nx586, AMD K5, K6, Centaur C3, Transmeta, Cyrix, Rise) were mostly in-order. <br><br> Some new processors do not fit into the existing categories: <br><br> <ul>
<li>Intel Atom 230/330 (family 6, model 0x1C) is an in-order core. </li> <li>Centaur Isiah = VIA Nano (family 6, model F) is an out-of-order core. </li> </ul> <br><br> Within each dynasty, the optimisation techniques are largely identical (eg, use instruction pairing for group 4). Major instruction set improvements occur within each dynasty. <br><br> Does this CPU perform better on AMD K7 code than PentiumPro..Core2 code?</p> </dd> <dt class="d_decl" id="preferPentium4">pure nothrow @nogc @property @trusted bool <strong id="preferPentium4">preferPentium4</strong>(); </dt> <dd>
<p>Does this CPU perform better on Pentium4 code than PentiumPro..Core2 code?</p> </dd> <dt class="d_decl" id="preferPentium1">pure nothrow @nogc @property @trusted bool <strong id="preferPentium1">preferPentium1</strong>(); </dt> <dd>
<p>Does this CPU perform better on Pentium I code than Pentium Pro code?</p> </dd> <dt class="d_decl" id="stepping">uint <strong id="stepping">stepping</strong>; </dt> <dd>
<p><span class="red">Warning: This field will be turned into a property in a future release.</span> </p>
<p>Processor type (vendor-dependent). This should be visible ONLY for display purposes.</p> </dd> <dt class="d_decl" id="model">uint <strong id="model">model</strong>; </dt> <dd>
<p><span class="red">Warning: This field will be turned into a property in a future release.</span> </p>
<p>Processor type (vendor-dependent). This should be visible ONLY for display purposes.</p> </dd> <dt class="d_decl" id="family">uint <strong id="family">family</strong>; </dt> <dd>
<p><span class="red">Warning: This field will be turned into a property in a future release.</span> </p>
<p>Processor type (vendor-dependent). This should be visible ONLY for display purposes.</p> </dd> <dt class="d_decl" id="numCacheLevels">uint <strong id="numCacheLevels">numCacheLevels</strong>; </dt> <dd>
<p><span class="red">This field has been deprecated. Please use <code>cacheLevels</code> instead.</span></p> </dd> <dt class="d_decl" id="cacheLevels">nothrow @nogc @property @trusted uint <strong id="cacheLevels">cacheLevels</strong>(); </dt> <dd>
<p>The number of cache levels in the CPU.</p> </dd> </dl><div class="_attribution">
  <p class="_attribution-p">
    &copy; 1999&ndash;2021 The D Language Foundation<br>Licensed under the Boost License 1.0.<br>
    <a href="https://dlang.org/phobos/core_cpuid.html" class="_attribution-link">https://dlang.org/phobos/core_cpuid.html</a>
  </p>
</div>
