// Seed: 3753031520
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    input wor id_7
    , id_14,
    output supply0 id_8,
    input supply0 id_9,
    output wand id_10,
    output uwire id_11,
    output supply0 id_12
);
  parameter id_15 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_2 = 32'd98
) (
    output tri1 _id_0,
    input  tri1 id_1,
    input  tri  _id_2,
    input  tri0 id_3,
    output wor  id_4,
    input  tri  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_9 = 0;
  logic [id_0 : -1] id_8[1 : id_2];
  ;
endmodule
