{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651333118811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651333118812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rwRAM 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"rwRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651333118831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1651333118871 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1651333118871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651333119351 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651333119364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651333119476 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "273 273 " "No exact pin location assignment(s) for 273 pins of 273 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651333119738 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "273 240 " "Design requires 273 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "273 273 0 " "Current design requires 273 user-specified I/O pins -- 273 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1651333126703 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "240 212 28 " "Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1651333126703 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1651333126703 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1651333126704 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651333126705 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "32 " "Following 32 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[31\] GND " "Pin inst_addr_o\[31\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[31] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[30\] GND " "Pin inst_addr_o\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[30] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[29\] GND " "Pin inst_addr_o\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[29] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[28\] GND " "Pin inst_addr_o\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[28] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[27\] GND " "Pin inst_addr_o\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[27] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[26\] GND " "Pin inst_addr_o\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[26] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[25\] GND " "Pin inst_addr_o\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[25] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[24\] GND " "Pin inst_addr_o\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[24] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[23\] GND " "Pin inst_addr_o\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[23] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[22\] GND " "Pin inst_addr_o\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[22] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[21\] GND " "Pin inst_addr_o\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[21] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[20\] GND " "Pin inst_addr_o\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[20] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[19\] GND " "Pin inst_addr_o\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[19] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[18\] GND " "Pin inst_addr_o\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[18] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[17\] GND " "Pin inst_addr_o\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[17] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[16\] GND " "Pin inst_addr_o\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[16] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[15\] GND " "Pin inst_addr_o\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[15] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[14\] GND " "Pin inst_addr_o\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[14] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[13\] GND " "Pin inst_addr_o\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[13] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[12\] GND " "Pin inst_addr_o\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[12] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[11\] GND " "Pin inst_addr_o\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[11] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[10\] GND " "Pin inst_addr_o\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[10] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[9\] GND " "Pin inst_addr_o\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[9] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[8\] GND " "Pin inst_addr_o\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[8] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[7\] GND " "Pin inst_addr_o\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[7] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[6\] GND " "Pin inst_addr_o\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[6] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[5\] GND " "Pin inst_addr_o\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[5] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[4\] GND " "Pin inst_addr_o\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[4] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[3\] GND " "Pin inst_addr_o\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[3] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[2\] GND " "Pin inst_addr_o\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[2] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[1\] GND " "Pin inst_addr_o\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[1] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[0\] GND " "Pin inst_addr_o\[0\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[0] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651333127372 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1651333127374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5594 " "Peak virtual memory: 5594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 23:38:47 2022 " "Processing ended: Sat Apr 30 23:38:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651333127936 ""}
