
---------- Begin Simulation Statistics ----------
final_tick                                28039625000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    495                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426540                       # Number of bytes of host memory used
host_op_rate                                      508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28724.75                       # Real time elapsed on the host
host_tick_rate                                 736409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14224409                       # Number of instructions simulated
sim_ops                                      14590217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021153                       # Number of seconds simulated
sim_ticks                                 21153170625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.746978                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  432429                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446969                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                805                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7400                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            452905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5691                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7251                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1560                       # Number of indirect misses.
system.cpu.branchPred.lookups                  513501                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22129                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          939                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3052868                       # Number of instructions committed
system.cpu.committedOps                       3104770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.048419                       # CPI: cycles per instruction
system.cpu.discardedOps                         18753                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1698586                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            160308                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           803680                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2881333                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328039                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      641                       # number of quiesce instructions executed
system.cpu.numCycles                          9306420                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       641                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2117917     68.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3606      0.12%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158993      5.12%     73.45% # Class of committed instruction
system.cpu.op_class_0::MemWrite                824254     26.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3104770                       # Class of committed instruction
system.cpu.quiesceCycles                     24538653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6425087                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        723807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              266167                       # Transaction distribution
system.membus.trans_dist::ReadResp             267185                       # Transaction distribution
system.membus.trans_dist::WriteReq             101409                       # Transaction distribution
system.membus.trans_dist::WriteResp            101409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          652                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              415                       # Transaction distribution
system.membus.trans_dist::ReadExReq               250                       # Transaction distribution
system.membus.trans_dist::ReadExResp              250                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           728                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       360733                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        360733                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       724348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1460222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23229538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090455                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1090431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090455                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1738007499                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13985750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              630015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2577500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13100440                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1560904985                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1458250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       224768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       224768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       570816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       570816                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4942                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11022                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1591168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7766                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23134208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25296722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2691992625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2233974866                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1245888000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3098164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2323623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3098164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8519952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3098164                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2323623                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5421788                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3098164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5421788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5421788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13941740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2323623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5421788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7745411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2323623                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       798935                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3122558                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2323623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7745411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       798935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10867969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       265501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       265501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       710656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       721466                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421987                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421987    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421987                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    895194000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422724000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1520173054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12392658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18588986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1551154698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30981644                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31028918                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62010562                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1551154698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43421576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18588986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1613165260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17367040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35323904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       542720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5031936                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27883480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1499511566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    272638466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1800033512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    848897043                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    821013564                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1669910607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27883480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2348408609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1093652030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3469944119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          290                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       877410                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         943972                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       877410                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       877410                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       877410                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        943972                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16973824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17052908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6136640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       265216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              266457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    802424577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       798935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2892427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             806163213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1975685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12392658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    272638466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3098164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290104973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1975685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12439932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1075063044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3098164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       798935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2892427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1096268187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    355132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457491500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              483563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      266457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95885                       # Number of write requests accepted
system.mem_ctrls.readBursts                    266457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95885                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5995                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8586453035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1331300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15575778035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   248250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                266456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  234539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    278                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.231949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.686413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.904907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          817      3.27%      3.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          668      2.68%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          427      1.71%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.22%      8.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          614      2.46%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          325      1.30%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          350      1.40%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          363      1.45%     15.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21103     84.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1056.634921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1725.181772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     65.08%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     65.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      8.33%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      3.97%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.40%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.51%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.40%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.19%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.79%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      4.76%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.535714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    103.450462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.099776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     53.57%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.95%     59.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.59%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.19%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     62.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.59%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     64.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.40%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.40%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.40%     65.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.38%     68.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     31.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17040640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6137280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17052908                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6136640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       805.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    806.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21153040625                       # Total gap between requests
system.mem_ctrls.avgGap                      58378.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16961280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47274.236932507134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 801831569.398594617844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 798934.604159370647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2889401.361314835958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2054349.240139030153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12392657.566435150802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 272590057.642954409122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3098164.391608787701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       265216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1284360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15516165425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18750850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39577400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63486778320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8032180750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 369293026125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4369165750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64218.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58503.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70757.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41398.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  97223243.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1960981.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4098155.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4266763.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15180728175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1144290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4831589235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1282                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23926541.926677                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    143821918.318827                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          641    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1209375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545325500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12702711625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15336913375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1484910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1484910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1484910                       # number of overall hits
system.cpu.icache.overall_hits::total         1484910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          290                       # number of overall misses
system.cpu.icache.overall_misses::total           290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12615625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12615625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12615625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12615625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43502.155172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43502.155172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43502.155172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43502.155172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12149250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12149250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12149250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12149250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41893.965517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41893.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41893.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41893.965517                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1484910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1484910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12615625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12615625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43502.155172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43502.155172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12149250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12149250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41893.965517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41893.965517                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.423892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              788925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8864.325843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.423892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2970690                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2970690                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       253717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           253717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       253717                       # number of overall hits
system.cpu.dcache.overall_hits::total          253717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1231                       # number of overall misses
system.cpu.dcache.overall_misses::total          1231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92125125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92125125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92125125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92125125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       254948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       254948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       254948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74837.632006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74837.632006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74837.632006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74837.632006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          652                       # number of writebacks
system.cpu.dcache.writebacks::total               652                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6843                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6843                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71846750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71846750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71846750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71846750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14492250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14492250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003836                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73462.934560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73462.934560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73462.934560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73462.934560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.821131                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.821131                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    978                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56322125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56322125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75196.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75196.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53771750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53771750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14492250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14492250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73862.293956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73862.293956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.135135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.135135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74280.082988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74280.082988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18075000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18075000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        72300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        72300                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       360733                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       360733                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3745950500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3745950500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.274519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.274519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101558                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101558                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       259175                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       259175                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3645899374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3645899374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14067.326609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14067.326609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.500466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.243105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.500466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3906634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3906634                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28039625000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28040093125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    495                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426540                       # Number of bytes of host memory used
host_op_rate                                      508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28724.84                       # Real time elapsed on the host
host_tick_rate                                 736423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14224418                       # Number of instructions simulated
sim_ops                                      14590232                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021154                       # Number of seconds simulated
sim_ticks                                 21153638750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.746127                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  432431                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446975                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                806                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7402                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            452906                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5691                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7252                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1561                       # Number of indirect misses.
system.cpu.branchPred.lookups                  513509                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22131                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          939                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3052877                       # Number of instructions committed
system.cpu.committedOps                       3104785                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.048655                       # CPI: cycles per instruction
system.cpu.discardedOps                         18760                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1698605                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            160309                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           803681                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2882030                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328013                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      641                       # number of quiesce instructions executed
system.cpu.numCycles                          9307169                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       641                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2117925     68.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3606      0.12%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158999      5.12%     73.45% # Class of committed instruction
system.cpu.op_class_0::MemWrite                824254     26.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3104785                       # Class of committed instruction
system.cpu.quiesceCycles                     24538653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6425139                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        723815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              266167                       # Transaction distribution
system.membus.trans_dist::ReadResp             267189                       # Transaction distribution
system.membus.trans_dist::WriteReq             101409                       # Transaction distribution
system.membus.trans_dist::WriteResp            101409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          653                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              418                       # Transaction distribution
system.membus.trans_dist::ReadExReq               250                       # Transaction distribution
system.membus.trans_dist::ReadExResp              250                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           730                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       360733                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        360733                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       724354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1460234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23229858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1090435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090459                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1738017624                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13985750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              635390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2577500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13111565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1560904985                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1468250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       224768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       224768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       570816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       570816                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4942                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11022                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1591168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7766                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23134208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25296722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2691992625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2233974866                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1245888000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3098096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2323572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3098096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8519764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3098096                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2323572                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5421668                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3098096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5421668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5421668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13941431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2323572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5421668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7745240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2323572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       798917                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3122489                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2323572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7745240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       798917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10867728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       265501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       265501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       710656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       721466                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421987                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421987    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421987                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    895194000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422724000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1520139413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12392383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18588575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1551120372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30980958                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31028231                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62009190                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1551120372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43420615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18588575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1613129561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17367040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35323904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       542720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5031936                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27882862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1499478382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    272632433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1799993677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    848878257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    820995395                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1669873652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27882862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2348356639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1093627828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3469867330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          292                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          314                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       883441                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66561                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         950002                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       883441                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       883441                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       883441                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66561                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        950002                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16973824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17053036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6136704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       265216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              266459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    802406820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       798917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2898414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             806151424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1978667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12392383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    272632433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3098096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290101579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1978667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12439657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1075039253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3098096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       798917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2898414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1096253003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    355132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457491500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              483569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      266459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95886                       # Number of write requests accepted
system.mem_ctrls.readBursts                    266459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5995                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8586689410                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1331310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15576066910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32249.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58499.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   248251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                266458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  234539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    278                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.129409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.484844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.040054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          818      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          670      2.68%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          427      1.71%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.22%      8.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          614      2.46%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          325      1.30%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          351      1.41%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          363      1.45%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21103     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24975                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1056.634921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1725.181772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     65.08%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     65.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      8.33%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      3.97%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.40%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.51%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.40%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.19%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.79%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      4.76%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.535714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    103.450462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.099776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     53.57%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.95%     59.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.59%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.19%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     62.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.59%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     64.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.40%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.40%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.40%     65.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.38%     68.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     31.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17040768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6137280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17053036                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6136704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       805.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    806.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21153306875                       # Total gap between requests
system.mem_ctrls.avgGap                      58378.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16961280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47273.190764874911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 801813825.056457519531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 798916.923926386051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2895388.387967058457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2054303.777878404129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12392383.319867368788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 272584025.289738893509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3098095.829966842197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       265216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          654                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1284360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15516165425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18750850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39866275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63486778320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8032180750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 369293026125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4369165750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64218.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58503.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70757.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41614.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  97074584.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1960981.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4098155.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4266763.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15180728175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1144500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4831847360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1282                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23926541.926677                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    143821918.318827                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          641    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1209375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545325500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12703179750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15336913375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1484920                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1484920                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1484920                       # number of overall hits
system.cpu.icache.overall_hits::total         1484920                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          292                       # number of overall misses
system.cpu.icache.overall_misses::total           292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12701250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12701250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12701250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12701250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43497.431507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43497.431507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43497.431507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43497.431507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12232000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12232000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41890.410959                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41890.410959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41890.410959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41890.410959                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1484920                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1484920                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12701250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12701250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43497.431507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43497.431507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41890.410959                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41890.410959                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.423927                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4462700                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8310.428305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.423927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2970716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2970716                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       253721                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           253721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       253721                       # number of overall hits
system.cpu.dcache.overall_hits::total          253721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1233                       # number of overall misses
system.cpu.dcache.overall_misses::total          1233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92482000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92482000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       254954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       254954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       254954                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004836                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004836                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004836                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75005.677210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75005.677210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75005.677210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75005.677210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          653                       # number of writebacks
system.cpu.dcache.writebacks::total               653                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6843                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6843                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72200500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72200500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14492250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14492250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73673.979592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73673.979592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73673.979592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73673.979592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.821131                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.821131                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75471.371505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75471.371505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54125500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54125500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14492250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14492250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74144.520548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74144.520548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.135135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.135135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74280.082988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74280.082988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18075000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18075000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        72300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        72300                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       360733                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       360733                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3745950500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3745950500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.274519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.274519                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101558                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101558                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       259175                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       259175                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3645899374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3645899374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14067.326609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14067.326609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.500454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              256514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            171.926273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.500454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3906660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3906660                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28040093125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
