###############################################################
#  Generated by:      Cadence Innovus 17.17-s050_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sat Feb 13 18:33:57 2021
#  Design:            fifo1_sram
#  Command:           defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fifo1_sram ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 310.032 ;
    DESIGN FE_CORE_BOX_UR_X REAL 890.064 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 310.032 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 890.064 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1200096 1200096 ) ;

COMPONENTS 33 ;
- fifomem/genblk1_0__U SRAM2RW128x8 + FIXED ( 524352 756456 ) N
 ;
- fifomem/genblk1_1__U SRAM2RW128x8 + FIXED ( 379344 447136 ) N
 ;
- fifomem/genblk1_2__U SRAM2RW128x8 + FIXED ( 310184 465528 ) FS
 ;
- fifomem/genblk1_3__U SRAM2RW128x8 + FIXED ( 455040 447136 ) N
 ;
- fifomem/genblk1_4__U SRAM2RW128x8 + FIXED ( 455040 617680 ) FN
 ;
- fifomem/genblk1_5__U SRAM2RW128x8 + FIXED ( 310184 310032 ) FS
 ;
- fifomem/genblk1_6__U SRAM2RW128x8 + FIXED ( 455040 756456 ) N
 ;
- fifomem/genblk1_7__U SRAM2RW128x8 + FIXED ( 455040 310032 ) S
 ;
- io_b_rclk I1025_NS + FIXED ( 300000 0 ) N
 ;
- io_b_rinc I1025_NS + FIXED ( 393350 0 ) N
 ;
- io_b_rrst_n I1025_NS + FIXED ( 486699 0 ) N
 ;
- io_b_wclk I1025_NS + FIXED ( 580048 0 ) N
 ;
- io_b_wclk2x I1025_NS + FIXED ( 673397 0 ) N
 ;
- io_b_winc I1025_NS + FIXED ( 766746 0 ) N
 ;
- io_b_wrst_n I1025_NS + FIXED ( 860096 0 ) N
 ;
- io_l_rdata_0_ D8I1025_NS + FIXED ( 0 300000 ) E
 ;
- io_l_rdata_1_ D8I1025_NS + FIXED ( 0 380014 ) E
 ;
- io_l_rdata_2_ D8I1025_NS + FIXED ( 0 460028 ) E
 ;
- io_l_rdata_3_ D8I1025_NS + FIXED ( 0 540042 ) E
 ;
- io_l_rdata_4_ D8I1025_NS + FIXED ( 0 620055 ) E
 ;
- io_l_rdata_5_ D8I1025_NS + FIXED ( 0 700068 ) E
 ;
- io_l_rdata_6_ D8I1025_NS + FIXED ( 0 780082 ) E
 ;
- io_l_rdata_7_ D8I1025_NS + FIXED ( 0 860096 ) E
 ;
- io_r_wdata_in_0_ I1025_NS + FIXED ( 900096 300000 ) W
 ;
- io_r_wdata_in_1_ I1025_NS + FIXED ( 900096 380014 ) W
 ;
- io_r_wdata_in_2_ I1025_NS + FIXED ( 900096 460028 ) W
 ;
- io_r_wdata_in_3_ I1025_NS + FIXED ( 900096 540042 ) W
 ;
- io_r_wdata_in_4_ I1025_NS + FIXED ( 900096 620055 ) W
 ;
- io_r_wdata_in_5_ I1025_NS + FIXED ( 900096 700068 ) W
 ;
- io_r_wdata_in_6_ I1025_NS + FIXED ( 900096 780082 ) W
 ;
- io_r_wdata_in_7_ I1025_NS + FIXED ( 900096 860096 ) W
 ;
- io_t_rempty D8I1025_NS + FIXED ( 300000 900096 ) S
 ;
- io_t_wfull D8I1025_NS + FIXED ( 860096 900096 ) S
 ;
END COMPONENTS

PINS 25 ;
- rdata[7] + NET rdata[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[6] + NET rdata[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[5] + NET rdata[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[4] + NET rdata[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[3] + NET rdata[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[2] + NET rdata[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[1] + NET rdata[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[0] + NET rdata[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- wfull + NET wfull + DIRECTION OUTPUT + USE SIGNAL
 ;
- rempty + NET rempty + DIRECTION OUTPUT + USE SIGNAL
 ;
- wdata_in[7] + NET wdata_in[7] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[6] + NET wdata_in[6] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[5] + NET wdata_in[5] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[4] + NET wdata_in[4] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[3] + NET wdata_in[3] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[2] + NET wdata_in[2] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[1] + NET wdata_in[1] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[0] + NET wdata_in[0] + DIRECTION INPUT + USE SIGNAL
 ;
- winc + NET winc + DIRECTION INPUT + USE SIGNAL
 ;
- wclk + NET wclk + DIRECTION INPUT + USE SIGNAL
 ;
- wclk2x + NET wclk2x + DIRECTION INPUT + USE SIGNAL
 ;
- wrst_n + NET wrst_n + DIRECTION INPUT + USE SIGNAL
 ;
- rinc + NET rinc + DIRECTION INPUT + USE SIGNAL
 ;
- rclk + NET rclk + DIRECTION INPUT + USE SIGNAL
 ;
- rrst_n + NET rrst_n + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

END DESIGN
