# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
# Date created = 16:03:54  May 20, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		i2c_sec_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M02SCM153I7G
set_global_assignment -name TOP_LEVEL_ENTITY top_i2c_sec
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:03:54  MAY 20, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE MBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 153
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_J5 -to clk_12MHZ
set_location_assignment PIN_N15 -to LED[1]
set_location_assignment PIN_N14 -to LED[2]
set_location_assignment PIN_M14 -to LED[3]
set_location_assignment PIN_M12 -to LED[4]
set_location_assignment PIN_L15 -to LED[5]
set_location_assignment PIN_K12 -to LED[6]
set_location_assignment PIN_L11 -to LED[7]
set_location_assignment PIN_K11 -to LED[8]
set_location_assignment PIN_J12 -to DIP_SW[1]
set_location_assignment PIN_H11 -to DIP_SW[2]
set_location_assignment PIN_H12 -to DIP_SW[3]
set_location_assignment PIN_H13 -to DIP_SW[4]
set_location_assignment PIN_J9 -to KEY_BUTTON[1]
set_location_assignment PIN_K14 -to KEY_BUTTON[2]
set_location_assignment PIN_J11 -to KEY_BUTTON[3]
set_location_assignment PIN_J14 -to KEY_BUTTON[4]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_location_assignment PIN_E1 -to SEG_A1
set_location_assignment PIN_D2 -to SEG_B1
set_location_assignment PIN_K2 -to SEG_C1
set_location_assignment PIN_J2 -to SEG_D1
set_location_assignment PIN_G2 -to SEG_E1
set_location_assignment PIN_F5 -to SEG_F1
set_location_assignment PIN_G5 -to SEG_G1
set_location_assignment PIN_L1 -to SEG_DP1
set_location_assignment PIN_E2 -to SEG_DIG1
set_location_assignment PIN_A3 -to SEG_A2
set_location_assignment PIN_A2 -to SEG_B2
set_location_assignment PIN_P2 -to SEG_C2
set_location_assignment PIN_P1 -to SEG_D2
set_location_assignment PIN_N1 -to SEG_E2
set_location_assignment PIN_C1 -to SEG_F2
set_location_assignment PIN_C2 -to SEG_G2
set_location_assignment PIN_R2 -to SEG_DP2
set_location_assignment PIN_B1 -to SEG_DIG2

set_location_assignment PIN_E14 -to RGB_LED_1_B
set_location_assignment PIN_E15 -to RGB_LED_1_G
set_location_assignment PIN_G15 -to RGB_LED_1_R
set_location_assignment PIN_D12 -to RGB_LED_2_B
set_location_assignment PIN_C14 -to RGB_LED_2_G
set_location_assignment PIN_C15 -to RGB_LED_2_R
set_global_assignment -name SYSTEMVERILOG_FILE src/seve_seg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/seve_seg_decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/pulses_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/top_i2c_sec.sv
set_global_assignment -name QIP_FILE ip_core/alt_pll_stepfpga.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top