{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 13:17:19 2024 " "Info: Processing started: Tue Apr 09 13:17:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 2644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "157 157 " "Critical Warning: No exact pin location assignment(s) for 157 pins of 157 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[14\] " "Info: Pin ALU_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[13\] " "Info: Pin ALU_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[12\] " "Info: Pin ALU_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[11\] " "Info: Pin ALU_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[10\] " "Info: Pin ALU_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[9\] " "Info: Pin ALU_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[8\] " "Info: Pin ALU_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[7\] " "Info: Pin ALU_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[6\] " "Info: Pin ALU_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[5\] " "Info: Pin ALU_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[4\] " "Info: Pin ALU_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[3\] " "Info: Pin ALU_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[2\] " "Info: Pin ALU_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[1\] " "Info: Pin ALU_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[0\] " "Info: Pin ALU_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_data_out[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 224 664 860 240 "ALU_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Info: Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Info: Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Info: Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Info: Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Info: Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Info: Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Info: Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 80 912 1088 96 "data\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[11\] " "Info: Pin memory_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[10\] " "Info: Pin memory_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[9\] " "Info: Pin memory_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[8\] " "Info: Pin memory_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[7\] " "Info: Pin memory_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[6\] " "Info: Pin memory_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[5\] " "Info: Pin memory_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[4\] " "Info: Pin memory_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[3\] " "Info: Pin memory_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[2\] " "Info: Pin memory_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[1\] " "Info: Pin memory_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[0\] " "Info: Pin memory_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 64 912 1125 80 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[14\] " "Info: Pin memory_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[13\] " "Info: Pin memory_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[12\] " "Info: Pin memory_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[11\] " "Info: Pin memory_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[10\] " "Info: Pin memory_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[9\] " "Info: Pin memory_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 686 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[8\] " "Info: Pin memory_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[7\] " "Info: Pin memory_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[6\] " "Info: Pin memory_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 689 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[5\] " "Info: Pin memory_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[4\] " "Info: Pin memory_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[3\] " "Info: Pin memory_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[2\] " "Info: Pin memory_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[1\] " "Info: Pin memory_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 694 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[0\] " "Info: Pin memory_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 416 664 880 432 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 695 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[3\] " "Info: Pin registers_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 664 872 128 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[2\] " "Info: Pin registers_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 664 872 128 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 697 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[1\] " "Info: Pin registers_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 664 872 128 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[0\] " "Info: Pin registers_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 112 664 872 128 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[14\] " "Info: Pin registers_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[13\] " "Info: Pin registers_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[12\] " "Info: Pin registers_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[11\] " "Info: Pin registers_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[10\] " "Info: Pin registers_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[9\] " "Info: Pin registers_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[8\] " "Info: Pin registers_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[7\] " "Info: Pin registers_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[6\] " "Info: Pin registers_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[5\] " "Info: Pin registers_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[4\] " "Info: Pin registers_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[3\] " "Info: Pin registers_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 713 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[2\] " "Info: Pin registers_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[1\] " "Info: Pin registers_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[0\] " "Info: Pin registers_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 128 664 881 144 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[14\] " "Info: Pin stack_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[13\] " "Info: Pin stack_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[12\] " "Info: Pin stack_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[11\] " "Info: Pin stack_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[10\] " "Info: Pin stack_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 723 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[9\] " "Info: Pin stack_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 724 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[8\] " "Info: Pin stack_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 725 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[7\] " "Info: Pin stack_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 726 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[6\] " "Info: Pin stack_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 727 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[5\] " "Info: Pin stack_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 728 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[4\] " "Info: Pin stack_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 729 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[3\] " "Info: Pin stack_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 730 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[2\] " "Info: Pin stack_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 731 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[1\] " "Info: Pin stack_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 732 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[0\] " "Info: Pin stack_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 160 664 866 176 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 733 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF_current " "Info: Pin ZF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ZF_current } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 240 664 840 256 "ZF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 780 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[1\] " "Info: Pin memory_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 48 912 1113 64 "memory_control\[1..0\]" "" } { 424 192 302 440 "memory_control\[0\]" "" } { 440 192 302 456 "memory_control\[1\]" "" } { 440 192 192 456 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[0\] " "Info: Pin memory_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 48 912 1113 64 "memory_control\[1..0\]" "" } { 424 192 302 440 "memory_control\[0\]" "" } { 440 192 302 456 "memory_control\[1\]" "" } { 440 192 192 456 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SF_current " "Info: Pin SF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SF_current } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 256 664 840 272 "SF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 782 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF_current " "Info: Pin OF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OF_current } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 272 664 840 288 "OF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 783 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_full " "Info: Pin stack_full not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_full } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 192 664 840 208 "stack_full" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 784 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_empty " "Info: Pin stack_empty not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_empty } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 176 664 840 192 "stack_empty" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 785 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[7\] " "Info: Pin ALU_control\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[6\] " "Info: Pin ALU_control\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[5\] " "Info: Pin ALU_control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[4\] " "Info: Pin ALU_control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[3\] " "Info: Pin ALU_control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[2\] " "Info: Pin ALU_control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[1\] " "Info: Pin ALU_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[0\] " "Info: Pin ALU_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 208 664 845 224 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[1\] " "Info: Pin registers_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 96 664 866 112 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[0\] " "Info: Pin registers_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 96 664 866 112 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_control\[1\] " "Info: Pin stack_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_control[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 144 664 851 160 "stack_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_control\[0\] " "Info: Pin stack_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_control[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 144 664 851 160 "stack_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[15\] " "Info: Pin tact\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[15] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 734 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[14\] " "Info: Pin tact\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 735 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[13\] " "Info: Pin tact\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 736 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[12\] " "Info: Pin tact\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[11\] " "Info: Pin tact\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[10\] " "Info: Pin tact\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 739 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[9\] " "Info: Pin tact\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 740 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[8\] " "Info: Pin tact\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 741 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[7\] " "Info: Pin tact\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 742 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[6\] " "Info: Pin tact\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 743 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[5\] " "Info: Pin tact\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 744 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[4\] " "Info: Pin tact\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 745 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[3\] " "Info: Pin tact\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 746 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[2\] " "Info: Pin tact\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 747 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[1\] " "Info: Pin tact\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 748 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tact\[0\] " "Info: Pin tact\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tact[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 320 664 840 336 "tact\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[14\] " "Info: Pin word_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 750 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[13\] " "Info: Pin word_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 751 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[12\] " "Info: Pin word_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 752 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[11\] " "Info: Pin word_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 753 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[10\] " "Info: Pin word_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 754 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[9\] " "Info: Pin word_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[8\] " "Info: Pin word_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 756 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[7\] " "Info: Pin word_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[6\] " "Info: Pin word_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 758 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[5\] " "Info: Pin word_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 759 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[4\] " "Info: Pin word_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 760 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[3\] " "Info: Pin word_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 761 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[2\] " "Info: Pin word_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 762 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[1\] " "Info: Pin word_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 763 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[0\] " "Info: Pin word_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 288 664 840 304 "word_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 764 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[14\] " "Info: Pin word_2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[14] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 765 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[13\] " "Info: Pin word_2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[13] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 766 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[12\] " "Info: Pin word_2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[12] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 767 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[11\] " "Info: Pin word_2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[11] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 768 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[10\] " "Info: Pin word_2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[10] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 769 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[9\] " "Info: Pin word_2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[9] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 770 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[8\] " "Info: Pin word_2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[8] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[7\] " "Info: Pin word_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[7] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[6\] " "Info: Pin word_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[6] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[5\] " "Info: Pin word_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[5] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 774 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[4\] " "Info: Pin word_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[4] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 775 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[3\] " "Info: Pin word_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[3] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 776 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[2\] " "Info: Pin word_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[2] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 777 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[1\] " "Info: Pin word_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[1] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 778 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[0\] " "Info: Pin word_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[0] } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 304 664 840 320 "word_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 779 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 48 64 232 64 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 781 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1260 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1261 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1262 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1263 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node cpu:inst\|control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1264 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|flags:inst1\|inst5 " "Info: Destination node cpu:inst\|flags:inst1\|inst5" {  } { { "flags.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/flags.bdf" { { 56 568 632 104 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|flags:inst1|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|takt:inst\|inst3 " "Info: Destination node cpu:inst\|control_block:inst\|takt:inst\|inst3" {  } { { "takt.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/takt.bdf" { { 72 616 680 120 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|takt:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|arithmetic_logic_unit:inst3\|inst20 " "Info: Destination node cpu:inst\|arithmetic_logic_unit:inst3\|inst20" {  } { { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 72 1000 1064 120 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|arithmetic_logic_unit:inst3|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|control_block:inst\|takt:inst\|inst5 " "Info: Destination node cpu:inst\|control_block:inst\|takt:inst\|inst5" {  } { { "takt.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/takt.bdf" { { 168 536 600 216 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|control_block:inst|takt:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|flags:inst1\|inst6 " "Info: Destination node cpu:inst\|flags:inst1\|inst6" {  } { { "flags.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/flags.bdf" { { 176 568 632 224 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|flags:inst1|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { { 48 64 232 64 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 781 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst6\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0  " "Info: Automatically promoted node memory:inst6\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_qij:auto_generated|op_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1978 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "156 unused 3.3V 0 156 0 " "Info: Number of I/O pins in group: 156 (unused VREF, 3.3V VCCIO, 0 input, 156 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.906 ns register register " "Info: Estimated most critical path is register to register delay of 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst\|arithmetic_logic_unit:inst3\|inst16 1 REG LAB_X21_Y12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y12; Fanout = 15; REG Node = 'cpu:inst\|arithmetic_logic_unit:inst3\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst|arithmetic_logic_unit:inst3|inst16 } "NODE_NAME" } } { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 40 1080 1144 120 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.154 ns) 0.403 ns cpu:inst\|arithmetic_logic_unit:inst3\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\]~30 2 COMB LAB_X21_Y12 2 " "Info: 2: + IC(0.249 ns) + CELL(0.154 ns) = 0.403 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'cpu:inst\|arithmetic_logic_unit:inst3\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { cpu:inst|arithmetic_logic_unit:inst3|inst16 cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.177 ns cpu:inst\|arithmetic_logic_unit:inst3\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\]~54 3 COMB LAB_X22_Y11 2 " "Info: 3: + IC(0.502 ns) + CELL(0.272 ns) = 1.177 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'cpu:inst\|arithmetic_logic_unit:inst3\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~30 cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~54 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.357 ns) 1.985 ns cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~28 4 COMB LAB_X22_Y14 2 " "Info: 4: + IC(0.451 ns) + CELL(0.357 ns) = 1.985 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~54 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.154 ns) 2.793 ns cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~51 5 COMB LAB_X22_Y11 24 " "Info: 5: + IC(0.654 ns) + CELL(0.154 ns) = 2.793 ns; Loc. = LAB_X22_Y11; Fanout = 24; COMB Node = 'cpu:inst\|control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~28 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.155 ns) 3.906 ns cpu:inst\|stack:inst5\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] 6 REG LAB_X17_Y10 1 " "Info: 6: + IC(0.958 ns) + CELL(0.155 ns) = 3.906 ns; Loc. = LAB_X17_Y10; Fanout = 1; REG Node = 'cpu:inst\|stack:inst5\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~51 cpu:inst|stack:inst5|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 27.96 % ) " "Info: Total cell delay = 1.092 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 72.04 % ) " "Info: Total interconnect delay = 2.814 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cpu:inst|arithmetic_logic_unit:inst3|inst16 cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~30 cpu:inst|arithmetic_logic_unit:inst3|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]~54 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~28 cpu:inst|control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~51 cpu:inst|stack:inst5|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "156 " "Warning: Found 156 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[14\] 0 " "Info: Pin \"ALU_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[13\] 0 " "Info: Pin \"ALU_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[12\] 0 " "Info: Pin \"ALU_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[11\] 0 " "Info: Pin \"ALU_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[10\] 0 " "Info: Pin \"ALU_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[9\] 0 " "Info: Pin \"ALU_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[8\] 0 " "Info: Pin \"ALU_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[7\] 0 " "Info: Pin \"ALU_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[6\] 0 " "Info: Pin \"ALU_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[5\] 0 " "Info: Pin \"ALU_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[4\] 0 " "Info: Pin \"ALU_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[3\] 0 " "Info: Pin \"ALU_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[2\] 0 " "Info: Pin \"ALU_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[1\] 0 " "Info: Pin \"ALU_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[0\] 0 " "Info: Pin \"ALU_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Info: Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Info: Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Info: Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Info: Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Info: Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Info: Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Info: Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[11\] 0 " "Info: Pin \"memory_address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[10\] 0 " "Info: Pin \"memory_address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[9\] 0 " "Info: Pin \"memory_address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[8\] 0 " "Info: Pin \"memory_address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[7\] 0 " "Info: Pin \"memory_address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[6\] 0 " "Info: Pin \"memory_address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[5\] 0 " "Info: Pin \"memory_address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[4\] 0 " "Info: Pin \"memory_address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[3\] 0 " "Info: Pin \"memory_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[2\] 0 " "Info: Pin \"memory_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[1\] 0 " "Info: Pin \"memory_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[0\] 0 " "Info: Pin \"memory_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[14\] 0 " "Info: Pin \"memory_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[13\] 0 " "Info: Pin \"memory_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[12\] 0 " "Info: Pin \"memory_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[11\] 0 " "Info: Pin \"memory_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[10\] 0 " "Info: Pin \"memory_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[9\] 0 " "Info: Pin \"memory_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[8\] 0 " "Info: Pin \"memory_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[7\] 0 " "Info: Pin \"memory_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[6\] 0 " "Info: Pin \"memory_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[5\] 0 " "Info: Pin \"memory_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[4\] 0 " "Info: Pin \"memory_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[3\] 0 " "Info: Pin \"memory_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[2\] 0 " "Info: Pin \"memory_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[1\] 0 " "Info: Pin \"memory_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[0\] 0 " "Info: Pin \"memory_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[3\] 0 " "Info: Pin \"registers_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[2\] 0 " "Info: Pin \"registers_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[1\] 0 " "Info: Pin \"registers_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[0\] 0 " "Info: Pin \"registers_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[14\] 0 " "Info: Pin \"registers_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[13\] 0 " "Info: Pin \"registers_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[12\] 0 " "Info: Pin \"registers_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[11\] 0 " "Info: Pin \"registers_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[10\] 0 " "Info: Pin \"registers_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[9\] 0 " "Info: Pin \"registers_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[8\] 0 " "Info: Pin \"registers_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[7\] 0 " "Info: Pin \"registers_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[6\] 0 " "Info: Pin \"registers_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[5\] 0 " "Info: Pin \"registers_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[4\] 0 " "Info: Pin \"registers_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[3\] 0 " "Info: Pin \"registers_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[2\] 0 " "Info: Pin \"registers_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[1\] 0 " "Info: Pin \"registers_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[0\] 0 " "Info: Pin \"registers_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[14\] 0 " "Info: Pin \"stack_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[13\] 0 " "Info: Pin \"stack_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[12\] 0 " "Info: Pin \"stack_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[11\] 0 " "Info: Pin \"stack_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[10\] 0 " "Info: Pin \"stack_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[9\] 0 " "Info: Pin \"stack_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[8\] 0 " "Info: Pin \"stack_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[7\] 0 " "Info: Pin \"stack_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[6\] 0 " "Info: Pin \"stack_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[5\] 0 " "Info: Pin \"stack_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[4\] 0 " "Info: Pin \"stack_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[3\] 0 " "Info: Pin \"stack_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[2\] 0 " "Info: Pin \"stack_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[1\] 0 " "Info: Pin \"stack_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[0\] 0 " "Info: Pin \"stack_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF_current 0 " "Info: Pin \"ZF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[1\] 0 " "Info: Pin \"memory_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[0\] 0 " "Info: Pin \"memory_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SF_current 0 " "Info: Pin \"SF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF_current 0 " "Info: Pin \"OF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_full 0 " "Info: Pin \"stack_full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_empty 0 " "Info: Pin \"stack_empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[7\] 0 " "Info: Pin \"ALU_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[6\] 0 " "Info: Pin \"ALU_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[5\] 0 " "Info: Pin \"ALU_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[4\] 0 " "Info: Pin \"ALU_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[3\] 0 " "Info: Pin \"ALU_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[2\] 0 " "Info: Pin \"ALU_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[1\] 0 " "Info: Pin \"ALU_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[0\] 0 " "Info: Pin \"ALU_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[1\] 0 " "Info: Pin \"registers_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[0\] 0 " "Info: Pin \"registers_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_control\[1\] 0 " "Info: Pin \"stack_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_control\[0\] 0 " "Info: Pin \"stack_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[15\] 0 " "Info: Pin \"tact\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[14\] 0 " "Info: Pin \"tact\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[13\] 0 " "Info: Pin \"tact\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[12\] 0 " "Info: Pin \"tact\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[11\] 0 " "Info: Pin \"tact\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[10\] 0 " "Info: Pin \"tact\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[9\] 0 " "Info: Pin \"tact\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[8\] 0 " "Info: Pin \"tact\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[7\] 0 " "Info: Pin \"tact\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[6\] 0 " "Info: Pin \"tact\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[5\] 0 " "Info: Pin \"tact\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[4\] 0 " "Info: Pin \"tact\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[3\] 0 " "Info: Pin \"tact\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[2\] 0 " "Info: Pin \"tact\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[1\] 0 " "Info: Pin \"tact\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tact\[0\] 0 " "Info: Pin \"tact\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[14\] 0 " "Info: Pin \"word_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[13\] 0 " "Info: Pin \"word_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[12\] 0 " "Info: Pin \"word_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[11\] 0 " "Info: Pin \"word_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[10\] 0 " "Info: Pin \"word_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[9\] 0 " "Info: Pin \"word_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[8\] 0 " "Info: Pin \"word_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[7\] 0 " "Info: Pin \"word_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[6\] 0 " "Info: Pin \"word_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[5\] 0 " "Info: Pin \"word_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[4\] 0 " "Info: Pin \"word_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[3\] 0 " "Info: Pin \"word_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[2\] 0 " "Info: Pin \"word_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[1\] 0 " "Info: Pin \"word_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[0\] 0 " "Info: Pin \"word_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[14\] 0 " "Info: Pin \"word_2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[13\] 0 " "Info: Pin \"word_2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[12\] 0 " "Info: Pin \"word_2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[11\] 0 " "Info: Pin \"word_2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[10\] 0 " "Info: Pin \"word_2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[9\] 0 " "Info: Pin \"word_2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[8\] 0 " "Info: Pin \"word_2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[7\] 0 " "Info: Pin \"word_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[6\] 0 " "Info: Pin \"word_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[5\] 0 " "Info: Pin \"word_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[4\] 0 " "Info: Pin \"word_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[3\] 0 " "Info: Pin \"word_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[2\] 0 " "Info: Pin \"word_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[1\] 0 " "Info: Pin \"word_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[0\] 0 " "Info: Pin \"word_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 13:17:26 2024 " "Info: Processing ended: Tue Apr 09 13:17:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
