set sd SAR_TOP
catch {delete_component -component_name $sd}
create_smartdesign -sd_name $sd

## ---------------- instantiate ----------------
sd_instantiate_component -sd_name $sd -component_name {ICICLE_MSS}   -instance_name {MSS}
sd_instantiate_component -sd_name $sd -component_name {PF_CCC_C0}    -instance_name {CCC}
sd_instantiate_component -sd_name $sd -component_name {CORERESET_C0} -instance_name {RST}
sd_instantiate_component -sd_name $sd -component_name {AXIIC_C0}     -instance_name {DIC}
sd_instantiate_component -sd_name $sd -component_name {AXIIC_CTRL}   -instance_name {CIC}
sd_instantiate_component -sd_name $sd -component_name {COREFFT_C0}   -instance_name {FFT}
## UNLD = fft_unloader HLS kernel: drains the CoreFFT->gearbox output stream to DDR via a plain
## AXI4 write master. Replaces the deadlocking CoreAXI4DMAController (AXIDMA_C0) S2MM stream target.
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {fft_unloader_top}          -instance_name {UNLD}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {corner_turn_top}          -instance_name {CT}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {window_top}               -instance_name {WIN}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {detect_top}               -instance_name {DET}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {resample_top}             -instance_name {RES}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {fft_feeder_top}           -instance_name {FEED}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {corefft_stream64_adapter} -instance_name {GBX}
sd_instantiate_hdl_core  -sd_name $sd -hdl_core_name {sar_axi_idconv}           -instance_name {ID_FIX}

## ---------------- clocks ----------------
sd_create_scalar_port -sd_name $sd -port_name {REF_CLK_50MHz} -port_direction {IN}
sd_instantiate_macro -sd_name $sd -macro_name {CLKINT} -instance_name {CLKREF}
catch { sd_connect_pins -sd_name $sd -pin_names {"REF_CLK_50MHz" "CLKREF:A"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CLKREF:Y" "CCC:REF_CLK_0"} }
sd_connect_pins -sd_name $sd -pin_names {"CCC:OUT0_FABCLK_0" \
    "MSS:FIC_0_ACLK" "DIC:ACLK" "CIC:ACLK" "UNLD:clk" "FFT:CLK" "GBX:clk" \
    "CT:clk" "WIN:clk" "DET:clk" "RES:clk" "FEED:clk" "RST:CLK" "ID_FIX:ACLK"}
catch { sd_connect_pins -sd_name $sd -pin_names {"CCC:OUT1_FABCLK_0" "FFT:SLOWCLK"} }

## ---------------- reset (CORERESET_PF) ----------------
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:BANK_x_VDDI_STATUS} -value {VCC} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:BANK_y_VDDI_STATUS} -value {VCC} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:SS_BUSY}            -value {GND} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:FF_US_RESTORE}      -value {GND} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:INIT_DONE}          -value {VCC} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {RST:FPGA_POR_N}         -value {VCC} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CCC:PLL_LOCK_0"        "RST:PLL_LOCK"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"RST:PLL_POWERDOWN_B"   "CCC:PLL_POWERDOWN_N_0"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"MSS:MSS_RESET_N_M2F"   "RST:EXT_RST_N"} }
sd_connect_pins -sd_name $sd -pin_names {"RST:FABRIC_RESET_N" \
    "FFT:NGRST" "DIC:ARESETN" "CIC:ARESETN" "GBX:resetn" "ID_FIX:ARESETN"}
## UNLD (HLS kernel) uses an active-high synchronous reset -> invert FABRIC_RESET_N like the other kernels.
foreach k {CT WIN DET RES FEED UNLD} {
    sd_invert_pins -sd_name $sd -pin_names "${k}:reset"
    sd_connect_pins -sd_name $sd -pin_names "RST:FABRIC_RESET_N ${k}:reset"
}

## ---------------- data plane (AXIIC 3.0.130): 6 initiators -> DIC -> ID_FIX -> MSS FIC0 ----------------
catch { sd_connect_pins -sd_name $sd -pin_names {"CT:axi4initiator"        "DIC:AXI4minitiator0"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"WIN:axi4initiator"       "DIC:AXI4minitiator1"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"DET:axi4initiator"       "DIC:AXI4minitiator2"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"RES:axi4initiator"       "DIC:AXI4minitiator3"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FEED:axi4initiator"      "DIC:AXI4minitiator4"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"UNLD:axi4initiator"      "DIC:AXI4minitiator5"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"DIC:AXI4mtarget0" "ID_FIX:S_AXI"} }
## ID_FIX:M_AXI -> MSS FIC_0_AXI4_S at SIGNAL level (interface-metadata incompatible; signals match exactly)
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARADDR" "MSS:FIC_0_AXI4_S_ARADDR"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARBURST" "MSS:FIC_0_AXI4_S_ARBURST"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARCACHE" "MSS:FIC_0_AXI4_S_ARCACHE"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARID" "MSS:FIC_0_AXI4_S_ARID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARLEN" "MSS:FIC_0_AXI4_S_ARLEN"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARLOCK" "MSS:FIC_0_AXI4_S_ARLOCK"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARPROT" "MSS:FIC_0_AXI4_S_ARPROT"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARQOS" "MSS:FIC_0_AXI4_S_ARQOS"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARREADY" "MSS:FIC_0_AXI4_S_ARREADY"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARSIZE" "MSS:FIC_0_AXI4_S_ARSIZE"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_ARVALID" "MSS:FIC_0_AXI4_S_ARVALID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWADDR" "MSS:FIC_0_AXI4_S_AWADDR"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWBURST" "MSS:FIC_0_AXI4_S_AWBURST"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWCACHE" "MSS:FIC_0_AXI4_S_AWCACHE"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWID" "MSS:FIC_0_AXI4_S_AWID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWLEN" "MSS:FIC_0_AXI4_S_AWLEN"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWLOCK" "MSS:FIC_0_AXI4_S_AWLOCK"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWPROT" "MSS:FIC_0_AXI4_S_AWPROT"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWQOS" "MSS:FIC_0_AXI4_S_AWQOS"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWREADY" "MSS:FIC_0_AXI4_S_AWREADY"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWSIZE" "MSS:FIC_0_AXI4_S_AWSIZE"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_AWVALID" "MSS:FIC_0_AXI4_S_AWVALID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_BID" "MSS:FIC_0_AXI4_S_BID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_BREADY" "MSS:FIC_0_AXI4_S_BREADY"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_BRESP" "MSS:FIC_0_AXI4_S_BRESP"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_BVALID" "MSS:FIC_0_AXI4_S_BVALID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RDATA" "MSS:FIC_0_AXI4_S_RDATA"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RID" "MSS:FIC_0_AXI4_S_RID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RLAST" "MSS:FIC_0_AXI4_S_RLAST"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RREADY" "MSS:FIC_0_AXI4_S_RREADY"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RRESP" "MSS:FIC_0_AXI4_S_RRESP"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_RVALID" "MSS:FIC_0_AXI4_S_RVALID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_WDATA" "MSS:FIC_0_AXI4_S_WDATA"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_WLAST" "MSS:FIC_0_AXI4_S_WLAST"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_WREADY" "MSS:FIC_0_AXI4_S_WREADY"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_WSTRB" "MSS:FIC_0_AXI4_S_WSTRB"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"ID_FIX:M_AXI_WVALID" "MSS:FIC_0_AXI4_S_WVALID"} }

## ---------------- control plane (AXIIC 3.0.130): FIC0 initiator -> CIC -> 6 targets ----------------
catch { sd_connect_pins -sd_name $sd -pin_names {"MSS:FIC_0_AXI4_INITIATOR" "CIC:AXI4minitiator0"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget0" "CT:axi4target"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget1" "WIN:axi4target"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget2" "DET:axi4target"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget3" "RES:axi4target"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget4" "FEED:axi4target"} }
## target5 now a standard AXI4 target (was AXI4Lmtarget5 for the DMA) -> fft_unloader control regs @ 0x60005000
catch { sd_connect_pins -sd_name $sd -pin_names {"CIC:AXI4mtarget5" "UNLD:axi4target"} }

## ---------------- CoreFFT streaming path ----------------
catch { sd_connect_pins -sd_name $sd -pin_names {"FEED:out_var"       "GBX:s_axis_tdata"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FEED:out_var_valid" "GBX:s_axis_tvalid"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FEED:out_var_ready" "GBX:s_axis_tready"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:datai_re"    "FFT:DATAI_RE"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:datai_im"    "FFT:DATAI_IM"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:datai_valid" "FFT:DATAI_VALID"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:BUF_READY"   "GBX:buf_ready"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:DATAO_RE"    "GBX:datao_re"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:DATAO_IM"    "GBX:datao_im"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:DATAO_VALID" "GBX:datao_valid"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:OUTP_READY"  "GBX:outp_ready"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:read_outp"   "FFT:READ_OUTP"} }
## fan OUTP_READY out to the feeder too: it latches SCALE_EXP on OUTP_READY's falling edge
## (frame boundary) so the CPU can read each row's block exponent for the global renormalize.
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:OUTP_READY"  "FEED:outp_ready_in"} }
## CoreFFT output stream (gearbox 64-bit master) -> fft_unloader AXI4-Stream SLAVE. The unloader
## drains the WHOLE frame in one continuous run (no descriptors, no per-transform re-arm, no TLAST),
## so there is never a "2nd back-to-back transaction" for a stream target FSM to deadlock on.
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:m_axis_tdata"  "UNLD:in_var"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"GBX:m_axis_tvalid" "UNLD:in_var_valid"} }
catch { sd_connect_pins -sd_name $sd -pin_names {"UNLD:in_var_ready" "GBX:m_axis_tready"} }
## TLAST/TDEST were DMA-framing only; the unloader ignores them. Leave the gearbox outputs unused.
catch { sd_mark_pins_unused -sd_name $sd -pin_names {GBX:m_axis_tlast} }
catch { sd_mark_pins_unused -sd_name $sd -pin_names {GBX:m_axis_tdest} }

## ---------------- misc + MSS ----------------
## CoreFFT block-floating-point exponent -> feeder capture register (0x14). Was unused; now the
## firmware reads it per row to reconstruct the CPU FFT's global block exponent (fix the per-row
## BFP that corrupts the 2-D image -- corr~0 -> expect ~0.99 after the global renormalize).
catch { sd_connect_pins -sd_name $sd -pin_names {"FFT:SCALE_EXP" "FEED:scale_exp_in"} }
catch { sd_connect_pins_to_constant -sd_name $sd -pin_names {MSS:MSS_INT_F2M} -value {GND} }
sd_mark_pins_unused -sd_name $sd -pin_names {MSS:MSS_INT_M2F}
sd_connect_instance_pins_to_ports -sd_name $sd -instance_name {MSS}

## ---------------- generate ----------------
save_smartdesign -sd_name $sd
generate_component -component_name $sd
save_project
puts "SARTOP330_DONE"
