// -----------------------------------------------------------------------------
// Autogenerated by curvcfg.py. Do not edit.
// -----------------------------------------------------------------------------

`ifndef __CURVCFG_SVH__
`define __CURVCFG_SVH__

`define CFG_CACHE_HEX_FILES_BASE_ADDR                              32'h00000100
`define CFG_CACHE_HEX_FILES_SRC_NAME                               `"count1234`"
`define CFG_CACHE_HEX_FILES_SRC_TYPE                               `"asm`"
`define CFG_CACHE_HEX_FILES_SUBDIRS_ICACHE                         `"icache`"
`define CFG_CACHE_SETS                                             4
`define CFG_CACHE_TAGS_IN_LUTRAM                                   1
`define CFG_CPU_MTVEC_BASE                                         32'h12345678
`define CFG_CPU_RESET_VECTOR                                       32'h00000000
`define CFG_TB_CACHE_ICACHE_SIMULATE_MULTICYCLE_MEMORY_LATENCY     0

`endif // __CURVCFG_SVH__
