--------------- Build Started: 01/20/2021 15:54:31 Project: Prueba1, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Ryzen\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ryzen\Desktop\Open_BCI\Psoc\Conexion_bt_PC-PSOC5LP\Prueba1.cydsn\Prueba1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Ryzen\Desktop\Open_BCI\Psoc\Conexion_bt_PC-PSOC5LP\Prueba1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\Ryzen\Desktop\Open_BCI\Psoc\Conexion_bt_PC-PSOC5LP\Prueba1.cydsn\Prueba1.cydwr (Clock_1)
 * C:\Users\Ryzen\Desktop\Open_BCI\Psoc\Conexion_bt_PC-PSOC5LP\Prueba1.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/20/2021 15:54:42 ---------------
