{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533205742495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533205742515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 15:59:02 2018 " "Processing started: Thu Aug 02 15:59:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533205742515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205742515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eth_max10 -c Eth_max10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eth_max10 -c Eth_max10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205742515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533205743465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533205743465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "platform/pll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "platform/debounce.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/gtx_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/gtx_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 gtx_clk " "Found entity 1: gtx_clk" {  } { { "platform/gtx_clk.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/gtx_clk/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/gtx_clk/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "platform/gtx_clk/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758420 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "platform/gtx_clk/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/qsys_top.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/qsys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top " "Found entity 1: qsys_top" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform/qsys_top/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_avalon_st_adapter " "Found entity 1: qsys_top_avalon_st_adapter" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_avalon_st_adapter_timing_adapter_0 " "Found entity 1: qsys_top_avalon_st_adapter_timing_adapter_0" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: qsys_top_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0 " "Found entity 1: qsys_top_mm_interconnect_0" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_top_mm_interconnect_0_avalon_st_adapter" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758485 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_top_mm_interconnect_0_rsp_mux" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_top_mm_interconnect_0_rsp_demux" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_top_mm_interconnect_0_cmd_mux" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_top_mm_interconnect_0_cmd_demux" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758515 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_top_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_top_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_top_mm_interconnect_0_router_001_default_decode" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_top_mm_interconnect_0_router_001 " "Found entity 2: qsys_top_mm_interconnect_0_router_001" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_top_mm_interconnect_0_router_default_decode" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_top_mm_interconnect_0_router " "Found entity 2: qsys_top_mm_interconnect_0_router" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_triple_speed_ethernet_0 " "Found entity 1: qsys_top_triple_speed_ethernet_0" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758585 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205758995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205758995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_hashing.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205759986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205759986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_host_control.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205760117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205760117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205760261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205760261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205760471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205760471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205760775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205760775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205761990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205761990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205762120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205762120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205762226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205762226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205762595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205762595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205762937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205762937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205763282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205763282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205763575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205763575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205763715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205763715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205763865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205763865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205763984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205763984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205764885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205764885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205765995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205765995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205766875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205766875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205767838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205767838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205768064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205768064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205768274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205768274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205768494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205768494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205768737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205768737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205768926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205768926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205769960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205769960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205770905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205770905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771782 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771912 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205771912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205771912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772166 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772296 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772536 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205772918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205772918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773048 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773316 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773726 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773848 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205773989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205773989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774276 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_mux_2_to_1 " "Found entity 1: st_mux_2_to_1" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/st_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/st_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_mux " "Found entity 1: st_mux" {  } { { "platform/qsys_top/synthesis/submodules/st_mux.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_master_0 " "Found entity 1: qsys_top_master_0" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_master_0_p2b_adapter " "Found entity 1: qsys_top_master_0_p2b_adapter" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_master_0_b2p_adapter " "Found entity 1: qsys_top_master_0_b2p_adapter" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_top_master_0_timing_adt " "Found entity 1: qsys_top_master_0_timing_adt" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774575 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774575 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/eth_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/eth_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mon " "Found entity 1: eth_mon" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crcchk_dat32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crcchk_dat32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crcchk_dat32 " "Found entity 1: crcchk_dat32" {  } { { "platform/qsys_top/synthesis/submodules/crcchk_dat32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcchk_dat32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_gen " "Found entity 1: crc32_gen" {  } { { "platform/qsys_top/synthesis/submodules/crc32_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_chk " "Found entity 1: crc32_chk" {  } { { "platform/qsys_top/synthesis/submodules/crc32_chk.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_calculator " "Found entity 1: crc32_calculator" {  } { { "platform/qsys_top/synthesis/submodules/crc32_calculator.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_to_crc_if_bridge " "Found entity 1: avalon_st_to_crc_if_bridge" {  } { { "platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/bit_endian_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/bit_endian_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_endian_converter " "Found entity 1: bit_endian_converter" {  } { { "platform/qsys_top/synthesis/submodules/bit_endian_converter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/bit_endian_converter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/byte_endian_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/byte_endian_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_endian_converter " "Found entity 1: byte_endian_converter" {  } { { "platform/qsys_top/synthesis/submodules/byte_endian_converter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/byte_endian_converter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_checksum_aligner " "Found entity 1: crc_checksum_aligner" {  } { { "platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_comparator " "Found entity 1: crc_comparator" {  } { { "platform/qsys_top/synthesis/submodules/crc_comparator.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_comparator.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc_ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_ethernet " "Found entity 1: crc_ethernet" {  } { { "platform/qsys_top/synthesis/submodules/crc_ethernet.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_register " "Found entity 1: crc_register" {  } { { "platform/qsys_top/synthesis/submodules/crc_register.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_register.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat8.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat8 " "Found entity 1: crc32_dat8" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774675 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat8_flat " "Found entity 2: crc32_dat8_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774675 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat8_factor " "Found entity 3: crc32_dat8_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat8.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat16.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat16.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat16 " "Found entity 1: crc32_dat16" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat16.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat16_flat " "Found entity 2: crc32_dat16_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat16.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat16_factor " "Found entity 3: crc32_dat16_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat16.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat24.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat24.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat24 " "Found entity 1: crc32_dat24" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat24.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat24_flat " "Found entity 2: crc32_dat24_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat24.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat24_factor " "Found entity 3: crc32_dat24_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat24.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat32.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat32 " "Found entity 1: crc32_dat32" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774695 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat32_flat " "Found entity 2: crc32_dat32_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774695 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat32_factor " "Found entity 3: crc32_dat32_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat32_any_byte " "Found entity 1: crc32_dat32_any_byte" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat40.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat40.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat40 " "Found entity 1: crc32_dat40" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774705 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat40_flat " "Found entity 2: crc32_dat40_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774705 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat40_factor " "Found entity 3: crc32_dat40_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat40.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat48.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat48.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat48 " "Found entity 1: crc32_dat48" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat48.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774715 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat48_flat " "Found entity 2: crc32_dat48_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat48.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774715 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat48_factor " "Found entity 3: crc32_dat48_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat48.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat56.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat56.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat56 " "Found entity 1: crc32_dat56" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat56.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774725 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat56_flat " "Found entity 2: crc32_dat56_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat56.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774725 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat56_factor " "Found entity 3: crc32_dat56_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat56.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat64.v 3 3 " "Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat64.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat64 " "Found entity 1: crc32_dat64" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat64.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774735 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_dat64_flat " "Found entity 2: crc32_dat64_flat" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat64.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774735 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_dat64_factor " "Found entity 3: crc32_dat64_factor" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat64.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_dat64_any_byte " "Found entity 1: crc32_dat64_any_byte" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/xor6.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/xor6.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor6 " "Found entity 1: xor6" {  } { { "platform/qsys_top/synthesis/submodules/xor6.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/xor6.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/eth_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/eth_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_gen " "Found entity 1: eth_gen" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/crcgen_dat32.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crcgen_dat32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crcgen_dat32 " "Found entity 1: crcgen_dat32" {  } { { "platform/qsys_top/synthesis/submodules/crcgen_dat32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcgen_dat32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs23.v(66) " "Verilog HDL information at prbs23.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1533205774755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/prbs23.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/prbs23.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs23 " "Found entity 1: prbs23" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_ctrl " "Found entity 1: shiftreg_ctrl" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/shiftreg_data.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/shiftreg_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_data " "Found entity 1: shiftreg_data" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_data.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/error_adapter2.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/error_adapter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_adapter2 " "Found entity 1: error_adapter2" {  } { { "platform/qsys_top/synthesis/submodules/error_adapter2.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/error_adapter2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/qsys_top/synthesis/submodules/aso_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/aso_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aso_splitter " "Found entity 1: aso_splitter" {  } { { "platform/qsys_top/synthesis/submodules/aso_splitter.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/aso_splitter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/clkctrl/synthesis/clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/clkctrl/synthesis/clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl " "Found entity 1: clkctrl" {  } { { "platform/clkctrl/synthesis/clkctrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/clkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_altclkctrl_0_sub " "Found entity 1: clkctrl_altclkctrl_0_sub" {  } { { "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774841 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_altclkctrl_0 " "Found entity 2: clkctrl_altclkctrl_0" {  } { { "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205774846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205774846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gtx_clk125_shift_g top.v(117) " "Verilog HDL Implicit Net warning at top.v(117): created implicit net for \"gtx_clk125_shift_g\"" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205774847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533205775293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 top.v(78) " "Verilog HDL assignment warning at top.v(78): truncated value with size 32 to match size of target (21)" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533205775303 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 top.v(80) " "Verilog HDL assignment warning at top.v(80): truncated value with size 32 to match size of target (21)" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533205775303 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "top.v" "debounce_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl clkctrl:clkctrl_inst0 " "Elaborating entity \"clkctrl\" for hierarchy \"clkctrl:clkctrl_inst0\"" {  } { { "top.v" "clkctrl_inst0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0 clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkctrl_altclkctrl_0\" for hierarchy \"clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "platform/clkctrl/synthesis/clkctrl.v" "altclkctrl_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/clkctrl.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0_sub clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"clkctrl_altclkctrl_0_sub\" for hierarchy \"clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\"" {  } { { "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "clkctrl_altclkctrl_0_sub_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gtx_clk gtx_clk:gtx_clk_inst " "Elaborating entity \"gtx_clk\" for hierarchy \"gtx_clk:gtx_clk_inst\"" {  } { { "top.v" "gtx_clk_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite gtx_clk:gtx_clk_inst\|altera_gpio_lite:gtx_clk_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"gtx_clk:gtx_clk_inst\|altera_gpio_lite:gtx_clk_inst\"" {  } { { "platform/gtx_clk.v" "gtx_clk_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit gtx_clk:gtx_clk_inst\|altera_gpio_lite:gtx_clk_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"gtx_clk:gtx_clk_inst\|altera_gpio_lite:gtx_clk_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "platform/gtx_clk/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "platform/gtx_clk/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205775443 "|top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "platform/gtx_clk/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205775443 "|top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:i_pll " "Elaborating entity \"pll\" for hierarchy \"pll:i_pll\"" {  } { { "top.v" "i_pll" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:i_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\"" {  } { { "platform/pll.v" "altpll_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:i_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:i_pll\|altpll:altpll_component\"" {  } { { "platform/pll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205775969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:i_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:i_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20 " "Parameter \"clk2_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 250 " "Parameter \"clk3_phase_shift\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205775969 ""}  } { { "platform/pll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205775969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205776049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205776049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top qsys_top:qsys_top_0 " "Elaborating entity \"qsys_top\" for hierarchy \"qsys_top:qsys_top_0\"" {  } { { "top.v" "qsys_top_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aso_splitter qsys_top:qsys_top_0\|aso_splitter:aso_splitter_0 " "Elaborating entity \"aso_splitter\" for hierarchy \"qsys_top:qsys_top_0\|aso_splitter:aso_splitter_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "aso_splitter_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_adapter2 qsys_top:qsys_top_0\|error_adapter2:error_adapter2_0 " "Elaborating entity \"error_adapter2\" for hierarchy \"qsys_top:qsys_top_0\|error_adapter2:error_adapter2_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "error_adapter2_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_gen qsys_top:qsys_top_0\|eth_gen:eth_gen_0 " "Elaborating entity \"eth_gen\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "eth_gen_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs23 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0 " "Elaborating entity \"prbs23\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "prbs_tx0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crcgen_dat32 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst " "Elaborating entity \"crcgen_dat32\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "crcgen_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst " "Elaborating entity \"crc32_gen\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/crcgen_dat32.v" "crc32_gen_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcgen_dat32.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_calculator qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0 " "Elaborating entity \"crc32_calculator\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_gen.v" "crc32_calculator_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_to_crc_if_bridge qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0 " "Elaborating entity \"avalon_st_to_crc_if_bridge\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_calculator.v" "crc_bridge_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_endian_converter qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|byte_endian_converter:byte_endian_converter_u0 " "Elaborating entity \"byte_endian_converter\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|byte_endian_converter:byte_endian_converter_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_calculator.v" "byte_endian_converter_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_ethernet qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0 " "Elaborating entity \"crc_ethernet\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_calculator.v" "crc32_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_register qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc_register:rg " "Elaborating entity \"crc_register\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc_register:rg\"" {  } { { "platform/qsys_top/synthesis/submodules/crc_ethernet.v" "rg" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat32_any_byte qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr " "Elaborating entity \"crc32_dat32_any_byte\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\"" {  } { { "platform/qsys_top/synthesis/submodules/crc_ethernet.v" "cr" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat8 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a " "Elaborating entity \"crc32_dat8\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" "a" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat8_factor qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a\|crc32_dat8_factor:cc " "Elaborating entity \"crc32_dat8_factor\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a\|crc32_dat8_factor:cc\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat8.v" "cc" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor6 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a\|crc32_dat8_factor:cc\|xor6:x44i " "Elaborating entity \"xor6\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat8:a\|crc32_dat8_factor:cc\|xor6:x44i\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat8.v" "x44i" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat16 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat16:b " "Elaborating entity \"crc32_dat16\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat16:b\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" "b" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat16_factor qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat16:b\|crc32_dat16_factor:cc " "Elaborating entity \"crc32_dat16_factor\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat16:b\|crc32_dat16_factor:cc\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat16.v" "cc" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat24 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat24:c " "Elaborating entity \"crc32_dat24\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat24:c\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" "c" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat24_factor qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat24:c\|crc32_dat24_factor:cc " "Elaborating entity \"crc32_dat24_factor\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat24:c\|crc32_dat24_factor:cc\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat24.v" "cc" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205776809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat32 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat32:d " "Elaborating entity \"crc32_dat32\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat32:d\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" "d" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_dat32_factor qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat32:d\|crc32_dat32_factor:cc " "Elaborating entity \"crc32_dat32_factor\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|crc_ethernet:crc32_u0\|crc32_dat32_any_byte:cr\|crc32_dat32:d\|crc32_dat32_factor:cc\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_dat32.v" "cc" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_checksum_aligner qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc_checksum_aligner:crc_checksum_aligner_u0 " "Elaborating entity \"crc_checksum_aligner\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc_checksum_aligner:crc_checksum_aligner_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_gen.v" "crc_checksum_aligner_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_data qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst " "Elaborating entity \"shiftreg_data\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "shiftreg_data_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777503 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family MAX 10 does not have MLAB blocks -- using available memory blocks" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_data.v" "ALTSHIFT_TAPS_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v" 76 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1533205777823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_data.v" "ALTSHIFT_TAPS_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_data.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5 " "Parameter \"tap_distance\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205777833 ""}  } { { "platform/qsys_top/synthesis/submodules/shiftreg_data.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205777833 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/shift_taps_euu.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205777903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_euu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_euu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_euu " "Found entity 1: shift_taps_euu" {  } { { "db/shift_taps_euu.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205777903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205777903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_euu qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated " "Elaborating entity \"shift_taps_euu\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so91 " "Found entity 1: altsyncram_so91" {  } { { "db/altsyncram_so91.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_so91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205777994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205777994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_so91 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|altsyncram_so91:altsyncram2 " "Elaborating entity \"altsyncram_so91\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|altsyncram_so91:altsyncram2\"" {  } { { "db/shift_taps_euu.tdf" "altsyncram2" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205777994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205778086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205778086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s3f qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_s3f:cntr1 " "Elaborating entity \"cntr_s3f\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_s3f:cntr1\"" {  } { { "db/shift_taps_euu.tdf" "cntr1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205778166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205778166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_erb qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_s3f:cntr1\|cmpr_erb:cmpr5 " "Elaborating entity \"cmpr_erb\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_data:shiftreg_data_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_s3f:cntr1\|cmpr_erb:cmpr5\"" {  } { { "db/cntr_s3f.tdf" "cmpr5" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_s3f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_ctrl qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst " "Elaborating entity \"shiftreg_ctrl\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "shiftreg_ctrl_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778186 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family MAX 10 does not have MLAB blocks -- using available memory blocks" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" "ALTSHIFT_TAPS_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" 76 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1533205778326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" "ALTSHIFT_TAPS_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5 " "Parameter \"tap_distance\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5 " "Parameter \"width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205778336 ""}  } { { "platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205778336 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/shift_taps_usu.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205778377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usu " "Found entity 1: shift_taps_usu" {  } { { "db/shift_taps_usu.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205778378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205778378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_usu qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_usu:auto_generated " "Elaborating entity \"shift_taps_usu\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_usu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl91 " "Found entity 1: altsyncram_sl91" {  } { { "db/altsyncram_sl91.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_sl91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205778446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205778446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sl91 qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_usu:auto_generated\|altsyncram_sl91:altsyncram2 " "Elaborating entity \"altsyncram_sl91\" for hierarchy \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|shiftreg_ctrl:shiftreg_ctrl_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_usu:auto_generated\|altsyncram_sl91:altsyncram2\"" {  } { { "db/shift_taps_usu.tdf" "altsyncram2" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mon qsys_top:qsys_top_0\|eth_mon:eth_mon_0 " "Elaborating entity \"eth_mon\" for hierarchy \"qsys_top:qsys_top_0\|eth_mon:eth_mon_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "eth_mon_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778479 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_rx_count eth_mon.v(206) " "Verilog HDL Always Construct warning at eth_mon.v(206): variable \"byte_rx_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533205778489 "|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_rx_count eth_mon.v(207) " "Verilog HDL Always Construct warning at eth_mon.v(207): variable \"byte_rx_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533205778489 "|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cycle_rx_count eth_mon.v(208) " "Verilog HDL Always Construct warning at eth_mon.v(208): variable \"cycle_rx_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533205778489 "|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cycle_rx_count eth_mon.v(209) " "Verilog HDL Always Construct warning at eth_mon.v(209): variable \"cycle_rx_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533205778489 "|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crcchk_dat32 qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst " "Elaborating entity \"crcchk_dat32\" for hierarchy \"qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_mon.v" "crcchk_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_chk qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst " "Elaborating entity \"crc32_chk\" for hierarchy \"qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst\"" {  } { { "platform/qsys_top/synthesis/submodules/crcchk_dat32.v" "crc32_chk_inst" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcchk_dat32.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205778539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_comparator qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst\|crc_comparator:crc_comparator_u0 " "Elaborating entity \"crc_comparator\" for hierarchy \"qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst\|crc_comparator:crc_comparator_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_chk.v" "crc_comparator_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_checksum_aligner qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst\|crc_checksum_aligner:crc_aligner_u0 " "Elaborating entity \"crc_checksum_aligner\" for hierarchy \"qsys_top:qsys_top_0\|eth_mon:eth_mon_0\|crcchk_dat32:crcchk_inst\|crc32_chk:crc32_chk_inst\|crc_checksum_aligner:crc_aligner_u0\"" {  } { { "platform/qsys_top/synthesis/submodules/crc32_chk.v" "crc_aligner_u0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_master_0 qsys_top:qsys_top_0\|qsys_top_master_0:master_0 " "Elaborating entity \"qsys_top_master_0\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "master_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205779649 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205779649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205779669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205780767 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205780767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205780843 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205780843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_master_0_timing_adt qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_timing_adt:timing_adt " "Elaborating entity \"qsys_top_master_0_timing_adt\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_timing_adt:timing_adt\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "timing_adt" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_top_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at qsys_top_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205780962 "|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "fifo" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "b2p" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205780992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "p2b" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "transacto" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_master_0_b2p_adapter qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"qsys_top_master_0_b2p_adapter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_b2p_adapter:b2p_adapter\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "b2p_adapter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel qsys_top_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at qsys_top_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205781112 "|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_top_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at qsys_top_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533205781112 "|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_master_0_p2b_adapter qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"qsys_top_master_0_p2b_adapter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|qsys_top_master_0_p2b_adapter:p2b_adapter\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "p2b_adapter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" "rst_controller" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_mux_2_to_1 qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0 " "Elaborating entity \"st_mux_2_to_1\" for hierarchy \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "st_mux_2_to_1_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avs_control_port_readdata st_mux_2_to_1.v(55) " "Verilog HDL Always Construct warning at st_mux_2_to_1.v(55): inferring latch(es) for variable \"avs_control_port_readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_control_port_waitrequest st_mux_2_to_1.v(19) " "Output port \"avs_control_port_waitrequest\" at st_mux_2_to_1.v(19) has no driver" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[0\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[0\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[1\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[1\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[2\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[2\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[3\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[3\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[4\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[4\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[5\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[5\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[6\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[6\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[7\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[7\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[8\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[8\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[9\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[9\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[10\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[10\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781152 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[11\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[11\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[12\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[12\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[13\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[13\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[14\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[14\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[15\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[15\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[16\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[16\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[17\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[17\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[18\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[18\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[19\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[19\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[20\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[20\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[21\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[21\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[22\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[22\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[23\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[23\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[24\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[24\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[25\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[25\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[26\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[26\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[27\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[27\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[28\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[28\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[29\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[29\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[30\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[30\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_control_port_readdata\[31\] st_mux_2_to_1.v(55) " "Inferred latch for \"avs_control_port_readdata\[31\]\" at st_mux_2_to_1.v(55)" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781153 "|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_mux qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0 " "Elaborating entity \"st_mux\" for hierarchy \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\"" {  } { { "platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" "st_mux_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component\"" {  } { { "platform/qsys_top/synthesis/submodules/st_mux.v" "LPM_MUX_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component\"" {  } { { "platform/qsys_top/synthesis/submodules/st_mux.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205781256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205781256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205781256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205781256 ""}  } { { "platform/qsys_top/synthesis/submodules/st_mux.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205781256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g7c " "Found entity 1: mux_g7c" {  } { { "db/mux_g7c.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/mux_g7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205781326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205781326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g7c qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component\|mux_g7c:auto_generated " "Elaborating entity \"mux_g7c\" for hierarchy \"qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|st_mux:st_mux_0\|lpm_mux:LPM_MUX_component\|mux_g7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_triple_speed_ethernet_0 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0 " "Elaborating entity \"qsys_top_triple_speed_ethernet_0\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "triple_speed_ethernet_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "i_tse_mac" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205781951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205782990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783010 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205783010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5l1 " "Found entity 1: altsyncram_a5l1" {  } { { "db/altsyncram_a5l1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a5l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205783080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205783080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5l1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a5l1:auto_generated " "Elaborating entity \"altsyncram_a5l1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205783515 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205783515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2l1 " "Found entity 1: altsyncram_a2l1" {  } { { "db/altsyncram_a2l1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a2l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205783575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205783575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2l1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a2l1:auto_generated " "Elaborating entity \"altsyncram_a2l1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a2l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205783947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_nf_rgmii_module qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_nf_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_nf_rgmii_module\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_nf_rgmii_module:U_RGMII\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205784975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_loopback_ff qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF " "Elaborating entity \"altera_tse_loopback_ff\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_LBFF" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_wrt_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW " "Elaborating entity \"altera_tse_lb_wrt_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBW" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_24 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF " "Elaborating entity \"altera_tse_a_fifo_24\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBFF" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_sdpm_altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM " "Elaborating entity \"altera_tse_sdpm_altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" "U_RAM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83f1 " "Found entity 1: altsyncram_83f1" {  } { { "db/altsyncram_83f1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_83f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205785900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205785900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83f1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_83f1:auto_generated " "Elaborating entity \"altsyncram_83f1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_83f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" "U_WRT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205785959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_read_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR " "Elaborating entity \"altera_tse_lb_read_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBR" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205786959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205787916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_feh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_feh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_feh1 " "Found entity 1: altsyncram_feh1" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205788632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205788632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_feh1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated " "Elaborating entity \"altsyncram_feh1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205788732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1eh1 " "Found entity 1: altsyncram_1eh1" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205789259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205789259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1eh1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated " "Elaborating entity \"altsyncram_1eh1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7h1 " "Found entity 1: altsyncram_t7h1" {  } { { "db/altsyncram_t7h1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_t7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205789873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205789873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7h1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_t7h1:auto_generated " "Elaborating entity \"altsyncram_t7h1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_t7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205789969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_peh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205790479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205790479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_peh1:auto_generated " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_peh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205790977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rah1 " "Found entity 1: altsyncram_rah1" {  } { { "db/altsyncram_rah1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_rah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205791065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205791065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rah1 qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_rah1:auto_generated " "Elaborating entity \"altsyncram_rah1\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_rah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in4_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in4_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "rgmii_in4_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205791286 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in1_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_in1_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "rgmii_in1_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out4_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out4_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "rgmii_out4_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205791366 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533205791366 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out1_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_gpio_lite:rgmii_out1_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "rgmii_out1_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0 qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_top_mm_interconnect_0\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "mm_interconnect_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "eth_mon_0_avalon_slave_translator" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "eth_gen_0_avalon_slave_translator" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "triple_speed_ethernet_0_control_port_translator" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "st_mux_2_to_1_0_control_port_translator" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "eth_mon_0_avalon_slave_agent" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "eth_mon_0_avalon_slave_agent_rsp_fifo" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_router qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router:router " "Elaborating entity \"qsys_top_mm_interconnect_0_router\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router:router\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "router" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_router_default_decode qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router:router\|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_top_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router:router\|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_router_001 qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_top_mm_interconnect_0_router_001\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router_001:router_001\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_router_001_default_decode qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router_001:router_001\|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_top_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_router_001:router_001\|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_cmd_demux qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_top_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_cmd_mux qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_top_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_rsp_demux qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_top_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_rsp_mux qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_top_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205791985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_avalon_st_adapter qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_top_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_mm_interconnect_0:mm_interconnect_0\|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_avalon_st_adapter qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_top_avalon_st_adapter\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform/qsys_top/synthesis/qsys_top.v" "avalon_st_adapter" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_avalon_st_adapter_timing_adapter_0 qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"qsys_top_avalon_st_adapter_timing_adapter_0\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_top_avalon_st_adapter_timing_adapter_0_fifo qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"qsys_top_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv" "qsys_top_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205792086 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533205794669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.02.16:00:01 Progress: Loading sldfd84a76f/alt_sld_fab_wrapper_hw.tcl " "2018.08.02.16:00:01 Progress: Loading sldfd84a76f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205801102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205804847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205805119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205807836 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533205808606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfd84a76f/alt_sld_fab.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205808967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205808967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205809117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205809117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205809226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205809366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205809481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205809481 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[4\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[5\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[6\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[7\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[8\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[9\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[10\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[11\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[12\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[13\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[14\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[15\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[16\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[17\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[18\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[19\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[20\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[22\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 1110 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[34\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 555 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[35\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 555 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[36\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 555 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[37\] " "Synthesized away node \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v" 555 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v" 1062 0 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v" 200 0 0 } } { "platform/qsys_top/synthesis/qsys_top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v" 311 0 0 } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205811966 "|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|ram_block1a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1533205811966 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1533205811966 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac " "Found clock multiplexer tx_clk_to_the_tse_mac" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 35 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1533205812517 "|top|tx_clk_to_the_tse_mac"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac~0 " "Found clock multiplexer tx_clk_to_the_tse_mac~0" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 35 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1533205812517 "|top|tx_clk_to_the_tse_mac~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "gtx_clk125_shift " "Found clock multiplexer gtx_clk125_shift" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1533205812517 "|top|gtx_clk125_shift"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "gtx_clk125_shift~0 " "Found clock multiplexer gtx_clk125_shift~0" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1533205812517 "|top|gtx_clk125_shift~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1533205812517 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|CRC_OUT_LATCH_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|CRC_OUT_LATCH_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1533205824172 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|Mod0\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "Mod0" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 480 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205824172 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1533205824172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205824220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205824221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_m4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205824367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_avalon_st_adapter:avalon_st_adapter\|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 42 " "Parameter \"WIDTH_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 42 " "Parameter \"WIDTH_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824367 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205824367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205824627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205824627 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205824627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k1m " "Found entity 1: shift_taps_k1m" {  } { { "db/shift_taps_k1m.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_k1m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2o71 " "Found entity 1: altsyncram_2o71" {  } { { "db/altsyncram_2o71.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_2o71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g4f " "Found entity 1: cntr_g4f" {  } { { "db/cntr_g4f.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_g4f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gqb " "Found entity 1: cmpr_gqb" {  } { { "db/cmpr_gqb.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_gqb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205824881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205824881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|altshift_taps:CRC_OUT_LATCH_rtl_0 " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|altshift_taps:CRC_OUT_LATCH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205825067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|altshift_taps:CRC_OUT_LATCH_rtl_0 " "Instantiated megafunction \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|crcgen_dat32:crcgen_inst\|crc32_gen:crc32_gen_inst\|crc32_calculator:crc32_calculator_u0\|avalon_st_to_crc_if_bridge:crc_bridge_u0\|altshift_taps:CRC_OUT_LATCH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825067 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205825067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4vl " "Found entity 1: shift_taps_4vl" {  } { { "db/shift_taps_4vl.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_4vl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gca1 " "Found entity 1: altsyncram_gca1" {  } { { "db/altsyncram_gca1.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_gca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_q3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjg " "Found entity 1: cntr_hjg" {  } { { "db/cntr_hjg.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_hjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|lpm_divide:Mod0\"" {  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 480 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205825507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|lpm_divide:Mod0 " "Instantiated megafunction \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205825507 ""}  } { { "platform/qsys_top/synthesis/submodules/eth_gen.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v" 480 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533205825507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533205825799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205825799 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1533205830482 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1533205830482 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports OpenCore Plus feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1533205830627 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1533205830627 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1533205830627 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1533205830627 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1533205830627 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1533205830667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" 255 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" 94 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 170 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 207 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 127 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1204 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 1231 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 883 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v" 926 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v" 189 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 2155 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v" 2192 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v" 67 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 378 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v" 116 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v" 2496 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 1756 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 3222 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 2386 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 2454 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 380 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 299 -1 0 } } { "platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v" 317 -1 0 } } { "db/shift_taps_4vl.tdf" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_4vl.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533205831143 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1533205831143 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~1 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~1\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~5 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~5\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~9 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~9\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~13 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~13\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\]~17 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[13\]~17\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~21 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~21\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~25 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~25\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~29 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~29\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~33 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~33\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~37 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~37\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~41 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~41\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\]~45 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[0\]~45\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\]~49 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[5\]~49\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\]~53 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[22\]~53\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\]~57 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[4\]~57\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\]~61 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[1\]~61\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\]~65 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[6\]~65\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\]~69 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[20\]~69\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\]~73 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[2\]~73\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\]~77 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[7\]~77\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\]~81 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[21\]~81\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\]~85 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[3\]~85\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\]~89 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[8\]~89\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\]~1 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[8\]~1\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\]~5 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[12\]~5\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\]~9 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[9\]~9\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\]~13 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[13\]~13\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\]~17 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[10\]~17\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\]~21 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[14\]~21\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\]~25 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[11\]~25\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\]~29 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[15\]~29\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\]~33 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[16\]~33\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\]~37 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[0\]~37\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\]~41 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[22\]~41\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\]~45 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[21\]~45\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\]~49 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[20\]~49\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\]~53 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[19\]~53\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\]~57 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[18\]~57\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\]~61 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[17\]~61\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\]~65 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[7\]~65\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\]~69 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[6\]~69\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\]~73 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[5\]~73\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\]~77 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[4\]~77\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\]~81 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[3\]~81\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\]~85 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[2\]~85\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\] qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\]~_emulated qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\]~89 " "Register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\]\" is converted into an equivalent circuit using register \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\]~_emulated\" and latch \"qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx0\|m\[1\]~89\"" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533205831153 "|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1533205831153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[0\] GND " "Pin \"user_led\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533205837164 "|top|user_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[1\] GND " "Pin \"user_led\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533205837164 "|top|user_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[2\] GND " "Pin \"user_led\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533205837164 "|top|user_led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1533205837164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205838518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "166 " "166 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533205847368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205848010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533205848618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1533205848618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205848843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.map.smsg " "Generated suppressed messages file C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205853633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533205859369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533205859369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[1\] " "No output dependent on input pin \"user_pb\[1\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205861159 "|top|user_pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[2\] " "No output dependent on input pin \"user_pb\[2\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205861159 "|top|user_pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[3\] " "No output dependent on input pin \"user_pb\[3\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533205861159 "|top|user_pb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1533205861159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11019 " "Implemented 11019 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533205861169 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533205861169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1533205861169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10624 " "Implemented 10624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533205861169 ""} { "Info" "ICUT_CUT_TM_RAMS" "355 " "Implemented 355 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1533205861169 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1533205861169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533205861169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533205861378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 16:01:01 2018 " "Processing ended: Thu Aug 02 16:01:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533205861378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533205861378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533205861378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533205861378 ""}
