// Seed: 874914497
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wire id_9,
    input wor id_10,
    output supply0 id_11,
    input supply1 id_12,
    output logic id_13
);
  always @* begin
    id_13 = #id_15 1 - 1'b0;
  end
  module_0(
      id_8, id_11, id_11
  );
endmodule
