var searchData=
[
  ['o_20operation_20functions_0',['I/O operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'']]],
  ['oar1_1',['OAR1',['../structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_3',['OB_BOOT_ENTRY_FORCED_FLASH',['../group__HAL__FLASH__Aliased__Defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_4',['OB_BOOT_ENTRY_FORCED_NONE',['../group__HAL__FLASH__Aliased__Defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fbor_5flevel1_5',['OB_BOR_LEVEL1',['../group__FLASHEx__BOR__Reset__Level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_6',['OB_BOR_LEVEL2',['../group__FLASHEx__BOR__Reset__Level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_7',['OB_BOR_LEVEL3',['../group__FLASHEx__BOR__Reset__Level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_8',['OB_BOR_OFF',['../group__FLASHEx__BOR__Reset__Level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_9',['OB_IWDG_HW',['../group__FLASHEx__Option__Bytes__IWatchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_10',['OB_IWDG_SW',['../group__FLASHEx__Option__Bytes__IWatchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_11',['OB_RAM_PARITY_CHECK_RESET',['../group__HAL__FLASH__Aliased__Defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_12',['OB_RAM_PARITY_CHECK_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_13',['OB_RDP_LEVEL0',['../group__HAL__FLASH__Aliased__Defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_14',['OB_RDP_LEVEL1',['../group__HAL__FLASH__Aliased__Defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_15',['OB_RDP_LEVEL2',['../group__HAL__FLASH__Aliased__Defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_16',['OB_RDP_LEVEL_0',['../group__FLASHEx__Option__Bytes__Read__Protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f1_17',['OB_RDP_LEVEL_1',['../group__FLASHEx__Option__Bytes__Read__Protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_18',['OB_RDP_LEVEL_2',['../group__FLASHEx__Option__Bytes__Read__Protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_19',['OB_SDADC12_VDD_MONITOR_RESET',['../group__HAL__FLASH__Aliased__Defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_20',['OB_SDADC12_VDD_MONITOR_SET',['../group__HAL__FLASH__Aliased__Defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fstdby_5fno_5frst_21',['OB_STDBY_NO_RST',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_22',['OB_STDBY_RST',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_23',['OB_STOP_NO_RST',['../group__FLASHEx__Option__Bytes__nRST__STOP.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_24',['OB_STOP_RST',['../group__FLASHEx__Option__Bytes__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwdg_5fhw_25',['OB_WDG_HW',['../group__HAL__FLASH__Aliased__Defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_26',['OB_WDG_SW',['../group__HAL__FLASH__Aliased__Defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrpstate_5fdisable_27',['OB_WRPSTATE_DISABLE',['../group__FLASHEx__WRP__State.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_28',['OB_WRPSTATE_ENABLE',['../group__FLASHEx__WRP__State.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f4xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig_29',['OBEX_BOOTCONFIG',['../group__HAL__FLASH__Aliased__Defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_30',['OBEX_PCROP',['../group__HAL__FLASH__Aliased__Defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['objetivo_3a_31',['Objetivo:',['../md_README.html#autotoc_md2',1,'']]],
  ['obsoletos_32',['Lista de obsoletos',['../deprecated.html',1,'']]],
  ['ocfastmode_33',['OCFastMode',['../structTIM__OC__InitTypeDef.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_34',['ocidlestate',['../structTIM__OC__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_35',['ocmode',['../structTIM__OC__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../structTIM__OnePulse__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_36',['ocnidlestate',['../structTIM__OC__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_37',['ocnpolarity',['../structTIM__OC__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocolr_38',['OCOLR',['../structDMA2D__TypeDef.html#a5ec0a83694c97af7786583ef37fb795c',1,'DMA2D_TypeDef']]],
  ['ocpolarity_39',['ocpolarity',['../structTIM__OC__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['oden_5fbit_5fnumber_40',['ODEN_BIT_NUMBER',['../group__PWREx__register__alias__address.html#gace51402e8067c2b478e3bcbc6efe0b70',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['oden_5fbitnumber_41',['ODEN_BitNumber',['../group__HAL__PWR__Aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_42',['ODR',['../structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbit_5fnumber_43',['ODSWEN_BIT_NUMBER',['../group__PWREx__register__alias__address.html#gaedd8b85a6ee45b4816a46e7295525d50',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['odswen_5fbitnumber_44',['ODSWEN_BitNumber',['../group__HAL__PWR__Aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20stop_20bits_45',['UART Number of Stop Bits',['../group__UART__Stop__Bits.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_46',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_47',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['offstateidlemode_48',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_49',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_50',['OMAR',['../structDMA2D__TypeDef.html#ab6be353d6107a8bb0641a438ac0eb93d',1,'DMA2D_TypeDef']]],
  ['one_20pulse_20functions_51',['one pulse functions',['../group__TIMEx__Exported__Functions__Group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group__TIM__Exported__Functions__Group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_52',['TIM One Pulse Mode',['../group__TIM__One__Pulse__Mode.html',1,'']]],
  ['oor_53',['OOR',['../structDMA2D__TypeDef.html#afe934616b06edb746effd439206836a5',1,'DMA2D_TypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_54',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_55',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Macros.html',1,'']]],
  ['opamp_5finvertinginput_5fvinm_56',['OPAMP_INVERTINGINPUT_VINM',['../group__HAL__OPAMP__Aliased__Defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_57',['OPAMP_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_58',['OPAMP_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_59',['OPAMP_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_60',['OPAMP_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_61',['OPAMP_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_62',['OPAMP_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_63',['OPAMP_PGACONNECT_NO',['../group__HAL__OPAMP__Aliased__Defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_64',['OPAMP_PGACONNECT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_65',['OPAMP_PGACONNECT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_66',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group__HAL__OPAMP__Aliased__Defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_67',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group__HAL__OPAMP__Aliased__Defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_68',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group__HAL__OPAMP__Aliased__Defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_69',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group__HAL__OPAMP__Aliased__Defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_70',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group__HAL__OPAMP__Aliased__Defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_71',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group__HAL__OPAMP__Aliased__Defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['operation_20functions_72',['operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'I/O operation functions'],['../group__I2C__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__UART__Exported__Functions__Group2.html',1,'IO operation functions'],['../group__EXTI__Exported__Functions__Group2.html',1,'IO operation functions']]],
  ['opfccr_73',['OPFCCR',['../structDMA2D__TypeDef.html#a79db32535165c766c9de2374a27ed059',1,'DMA2D_TypeDef']]],
  ['optcr_74',['OPTCR',['../structFLASH__TypeDef.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optcr1_75',['OPTCR1',['../structFLASH__TypeDef.html#a1dddf235f246a1d4e7e5084cd51e2dd0',1,'FLASH_TypeDef']]],
  ['optcr_5fbyte0_5faddress_76',['OPTCR_BYTE0_ADDRESS',['../group__FLASH__Private__Constants.html#ga8223df020203a97af44e4b14e219d01e',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte1_5faddress_77',['OPTCR_BYTE1_ADDRESS',['../group__FLASH__Private__Constants.html#ga3c08568a9b3a9d213a70eff8e87117ac',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte2_5faddress_78',['OPTCR_BYTE2_ADDRESS',['../group__FLASH__Private__Constants.html#ga600e8029b876676da246a62924a294c7',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte3_5faddress_79',['OPTCR_BYTE3_ADDRESS',['../group__FLASH__Private__Constants.html#gab0cdb1b585010a65ca09ecf67055fb94',1,'stm32f4xx_hal_flash.h']]],
  ['option_20bytes_20iwatchdog_80',['FLASH Option Bytes IWatchdog',['../group__FLASHEx__Option__Bytes__IWatchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_81',['FLASH Option Bytes nRST_STDBY',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_82',['FLASH Option Bytes nRST_STOP',['../group__FLASHEx__Option__Bytes__nRST__STOP.html',1,'']]],
  ['option_20bytes_20pc_20readwrite_20protection_83',['FLASH Option Bytes PC ReadWrite Protection',['../group__FLASHEx__Option__Bytes__PC__ReadWrite__Protection.html',1,'']]],
  ['option_20bytes_20read_20protection_84',['FLASH Option Bytes Read Protection',['../group__FLASHEx__Option__Bytes__Read__Protection.html',1,'']]],
  ['option_20bytes_20write_20protection_85',['FLASH Option Bytes Write Protection',['../group__FLASHEx__Option__Bytes__Write__Protection.html',1,'']]],
  ['option_20type_86',['option type',['../group__FLASHEx__Advanced__Option__Type.html',1,'FLASH Advanced Option Type'],['../group__FLASHEx__Option__Type.html',1,'FLASH Option Type']]],
  ['optionbyte_5fbor_87',['OPTIONBYTE_BOR',['../group__FLASHEx__Option__Type.html#gaf4063216c8386467d187663190936c07',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_88',['OPTIONBYTE_RDP',['../group__FLASHEx__Option__Type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_89',['OPTIONBYTE_USER',['../group__FLASHEx__Option__Type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_90',['OPTIONBYTE_WRP',['../group__FLASHEx__Option__Type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optiontype_91',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_92',['OPTKEYR',['../structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_93',['OR',['../structTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef']]],
  ['orderedcpy_94',['orderedcpy',['../mpu__armv7_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv8.h']]],
  ['oscillator_20type_95',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillatortype_96',['OscillatorType',['../structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_97',['OSPEEDR',['../structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_98',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_99',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['otg_5ffs_5firqn_100',['OTG_FS_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32f439xx.h']]],
  ['otg_5ffs_5fwkup_5firqn_101',['OTG_FS_WKUP_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'stm32f439xx.h']]],
  ['otg_5fhs_5fep1_5fin_5firqn_102',['OTG_HS_EP1_IN_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'stm32f439xx.h']]],
  ['otg_5fhs_5fep1_5fout_5firqn_103',['OTG_HS_EP1_OUT_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'stm32f439xx.h']]],
  ['otg_5fhs_5firqn_104',['OTG_HS_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'stm32f439xx.h']]],
  ['otg_5fhs_5fwkup_5firqn_105',['OTG_HS_WKUP_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'stm32f439xx.h']]],
  ['otyper_106',['OTYPER',['../structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output_20compare_20and_20pwm_20modes_107',['TIM Output Compare and PWM Modes',['../group__TIM__Output__Compare__and__PWM__modes.html',1,'']]],
  ['output_20compare_20functions_108',['output compare functions',['../group__TIMEx__Exported__Functions__Group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group__TIM__Exported__Functions__Group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_109',['output compare idle state',['../group__TIM__Output__Compare__N__Idle__State.html',1,'TIM Complementary Output Compare Idle State'],['../group__TIM__Output__Compare__Idle__State.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_110',['output compare polarity',['../group__TIM__Output__Compare__N__Polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group__TIM__Output__Compare__Polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_111',['output compare state',['../group__TIM__Output__Compare__N__State.html',1,'TIM Complementary Output Compare State'],['../group__TIM__Output__Compare__State.html',1,'TIM Output Compare State']]],
  ['output_20enable_112',['TIM Automatic Output Enable',['../group__TIM__AOE__Bit__Set__Reset.html',1,'']]],
  ['output_20fast_20state_113',['TIM Output Fast State',['../group__TIM__Output__Fast__State.html',1,'']]],
  ['output_20operation_20functions_114',['Input and Output operation functions',['../group__I2C__Exported__Functions__Group2.html',1,'']]],
  ['output_5fod_115',['OUTPUT_OD',['../group__GPIO__Private__Constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32f4xx_hal_gpio.h']]],
  ['output_5fpp_116',['OUTPUT_PP',['../group__GPIO__Private__Constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32f4xx_hal_gpio.h']]],
  ['output_5ftype_117',['OUTPUT_TYPE',['../group__GPIO__Private__Constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32f4xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_118',['OUTPUT_TYPE_Pos',['../group__GPIO__Private__Constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32f4xx_hal_gpio.h']]],
  ['over_20sampling_119',['UART Over Sampling',['../group__UART__Over__Sampling.html',1,'']]],
  ['oversampling_120',['OverSampling',['../structUART__InitTypeDef.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten_121',['OVR_DATA_OVERWRITTEN',['../group__HAL__ADC__Aliased__Defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_122',['OVR_DATA_PRESERVED',['../group__HAL__ADC__Aliased__Defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_123',['OVR_EVENT',['../group__HAL__ADC__Aliased__Defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['ownaddress1_124',['OwnAddress1',['../structI2C__InitTypeDef.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_125',['OwnAddress2',['../structI2C__InitTypeDef.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]]
];
