
---------- Begin Simulation Statistics ----------
final_tick                                 3453673500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 612048                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874044                       # Number of bytes of host memory used
host_op_rate                                  1046017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.64                       # Real time elapsed on the host
host_tick_rate                             1307375773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1616707                       # Number of instructions simulated
sim_ops                                       2763222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003454                       # Number of seconds simulated
sim_ticks                                  3453673500                       # Number of ticks simulated
system.cpu.Branches                            277531                       # Number of branches fetched
system.cpu.committedInsts                     1616707                       # Number of instructions committed
system.cpu.committedOps                       2763222                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      378907                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           875                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      149654                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            72                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2141029                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           366                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          6907347                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               6907346.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1720703                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1363680                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       246471                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  87088                       # Number of float alu accesses
system.cpu.num_fp_insts                         87088                       # number of float instructions
system.cpu.num_fp_register_reads               113876                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               71444                       # number of times the floating registers were written
system.cpu.num_func_calls                       20824                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               2695368                       # Number of integer alu accesses
system.cpu.num_int_insts                      2695368                       # number of integer instructions
system.cpu.num_int_register_reads             5470343                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2328186                       # number of times the integer registers were written
system.cpu.num_load_insts                      378899                       # Number of load instructions
system.cpu.num_mem_refs                        528546                       # number of memory refs
system.cpu.num_store_insts                     149647                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17403      0.63%      0.63% # Class of executed instruction
system.cpu.op_class::IntAlu                   2150329     77.81%     78.44% # Class of executed instruction
system.cpu.op_class::IntMult                     1924      0.07%     78.51% # Class of executed instruction
system.cpu.op_class::IntDiv                     24307      0.88%     79.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7748      0.28%     79.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1472      0.05%     79.73% # Class of executed instruction
system.cpu.op_class::FloatMult                   4000      0.14%     79.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                       18      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4197      0.15%     80.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                      218      0.01%     80.03% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4230      0.15%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShift                     27      0.00%     80.19% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.19% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.19% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                8000      0.29%     80.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4000      0.14%     80.62% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2000      0.07%     80.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               5000      0.18%     80.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.87% # Class of executed instruction
system.cpu.op_class::MemRead                   358701     12.98%     93.85% # Class of executed instruction
system.cpu.op_class::MemWrite                  135681      4.91%     98.76% # Class of executed instruction
system.cpu.op_class::FloatMemRead               20198      0.73%     99.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13966      0.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2763419                       # Class of executed instruction
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9194                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7650                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1544                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1544                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7650                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       588416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       588416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  588416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9194                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9249500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49234250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1932                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       182016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       848256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1030272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008913                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12587     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15330000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16365000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2517000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3297                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3394                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data                3297                       # number of overall hits
system.l2.overall_hits::total                    3394                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7613                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1581                       # number of overall misses
system.l2.overall_misses::.cpu.data              7613                       # number of overall misses
system.l2.overall_misses::total                  9194                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    121771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    608032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        729803500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    121771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    608032500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       729803500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10910                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10910                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.697800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.730378                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.697800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.730378                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77021.505376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79867.660581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79378.235806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77021.505376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79867.660581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79378.235806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    105961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    531902500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    637863500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    105961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    531902500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    637863500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.942193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.697800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.942193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.697800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.730378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67021.505376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69867.660581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69378.235806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67021.505376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69867.660581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69378.235806                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1166                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1544                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    121021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.799172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.799172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78381.476684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78381.476684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    105581000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    105581000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.799172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.799172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68381.476684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68381.476684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    121771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    121771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77021.505376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77021.505376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    105961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.942193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67021.505376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67021.505376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    487011500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    487011500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.675986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80245.757126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80245.757126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    426321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    426321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.675986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.675986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70245.757126                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70245.757126                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5282.593366                       # Cycle average of tags in use
system.l2.tags.total_refs                       23639                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.571133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       675.490635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4607.102731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.140598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.161212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280579                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    198306                       # Number of tag accesses
system.l2.tags.data_accesses                   198306                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         101184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         487232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             588416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9194                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29297500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141076451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170373951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29297500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29297500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29297500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141076451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170373951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     89799250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               262186750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9767.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28517.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.426826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.138359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.577923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1688     51.57%     51.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          951     29.06%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          267      8.16%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      3.42%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      1.68%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      0.73%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      0.92%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.64%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          125      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3273                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 588416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  588416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3453598500                       # Total gap between requests
system.mem_ctrls.avgGap                     375636.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       487232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 29297500.183500263840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141076450.915235608816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41388750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220798000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26178.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29002.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12666360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6705765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33458040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     272285520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1323890550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211355520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1860361755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.661734                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    537069250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    115180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2801424250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10759980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5715270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32187120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     272285520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1215306120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        302795040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1839049050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.490709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    775945250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    115180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2562548250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2139246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2139246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2139246                       # number of overall hits
system.cpu.icache.overall_hits::total         2139246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1678                       # number of overall misses
system.cpu.icache.overall_misses::total          1678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126998000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126998000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126998000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126998000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2140924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2140924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2140924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2140924                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000784                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000784                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000784                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000784                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75684.147795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75684.147795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75684.147795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75684.147795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1166                       # number of writebacks
system.cpu.icache.writebacks::total              1166                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125320000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125320000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125320000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125320000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000784                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000784                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000784                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000784                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74684.147795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74684.147795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74684.147795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74684.147795                       # average overall mshr miss latency
system.cpu.icache.replacements                   1166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2139246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2139246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126998000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126998000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2140924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2140924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75684.147795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75684.147795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125320000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125320000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74684.147795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74684.147795                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.605899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2140924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1275.878427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.605899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4283526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4283526                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       517454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           517454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       517454                       # number of overall hits
system.cpu.dcache.overall_hits::total          517454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10910                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10910                       # number of overall misses
system.cpu.dcache.overall_misses::total         10910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    669986500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    669986500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    669986500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    669986500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       528364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       528364                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       528364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       528364                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020649                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61410.311641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61410.311641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61410.311641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61410.311641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2344                       # number of writebacks
system.cpu.dcache.writebacks::total              2344                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10910                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10910                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    659076500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    659076500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    659076500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    659076500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020649                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020649                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60410.311641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60410.311641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60410.311641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60410.311641                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9886                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       369758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          369758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    540055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    540055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       378736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       378736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60153.152150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60153.152150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    531077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    531077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59153.152150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59153.152150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    129931500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    129931500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67252.329193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67252.329193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    127999500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127999500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66252.329193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66252.329193                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.205170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              528364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10910                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.429331                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.205170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1067638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1067638                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453673500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3453673500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
