empirical evaluation features instruction set processor architectures paper presents methods empirical evaluation features instruction set processors isps isp features evaluated terms time saved feature methods based analysis traces program executions concept register life troduced answer questions registers simultaneously sufficient time time overhead number registers reduced registers lives paper discusses problem detecting desirable non-existing instructions problems briefly discussed experimental results presented obtained analyzing 41 programs running dec system 10 isp cacm march 1977 lunde computer architecture program behavior instruction sets op code utilization register structures register utilization simultaneous register lives instruction tracing execution time 6.20 6.21 6.33 ca770303 jb december 30, 1977 1 00 1653 4 2989 2411 4 2989 2709 4 2989 2889 4 2989 2937 4 2989 2989 4 2989 2989 4 2989 3005 4 2989 3025 4 2989 3101 4 2989 1069 5 2989 2138 5 2989 2989 5 2989 2989 5 2989 2989 5 2989 3025 5 2989 2138 6 2989 2989 6 2989 