// Seed: 1559034392
module module_0;
  integer id_1;
  parameter id_2 = -1'h0;
  localparam id_3 = id_2;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd69,
    parameter id_4 = 32'd17
) (
    input  tri0 id_0,
    output tri0 id_1,
    input  tri1 _id_2,
    output wor  id_3,
    input  wire _id_4
);
  logic [7:0][1  -  1 : 1] id_6, id_7;
  module_0 modCall_1 ();
  always @(1'd0) id_7[id_4.id_2 : 1-id_2] = id_2;
endmodule
