// Seed: 4259804024
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  logic [7:0] id_4;
  assign id_4 = id_4;
  assign id_4[1] = id_2;
  wire id_5;
  wire id_6;
  supply1 id_7, id_8;
  wor  id_9 = 1;
  wire id_10 = id_6;
  wire id_11;
  assign id_8 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input tri0 id_6,
    output wand id_7,
    input supply1 id_8
);
  always_latch @(posedge id_6) id_5 = id_2 == 1;
  wire id_10;
  assign id_0 = id_2;
  module_0(
      id_6, id_5, id_4
  );
endmodule
